Analysis & Synthesis report for E1
Thu Mar 03 18:11:44 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_ie61:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DDS_test
 15. Parameter Settings for User Entity Instance: register:r1
 16. Parameter Settings for User Entity Instance: register:r2
 17. Parameter Settings for User Entity Instance: register:r3
 18. Parameter Settings for User Entity Instance: register:r4
 19. Parameter Settings for User Entity Instance: register:rw1
 20. Parameter Settings for User Entity Instance: register:rw2
 21. Parameter Settings for User Entity Instance: register:rs1
 22. Parameter Settings for User Entity Instance: register:rs2
 23. Parameter Settings for User Entity Instance: rom_mem:m1
 24. Parameter Settings for User Entity Instance: register:ra1
 25. Parameter Settings for User Entity Instance: register:ra2
 26. Parameter Settings for Inferred Entity Instance: rom_mem:m1|altsyncram:rom_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "register:ra2"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 03 18:11:43 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; E1                                          ;
; Top-level Entity Name              ; DDS_test                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 121                                         ;
;     Total combinational functions  ; 109                                         ;
;     Dedicated logic registers      ; 120                                         ;
; Total registers                    ; 120                                         ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 114,688                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DDS_test           ; E1                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                      ; Library ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; register.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/register.v                          ;         ;
; DDS_test.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v                          ;         ;
; rom_mem.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_mem.v                           ;         ;
; rom_dds_l15_w14.txt                 ; yes             ; Auto-Found File                                       ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_l15_w14.txt                 ;         ;
; rom_dds_l15_w16.txt                 ; yes             ; Auto-Generated Megafunction                           ; rom_dds_l15_w16.txt                                                                                               ;         ;
; rom_dds_l6_w16.txt                  ; yes             ; Auto-Generated Megafunction                           ; rom_dds_l6_w16.txt                                                                                                ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal171.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                             ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_ie61.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/db/altsyncram_ie61.tdf              ;         ;
; db/e1.ram0_rom_mem_12893b0a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/db/e1.ram0_rom_mem_12893b0a.hdl.mif ;         ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 121       ;
;                                             ;           ;
; Total combinational functions               ; 109       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 54        ;
;     -- <=2 input functions                  ; 55        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 70        ;
;     -- arithmetic mode                      ; 39        ;
;                                             ;           ;
; Total registers                             ; 120       ;
;     -- Dedicated logic registers            ; 120       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 74        ;
; Total memory bits                           ; 114688    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 134       ;
; Total fan-out                               ; 852       ;
; Average fan-out                             ; 2.18      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; |DDS_test                                 ; 109 (71)            ; 120 (70)                  ; 114688      ; 0            ; 0       ; 0         ; 74   ; 0            ; |DDS_test                                                                ; DDS_test        ; work         ;
;    |register:r1|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:r1                                                    ; register        ; work         ;
;    |register:r2|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:r2                                                    ; register        ; work         ;
;    |register:r3|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:r3                                                    ; register        ; work         ;
;    |register:r4|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:r4                                                    ; register        ; work         ;
;    |register:ra1|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:ra1                                                   ; register        ; work         ;
;    |register:ra2|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:ra2                                                   ; register        ; work         ;
;    |register:rs1|                         ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:rs1                                                   ; register        ; work         ;
;    |register:rs2|                         ; 3 (3)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:rs2                                                   ; register        ; work         ;
;    |register:rw1|                         ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:rw1                                                   ; register        ; work         ;
;    |register:rw2|                         ; 13 (13)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|register:rw2                                                   ; register        ; work         ;
;    |rom_mem:m1|                           ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|rom_mem:m1                                                     ; rom_mem         ; work         ;
;       |altsyncram:rom_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|rom_mem:m1|altsyncram:rom_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_ie61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_ie61:auto_generated ; altsyncram_ie61 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_ie61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 14           ; --           ; --           ; 114688 ; db/E1.ram0_rom_mem_12893b0a.hdl.mif ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------+--------------------------------+
; Register name                          ; Reason for Removal             ;
+----------------------------------------+--------------------------------+
; register:rs1|Q[1..9,11,12]             ; Merged with register:rs1|Q[10] ;
; register:rw1|Q[13]                     ; Merged with register:rs1|Q[13] ;
; ramp_sqr_reg1[15..25]                  ; Merged with ramp_sqr_reg1[14]  ;
; ramp_wave_reg1[26]                     ; Merged with ramp_sqr_reg1[26]  ;
; Total Number of Removed Registers = 24 ;                                ;
+----------------------------------------+--------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 120   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+---------------------+----------------------+------+
; Register Name       ; Megafunction         ; Type ;
+---------------------+----------------------+------+
; rom_mem:m1|q[0..13] ; rom_mem:m1|rom_rtl_0 ; RAM  ;
+---------------------+----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |DDS_test|acc_out[14]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_ie61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DDS_test ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; M              ; 27    ; Signed Integer                                  ;
; L              ; 15    ; Signed Integer                                  ;
; W              ; 14    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:r1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:r2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:r3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:r4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:rw1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 14    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:rw2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 14    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:rs1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 14    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:rs2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 14    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_mem:m1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                 ;
; ADDR_WIDTH     ; 13    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:ra1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 15    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:ra2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 15    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_mem:m1|altsyncram:rom_rtl_0          ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 14                                  ; Untyped        ;
; WIDTHAD_A                          ; 13                                  ; Untyped        ;
; NUMWORDS_A                         ; 8192                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/E1.ram0_rom_mem_12893b0a.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ie61                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; rom_mem:m1|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 14                              ;
;     -- NUMWORDS_A                         ; 8192                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:ra2"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[13..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 120                         ;
;     SCLR              ; 27                          ;
;     plain             ; 93                          ;
; cycloneiii_lcell_comb ; 109                         ;
;     arith             ; 39                          ;
;         3 data inputs ; 39                          ;
;     normal            ; 70                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 15                          ;
; cycloneiii_ram_block  ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 3.60                        ;
; Average LUT depth     ; 1.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 03 18:11:21 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off E1 -c E1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dds_test_wrap.v
    Info (12023): Found entity 1: DDS_wrap_test File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dds_test.v
    Info (12023): Found entity 1: DDS_test File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_mem.v
    Info (12023): Found entity 1: rom_mem File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_mem.v Line: 1
Info (12127): Elaborating entity "DDS_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DDS_test.v(111): truncated value with size 32 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 111
Info (12128): Elaborating entity "register" for hierarchy "register:r1" File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 20
Info (12128): Elaborating entity "register" for hierarchy "register:rw1" File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 59
Info (12128): Elaborating entity "rom_mem" for hierarchy "rom_mem:m1" File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(9): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 9
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(10): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 10
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(11): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 11
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(12): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 12
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(13): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 13
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(14): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 14
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(15): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 15
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(16): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 16
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(17): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 17
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(18): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 18
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(19): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 19
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(20): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 20
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(21): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 21
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(22): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 22
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(23): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 23
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(24): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 24
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(25): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 25
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(26): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 26
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(27): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 27
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(28): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 28
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(29): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 29
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(30): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 30
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(31): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 31
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(32): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 32
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(33): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 33
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(34): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 34
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(35): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 35
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(36): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 36
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(37): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 37
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(38): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 38
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(39): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 39
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(40): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 40
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(41): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 41
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(42): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 42
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(43): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 43
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(44): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 44
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(45): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 45
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(46): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 46
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(47): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 47
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(48): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 48
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(49): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 49
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(50): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 50
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(51): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 51
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(52): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 52
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(53): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 53
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(54): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 54
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(55): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 55
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(56): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 56
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(57): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 57
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(58): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 58
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(59): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 59
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(60): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 60
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(61): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 61
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(62): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 62
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(63): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 63
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(64): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 64
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(65): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 65
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(66): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 66
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(67): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 67
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(68): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 68
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(69): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 69
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(70): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 70
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(71): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 71
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(72): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 72
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(73): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 73
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(74): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 74
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(75): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 75
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(76): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 76
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(77): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 77
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(78): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 78
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(79): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 79
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(80): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 80
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(81): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 81
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(82): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 82
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(83): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 83
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(84): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 84
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(85): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 85
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(86): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 86
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(87): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 87
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(88): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 88
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(89): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 89
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(90): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 90
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(91): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 91
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(92): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 92
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(93): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 93
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(94): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 94
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(95): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 95
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(96): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 96
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(97): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 97
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(98): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 98
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(99): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 99
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(1999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 1999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(2999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 2999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(3999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 3999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(4999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 4999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(5999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 5999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(6999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 6999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7192
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7193): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7193
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7194): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7194
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7195): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7195
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7196): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7196
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7197): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7197
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7198): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7198
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7199): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7199
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7200): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7200
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7201): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7201
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7202): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7202
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7203): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7203
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7204): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7204
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7205): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7205
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7206): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7206
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7207): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7207
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7208): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7208
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7209): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7209
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7210): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7210
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7211): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7211
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7212): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7212
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7213): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7213
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7214): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7214
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7215): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7215
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7216): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7216
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7217): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7217
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7218): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7218
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7219): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7219
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7220): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7220
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7221): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7221
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7222): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7222
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7223): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7223
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7224): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7224
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7225): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7225
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7226): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7226
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7227): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7227
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7228): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7228
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7229): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7229
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7230): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7230
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7231): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7231
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7232): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7232
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7233): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7233
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7234): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7234
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7235): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7235
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7236): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7236
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7237): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7237
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7238): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7238
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7239): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7239
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7240): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7240
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7241): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7241
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7242): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7242
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7243): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7243
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7244): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7244
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7245): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7245
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7246): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7246
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7247): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7247
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7248): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7248
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7249): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7249
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7250): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7250
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7251): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7251
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7252): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7252
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7253): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7253
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7254): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7254
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7255): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7255
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7256): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7256
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7257): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7257
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7258): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7258
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7259): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7259
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7260): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7260
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7261): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7261
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7262): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7262
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7263): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7263
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7264): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7264
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7265): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7265
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7266): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7266
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7267): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7267
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7268): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7268
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7269): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7269
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7270): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7270
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7271): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7271
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7272): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7272
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7273): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7273
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7274): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7274
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7275): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7275
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7276): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7276
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7277): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7277
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7278): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7278
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7279): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7279
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7280): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7280
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7281): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7281
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7282): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7282
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7283): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7283
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7284): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7284
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7285): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7285
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7286): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7286
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7287): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7287
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7288): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7288
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7289): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7289
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7290): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7290
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7291): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7291
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7292): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7292
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7293): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7293
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7294): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7294
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7295): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7295
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7296): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7296
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7297): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7297
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7298): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7298
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7299): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7299
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7300): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7300
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7301): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7301
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7302): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7302
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7303): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7303
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7304): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7304
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7305): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7305
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7306): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7306
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7307): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7307
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7308): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7308
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7309): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7309
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7310): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7310
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7311): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7311
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7312): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7312
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7313): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7313
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7314): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7314
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7315): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7315
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7316): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7316
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7317): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7317
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7318): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7318
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7319): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7319
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7320): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7320
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7321): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7321
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7322): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7322
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7323): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7323
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7324): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7324
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7325): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7325
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7326): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7326
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7327): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7327
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7328): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7328
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7329): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7329
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7330): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7330
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7331): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7331
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7332): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7332
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7333): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7333
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7334): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7334
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7335): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7335
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7336): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7336
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7337): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7337
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7338): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7338
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7339): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7339
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7340): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7340
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7341): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7341
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7342): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7342
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7343): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7343
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7344): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7344
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7345): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7345
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7346): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7346
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7347): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7347
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7348): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7348
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7349): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7349
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7350): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7350
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7351): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7351
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7352): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7352
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7353): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7353
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7354): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7354
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7355): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7355
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7356): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7356
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7357): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7357
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7358): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7358
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7359): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7359
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7360): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7360
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7361): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7361
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7362): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7362
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7363): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7363
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7364): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7364
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7365): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7365
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7366): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7366
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7367): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7367
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7368): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7368
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7369): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7369
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7370): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7370
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7371): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7371
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7372): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7372
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7373): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7373
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7374): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7374
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7375): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7375
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7376): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7376
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7377): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7377
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7378): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7378
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7379): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7379
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7380): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7380
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7381): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7381
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7382): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7382
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7383): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7383
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7384): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7384
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7385): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7385
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7386): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7386
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7387): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7387
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7388): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7388
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7389): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7389
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7390): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7390
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7391): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7391
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7392): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7392
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7393): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7393
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7394): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7394
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7395): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7395
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7396): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7396
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7397): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7397
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7398): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7398
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7399): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7399
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7400): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7400
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7401): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7401
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7402): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7402
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7403): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7403
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7404): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7404
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7405): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7405
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7406): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7406
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7407): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7407
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7408): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7408
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7409): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7409
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7410): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7410
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7411): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7411
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7412): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7412
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7413): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7413
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7414): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7414
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7415): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7415
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7416): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7416
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7417): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7417
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7418): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7418
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7419): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7419
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7420): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7420
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7421): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7421
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7422): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7422
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7423): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7423
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7424): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7424
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7425): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7425
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7426): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7426
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7427): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7427
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7428): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7428
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7429): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7429
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7430): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7430
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7431): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7431
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7432): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7432
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7433): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7433
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7434): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7434
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7435): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7435
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7436): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7436
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7437): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7437
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7438): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7438
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7439): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7439
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7440): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7440
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7441): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7441
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7442): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7442
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7443): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7443
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7444): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7444
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7445): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7445
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7446): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7446
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7447): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7447
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7448): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7448
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7449): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7449
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7450): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7450
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7451): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7451
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7452): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7452
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7453): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7453
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7454): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7454
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7455): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7455
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7456): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7456
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7457): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7457
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7458): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7458
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7459): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7459
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7460): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7460
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7461): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7461
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7462): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7462
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7463): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7463
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7464): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7464
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7465): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7465
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7466): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7466
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7467): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7467
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7468): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7468
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7469): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7469
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7470): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7470
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7471): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7471
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7472): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7472
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7473): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7473
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7474): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7474
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7475): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7475
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7476): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7476
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7477): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7477
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7478): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7478
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7479): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7479
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7480): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7480
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7481): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7481
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7482): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7482
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7483): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7483
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7484): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7484
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7485): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7485
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7486): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7486
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7487): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7487
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7488): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7488
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7489): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7489
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7490): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7490
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7491): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7491
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7492): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7492
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7493): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7493
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7494): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7494
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7495): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7495
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7496): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7496
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7497): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7497
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7498): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7498
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7499): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7499
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7500): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7500
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7501): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7501
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7502): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7502
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7503): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7503
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7504): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7504
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7505): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7505
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7506): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7506
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7507): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7507
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7508): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7508
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7509): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7509
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7510): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7510
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7511): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7511
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7512): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7512
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7513): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7513
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7514): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7514
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7515): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7515
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7516): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7516
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7517): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7517
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7518): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7518
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7519): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7519
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7520): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7520
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7521): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7521
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7522): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7522
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7523): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7523
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7524): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7524
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7525): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7525
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7526): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7526
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7527): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7527
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7528): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7528
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7529): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7529
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7530): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7530
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7531): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7531
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7532): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7532
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7533): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7533
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7534): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7534
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7535): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7535
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7536): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7536
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7537): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7537
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7538): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7538
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7539): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7539
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7540): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7540
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7541): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7541
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7542): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7542
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7543): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7543
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7544): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7544
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7545): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7545
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7546): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7546
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7547): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7547
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7548): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7548
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7549): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7549
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7550): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7550
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7551): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7551
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7552): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7552
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7553): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7553
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7554): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7554
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7555): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7555
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7556): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7556
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7557): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7557
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7558): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7558
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7559): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7559
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7560): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7560
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7561): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7561
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7562): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7562
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7563): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7563
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7564): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7564
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7565): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7565
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7566): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7566
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7567): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7567
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7568): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7568
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7569): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7569
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7570): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7570
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7571): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7571
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7572): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7572
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7573): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7573
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7574): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7574
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7575): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7575
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7576): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7576
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7577): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7577
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7578): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7578
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7579): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7579
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7580): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7580
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7581): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7581
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7582): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7582
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7583): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7583
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7584): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7584
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7585): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7585
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7586): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7586
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7587): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7587
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7588): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7588
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7589): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7589
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7590): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7590
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7591): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7591
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7592): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7592
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7593): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7593
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7594): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7594
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7595): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7595
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7596): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7596
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7597): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7597
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7598): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7598
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7599): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7599
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7600): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7600
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7601): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7601
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7602): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7602
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7603): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7603
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7604): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7604
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7605): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7605
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7606): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7606
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7607): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7607
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7608): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7608
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7609): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7609
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7610): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7610
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7611): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7611
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7612): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7612
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7613): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7613
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7614): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7614
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7615): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7615
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7616): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7616
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7617): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7617
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7618): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7618
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7619): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7619
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7620): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7620
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7621): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7621
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7622): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7622
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7623): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7623
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7624): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7624
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7625): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7625
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7626): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7626
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7627): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7627
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7628): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7628
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7629): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7629
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7630): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7630
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7631): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7631
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7632): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7632
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7633): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7633
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7634): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7634
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7635): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7635
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7636): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7636
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7637): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7637
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7638): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7638
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7639): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7639
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7640): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7640
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7641): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7641
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7642): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7642
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7643): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7643
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7644): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7644
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7645): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7645
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7646): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7646
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7647): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7647
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7648): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7648
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7649): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7649
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7650): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7650
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7651): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7651
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7652): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7652
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7653): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7653
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7654): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7654
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7655): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7655
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7656): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7656
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7657): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7657
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7658): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7658
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7659): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7659
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7660): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7660
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7661): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7661
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7662): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7662
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7663): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7663
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7664): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7664
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7665): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7665
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7666): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7666
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7667): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7667
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7668): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7668
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7669): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7669
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7670): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7670
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7671): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7671
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7672): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7672
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7673): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7673
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7674): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7674
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7675): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7675
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7676): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7676
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7677): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7677
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7678): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7678
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7679): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7679
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7680): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7680
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7681): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7681
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7682): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7682
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7683): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7683
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7684): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7684
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7685): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7685
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7686): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7686
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7687): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7687
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7688): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7688
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7689): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7689
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7690): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7690
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7691): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7691
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7692): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7692
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7693): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7693
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7694): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7694
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7695): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7695
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7696): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7696
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7697): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7697
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7698): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7698
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7699): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7699
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7700): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7700
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7701): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7701
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7702): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7702
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7703): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7703
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7704): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7704
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7705): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7705
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7706): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7706
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7707): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7707
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7708): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7708
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7709): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7709
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7710): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7710
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7711): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7711
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7712): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7712
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7713): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7713
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7714): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7714
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7715): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7715
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7716): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7716
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7717): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7717
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7718): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7718
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7719): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7719
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7720): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7720
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7721): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7721
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7722): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7722
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7723): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7723
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7724): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7724
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7725): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7725
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7726): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7726
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7727): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7727
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7728): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7728
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7729): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7729
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7730): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7730
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7731): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7731
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7732): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7732
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7733): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7733
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7734): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7734
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7735): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7735
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7736): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7736
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7737): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7737
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7738): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7738
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7739): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7739
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7740): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7740
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7741): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7741
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7742): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7742
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7743): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7743
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7744): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7744
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7745): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7745
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7746): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7746
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7747): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7747
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7748): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7748
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7749): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7749
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7750): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7750
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7751): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7751
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7752): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7752
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7753): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7753
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7754): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7754
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7755): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7755
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7756): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7756
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7757): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7757
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7758): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7758
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7759): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7759
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7760): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7760
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7761): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7761
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7762): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7762
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7763): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7763
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7764): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7764
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7765): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7765
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7766): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7766
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7767): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7767
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7768): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7768
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7769): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7769
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7770): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7770
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7771): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7771
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7772): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7772
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7773): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7773
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7774): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7774
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7775): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7775
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7776): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7776
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7777): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7777
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7778): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7778
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7779): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7779
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7780): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7780
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7781): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7781
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7782): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7782
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7783): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7783
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7784): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7784
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7785): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7785
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7786): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7786
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7787): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7787
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7788): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7788
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7789): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7789
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7790): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7790
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7791): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7791
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7792): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7792
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7793): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7793
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7794): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7794
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7795): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7795
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7796): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7796
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7797): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7797
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7798): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7798
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7799): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7799
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7800): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7800
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7801): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7801
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7802): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7802
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7803): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7803
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7804): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7804
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7805): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7805
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7806): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7806
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7807): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7807
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7808): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7808
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7809): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7809
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7810): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7810
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7811): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7811
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7812): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7812
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7813): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7813
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7814): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7814
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7815): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7815
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7816): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7816
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7817): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7817
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7818): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7818
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7819): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7819
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7820): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7820
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7821): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7821
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7822): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7822
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7823): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7823
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7824): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7824
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7825): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7825
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7826): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7826
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7827): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7827
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7828): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7828
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7829): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7829
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7830): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7830
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7831): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7831
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7832): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7832
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7833): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7833
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7834): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7834
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7835): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7835
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7836): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7836
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7837): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7837
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7838): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7838
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7839): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7839
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7840): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7840
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7841): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7841
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7842): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7842
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7843): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7843
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7844): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7844
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7845): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7845
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7846): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7846
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7847): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7847
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7848): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7848
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7849): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7849
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7850): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7850
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7851): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7851
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7852): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7852
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7853): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7853
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7854): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7854
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7855): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7855
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7856): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7856
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7857): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7857
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7858): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7858
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7859): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7859
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7860): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7860
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7861): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7861
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7862): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7862
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7863): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7863
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7864): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7864
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7865): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7865
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7866): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7866
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7867): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7867
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7868): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7868
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7869): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7869
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7870): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7870
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7871): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7871
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7872): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7872
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7873): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7873
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7874): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7874
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7875): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7875
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7876): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7876
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7877): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7877
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7878): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7878
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7879): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7879
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7880): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7880
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7881): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7881
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7882): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7882
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7883): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7883
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7884): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7884
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7885): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7885
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7886): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7886
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7887): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7887
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7888): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7888
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7889): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7889
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7890): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7890
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7891): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7891
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7892): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7892
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7893): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7893
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7894): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7894
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7895): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7895
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7896): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7896
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7897): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7897
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7898): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7898
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7899): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7899
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7900): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7900
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7901): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7901
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7902): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7902
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7903): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7903
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7904): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7904
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7905): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7905
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7906): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7906
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7907): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7907
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7908): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7908
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7909): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7909
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7910): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7910
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7911): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7911
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7912): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7912
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7913): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7913
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7914): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7914
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7915): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7915
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7916): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7916
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7917): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7917
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7918): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7918
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7919): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7919
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7920): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7920
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7921): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7921
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7922): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7922
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7923): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7923
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7924): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7924
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7925): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7925
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7926): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7926
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7927): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7927
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7928): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7928
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7929): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7929
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7930): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7930
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7931): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7931
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7932): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7932
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7933): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7933
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7934): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7934
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7935): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7935
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7936): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7936
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7937): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7937
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7938): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7938
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7939): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7939
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7940): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7940
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7941): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7941
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7942): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7942
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7943): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7943
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7944): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7944
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7945): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7945
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7946): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7946
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7947): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7947
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7948): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7948
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7949): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7949
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7950): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7950
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7951): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7951
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7952): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7952
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7953): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7953
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7954): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7954
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7955): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7955
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7956): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7956
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7957): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7957
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7958): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7958
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7959): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7959
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7960): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7960
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7961): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7961
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7962): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7962
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7963): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7963
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7964): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7964
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7965): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7965
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7966): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7966
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7967): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7967
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7968): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7968
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7969): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7969
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7970): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7970
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7971): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7971
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7972): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7972
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7973): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7973
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7974): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7974
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7975): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7975
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7976): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7976
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7977): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7977
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7978): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7978
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7979): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7979
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7980): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7980
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7981): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7981
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7982): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7982
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7983): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7983
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7984): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7984
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7985): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7985
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7986): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7986
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7987): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7987
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7988): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7988
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7989): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7989
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7990): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7990
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7991): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7991
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7992): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7992
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7993): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7993
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7994): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7994
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7995): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7995
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7996): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7996
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7997): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7997
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7998): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7998
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(7999): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 7999
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8000): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8000
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8001): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8001
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8002): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8002
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8003): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8003
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8004): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8004
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8005): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8005
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8006): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8006
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8007): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8007
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8008): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8008
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8009): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8009
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8010): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8010
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8011): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8011
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8012): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8012
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8013): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8013
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8014): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8014
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8015): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8015
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8016): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8016
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8017): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8017
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8018): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8018
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8019): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8019
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8020): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8020
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8021): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8021
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8022): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8022
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8023): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8023
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8024): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8024
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8025): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8025
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8026): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8026
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8027): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8027
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8028): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8028
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8029): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8029
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8030): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8030
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8031): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8031
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8032): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8032
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8033): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8033
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8034): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8034
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8035): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8035
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8036): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8036
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8037): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8037
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8038): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8038
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8039): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8039
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8040): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8040
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8041): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8041
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8042): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8042
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8043): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8043
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8044): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8044
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8045): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8045
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8046): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8046
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8047): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8047
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8048): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8048
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8049): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8049
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8050): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8050
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8051): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8051
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8052): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8052
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8053): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8053
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8054): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8054
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8055): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8055
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8056): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8056
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8057): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8057
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8058): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8058
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8059): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8059
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8060): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8060
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8061): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8061
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8062): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8062
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8063): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8063
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8064): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8064
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8065): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8065
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8066): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8066
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8067): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8067
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8068): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8068
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8069): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8069
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8070): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8070
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8071): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8071
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8072): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8072
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8073): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8073
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8074): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8074
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8075): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8075
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8076): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8076
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8077): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8077
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8078): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8078
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8079): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8079
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8080): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8080
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8081): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8081
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8082): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8082
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8083): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8083
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8084): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8084
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8085): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8085
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8086): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8086
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8087): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8087
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8088): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8088
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8089): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8089
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8090): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8090
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8091): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8091
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8092): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8092
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8093): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8093
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8094): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8094
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8095): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8095
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8096): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8096
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8097): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8097
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8098): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8098
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8099): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8099
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8100): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8100
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8101): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8101
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8102): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8102
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8103): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8103
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8104): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8104
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8105): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8105
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8106): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8106
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8107): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8107
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8108): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8108
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8109): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8109
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8110): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8110
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8111): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8111
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8112): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8112
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8113): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8113
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8114): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8114
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8115): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8115
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8116): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8116
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8117): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8117
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8118): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8118
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8119): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8119
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8120): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8120
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8121): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8121
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8122): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8122
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8123): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8123
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8124): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8124
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8125): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8125
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8126): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8126
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8127): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8127
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8128): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8128
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8129): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8129
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8130): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8130
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8131): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8131
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8132): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8132
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8133): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8133
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8134): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8134
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8135): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8135
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8136): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8136
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8137): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8137
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8138): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8138
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8139): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8139
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8140): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8140
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8141): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8141
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8142): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8142
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8143): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8143
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8144): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8144
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8145): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8145
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8146): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8146
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8147): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8147
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8148): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8148
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8149): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8149
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8150): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8150
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8151): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8151
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8152): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8152
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8153): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8153
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8154): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8154
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8155): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8155
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8156): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8156
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8157): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8157
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8158): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8158
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8159): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8159
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8160): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8160
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8161): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8161
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8162): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8162
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8163): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8163
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8164): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8164
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8165): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8165
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8166): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8166
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8167): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8167
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8168): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8168
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8169): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8169
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8170): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8170
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8171): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8171
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8172): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8172
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8173): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8173
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8174): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8174
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8175): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8175
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8176): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8176
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8177): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8177
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8178): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8178
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8179): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8179
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8180): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8180
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8181): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8181
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8182): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8182
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8183): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8183
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8184): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8184
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8185): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8185
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8186): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8186
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8187): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8187
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8188): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8188
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8189): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8189
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8190): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8190
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8191): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8191
Warning (10230): Verilog HDL assignment warning at rom_dds_L15_W14.txt(8192): truncated value with size 16 to match size of target (14) File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_dds_L15_W14.txt Line: 8192
Warning (10030): Net "rom.data_a" at rom_mem.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_mem.v Line: 9
Warning (10030): Net "rom.waddr_a" at rom_mem.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_mem.v Line: 9
Warning (10030): Net "rom.we_a" at rom_mem.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/rom_mem.v Line: 9
Info (12128): Elaborating entity "register" for hierarchy "register:ra1" File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/DDS_test.v Line: 105
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_mem:m1|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/E1.ram0_rom_mem_12893b0a.hdl.mif
Info (12130): Elaborated megafunction instantiation "rom_mem:m1|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "rom_mem:m1|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/E1.ram0_rom_mem_12893b0a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ie61.tdf
    Info (12023): Found entity 1: altsyncram_ie61 File: C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P1/E1_Quartus/db/altsyncram_ie61.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 212 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 124 logic cells
    Info (21064): Implemented 14 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8197 warnings
    Info: Peak virtual memory: 4749 megabytes
    Info: Processing ended: Thu Mar 03 18:11:44 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:42


