<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472/NUC442 BSP: C:/Users/yachen/workzone/bsp/nuc470bsp/Library/Device/Nuvoton/NUC472_442/Source/system_NUC472_442.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC472/NUC442 BSP
   &#160;<span id="projectnumber">V3.03.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d7c6c42f56d267e4d9aa78faeac7745a.html">nuc470bsp</a></li><li class="navelem"><a class="el" href="dir_48ede35ea65e737e1506bcac3a9f47b4.html">Library</a></li><li class="navelem"><a class="el" href="dir_1a4631343eb661b6b5fecb686bb0e873.html">Device</a></li><li class="navelem"><a class="el" href="dir_4dd18d5af05647151020de59e34b5e0f.html">Nuvoton</a></li><li class="navelem"><a class="el" href="dir_33d046d6181d074cfd3a6656f60bde9a.html">NUC472_442</a></li><li class="navelem"><a class="el" href="dir_0525e3c1dba608a0d17f8e4dc584d4b7.html">Source</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system_NUC472_442.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system___n_u_c472__442_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_n_u_c472__442_8h.html">NUC472_442.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  Clock Variable definitions</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="system___n_u_c472__442_8c.html#aa3cd3e43291e81e795d642b79b6088e6">   17</a></span>&#160;uint32_t <a class="code" href="system___n_u_c472__442_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="system___n_u_c472__442_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a>;               </div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="system___n_u_c472__442_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">   18</a></span>&#160;uint32_t <a class="code" href="system___n_u_c472__442_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a>      = (<a class="code" href="system___n_u_c472__442_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a> / 1000000);  </div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="system___n_u_c472__442_8c.html#a314a10a7031aa24de2b42278624c3139">   19</a></span>&#160;uint32_t <a class="code" href="system___n_u_c472__442_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a>[] = {<a class="code" href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>, <a class="code" href="system___n_u_c472__442_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>, 0, <a class="code" href="system___n_u_c472__442_8h.html#a6f446dd2f087f409b4fc986c0c25c2a9">__LIRC</a>, 0, 0, 0, <a class="code" href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>}; </div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  Clock functions</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">   26</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)            <span class="comment">/* Get Core Clock Frequency      */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    uint32_t u32Freq, u32ClkSrc;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    uint32_t u32HclkDiv;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    u32ClkSrc = <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_n_u_c472__442_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keywordflow">if</span>(u32ClkSrc != <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        <span class="comment">/* Use the clock sources directly */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        u32Freq = <a class="code" href="system___n_u_c472__442_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a>[u32ClkSrc];</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="comment">/* Use PLL clock */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        u32Freq = <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    }</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    u32HclkDiv = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; <a class="code" href="_n_u_c472__442_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>) + 1;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">/* Update System Core Clock */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="system___n_u_c472__442_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = u32Freq/u32HclkDiv;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="system___n_u_c472__442_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a> = (<a class="code" href="system___n_u_c472__442_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> + 500000) / 1000000;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="system___n_u_c472__442_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">   56</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="system___n_u_c472__442_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    SCB-&gt;CPACR |= ((3UL &lt;&lt; 10*2) |                 <span class="comment">/* set CP10 Full Access */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                   (3UL &lt;&lt; 11*2)  );               <span class="comment">/* set CP11 Full Access */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2015 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="system___n_u_c472__442_8c_html_a314a10a7031aa24de2b42278624c3139"><div class="ttname"><a href="system___n_u_c472__442_8c.html#a314a10a7031aa24de2b42278624c3139">gau32ClkSrcTbl</a></div><div class="ttdeci">uint32_t gau32ClkSrcTbl[]</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00019">system_NUC472_442.c:19</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00165">clk.c:165</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00027">system_NUC472_442.h:27</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html"><div class="ttname"><a href="_n_u_c472__442_8h.html">NUC472_442.h</a></div><div class="ttdoc">NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register's d...</div></div>
<div class="ttc" id="system___n_u_c472__442_8c_html_a63bedf89ae7fbb102b8653aca20d3a14"><div class="ttname"><a href="system___n_u_c472__442_8c.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a></div><div class="ttdeci">uint32_t CyclesPerUs</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00018">system_NUC472_442.c:18</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a5eba281e3ae6d2e07714df01dbf35a0e"><div class="ttname"><a href="_n_u_c472__442_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03761">NUC472_442.h:3761</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8c_html_a93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="system___n_u_c472__442_8c.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the micro controller system.</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00056">system_NUC472_442.c:56</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5c6a5be1eaec8564bade0b245da8abd4"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00087">clk.h:87</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___n_u_c472__442_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00026">system_NUC472_442.h:26</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a6f446dd2f087f409b4fc986c0c25c2a9"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a6f446dd2f087f409b4fc986c0c25c2a9">__LIRC</a></div><div class="ttdeci">#define __LIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00028">system_NUC472_442.h:28</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_abbd628d8a30e6695b3715ae72a693e56"><div class="ttname"><a href="system___n_u_c472__442_8h.html#abbd628d8a30e6695b3715ae72a693e56">__HSI</a></div><div class="ttdeci">#define __HSI</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00029">system_NUC472_442.h:29</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00025">system_NUC472_442.h:25</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a1c44e7f834fd3951e095785b4b9b90b3"><div class="ttname"><a href="_n_u_c472__442_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLKDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03860">NUC472_442.h:3860</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l28798">NUC472_442.h:28798</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8c_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___n_u_c472__442_8c.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00017">system_NUC472_442.c:17</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8c_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from CPU registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00026">system_NUC472_442.c:26</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 5 2020 17:14:56 for NUC472/NUC442 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
