// Seed: 1623869529
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output tri0  id_5
);
  assign id_3 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    output wand id_14,
    output tri1 id_15
);
  wire id_17;
  module_0(
      id_4, id_11, id_6, id_12, id_1, id_14
  );
endmodule
