{
  "module_name": "sw.c",
  "hash_id": "122cd2e06b3ebf54c4dfa8ab7ad37941ebcf9e0478fc0af8e23fd77ea0fa17bd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192se/sw.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../core.h\"\n#include \"../base.h\"\n#include \"../pci.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"dm.h\"\n#include \"fw.h\"\n#include \"hw.h\"\n#include \"trx.h\"\n#include \"led.h\"\n\n#include <linux/module.h>\n\nstatic void rtl92s_init_aspm_vars(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\t \n\trtlpci->const_amdpci_aspm = 0;\n\n\t \n\trtlpci->const_pci_aspm = 2;\n\n\t \n\trtlpci->const_devicepci_aspm_setting = 0x03;\n\n\t \n\trtlpci->const_hostpci_aspm_setting = 0x02;\n\n\t \n\trtlpci->const_hwsw_rfoff_d3 = 2;\n\n\t \n\trtlpci->const_support_pciaspm = rtlpriv->cfg->mod_params->aspm_support;\n}\n\nstatic void rtl92se_fw_cb(const struct firmware *firmware, void *context)\n{\n\tstruct ieee80211_hw *hw = context;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rt_firmware *pfirmware = NULL;\n\tchar *fw_name = \"rtlwifi/rtl8192sefw.bin\";\n\n\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\"Firmware callback routine entered!\\n\");\n\tcomplete(&rtlpriv->firmware_loading_complete);\n\tif (!firmware) {\n\t\tpr_err(\"Firmware %s not available\\n\", fw_name);\n\t\trtlpriv->max_fw_size = 0;\n\t\treturn;\n\t}\n\tif (firmware->size > rtlpriv->max_fw_size) {\n\t\tpr_err(\"Firmware is too big!\\n\");\n\t\trtlpriv->max_fw_size = 0;\n\t\trelease_firmware(firmware);\n\t\treturn;\n\t}\n\tpfirmware = (struct rt_firmware *)rtlpriv->rtlhal.pfirmware;\n\tmemcpy(pfirmware->sz_fw_tmpbuffer, firmware->data, firmware->size);\n\tpfirmware->sz_fw_tmpbufferlen = firmware->size;\n\trelease_firmware(firmware);\n}\n\nstatic int rtl92s_init_sw_vars(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tint err = 0;\n\tu16 earlyrxthreshold = 7;\n\tchar *fw_name = \"rtlwifi/rtl8192sefw.bin\";\n\n\trtlpriv->dm.dm_initialgain_enable = true;\n\trtlpriv->dm.dm_flag = 0;\n\trtlpriv->dm.disable_framebursting = false;\n\trtlpriv->dm.thermalvalue = 0;\n\trtlpriv->dm.useramask = true;\n\n\t \n\trtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;\n\trtlpriv->rtlhal.bandset = BAND_ON_2_4G;\n\trtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;\n\n\trtlpci->transmit_config = 0;\n\n\trtlpci->receive_config =\n\t\t\tRCR_APPFCS |\n\t\t\tRCR_APWRMGT |\n\t\t\t \n\t\t\tRCR_AMF\t|\n\t\t\tRCR_ADF |\n\t\t\tRCR_APP_MIC |\n\t\t\tRCR_APP_ICV |\n\t\t\tRCR_AICV |\n\t\t\t \n\t\t\tRCR_ACRC32 |\n\t\t\tRCR_AB |\n\t\t\t \n\t\t\tRCR_AM\t|\n\t\t\t \n\t\t\tRCR_APM |\n\t\t\t \n\t\t\t \n\t\t\tRCR_APP_PHYST_STAFF |\n\t\t\t \n\t\t\tRCR_APP_PHYST_RXFF |\n\t\t\t(earlyrxthreshold << RCR_FIFO_OFFSET);\n\n\trtlpci->irq_mask[0] = (u32)\n\t\t\t(IMR_ROK |\n\t\t\tIMR_VODOK |\n\t\t\tIMR_VIDOK |\n\t\t\tIMR_BEDOK |\n\t\t\tIMR_BKDOK |\n\t\t\tIMR_HCCADOK |\n\t\t\tIMR_MGNTDOK |\n\t\t\tIMR_COMDOK |\n\t\t\tIMR_HIGHDOK |\n\t\t\tIMR_BDOK |\n\t\t\tIMR_RXCMDOK |\n\t\t\t \n\t\t\tIMR_RDU |\n\t\t\tIMR_RXFOVW\t|\n\t\t\tIMR_BCNINT\n\t\t\t \n\t\t\t );\n\n\trtlpci->irq_mask[1] = (u32) 0;\n\n\trtlpci->shortretry_limit = 0x30;\n\trtlpci->longretry_limit = 0x30;\n\n\trtlpci->first_init = true;\n\n\t \n\trtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;\n\trtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;\n\trtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;\n\tif (!rtlpriv->psc.inactiveps)\n\t\tpr_info(\"Power Save off (module option)\\n\");\n\tif (!rtlpriv->psc.fwctrl_lps)\n\t\tpr_info(\"FW Power Save off (module option)\\n\");\n\trtlpriv->psc.reg_fwctrl_lps = 3;\n\trtlpriv->psc.reg_max_lps_awakeintvl = 5;\n\t \n\trtl92s_init_aspm_vars(hw);\n\n\tif (rtlpriv->psc.reg_fwctrl_lps == 1)\n\t\trtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;\n\telse if (rtlpriv->psc.reg_fwctrl_lps == 2)\n\t\trtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;\n\telse if (rtlpriv->psc.reg_fwctrl_lps == 3)\n\t\trtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;\n\n\t \n\trtlpriv->rtlhal.pfirmware = vzalloc(sizeof(struct rt_firmware));\n\tif (!rtlpriv->rtlhal.pfirmware)\n\t\treturn 1;\n\n\trtlpriv->max_fw_size = RTL8190_MAX_FIRMWARE_CODE_SIZE*2 +\n\t\t\t       sizeof(struct fw_hdr);\n\tpr_info(\"Driver for Realtek RTL8192SE/RTL8191SE\\n\"\n\t\t\"Loading firmware %s\\n\", fw_name);\n\t \n\terr = request_firmware_nowait(THIS_MODULE, 1, fw_name,\n\t\t\t\t      rtlpriv->io.dev, GFP_KERNEL, hw,\n\t\t\t\t      rtl92se_fw_cb);\n\tif (err) {\n\t\tpr_err(\"Failed to request firmware!\\n\");\n\t\tvfree(rtlpriv->rtlhal.pfirmware);\n\t\trtlpriv->rtlhal.pfirmware = NULL;\n\t\treturn 1;\n\t}\n\n\treturn err;\n}\n\nstatic void rtl92s_deinit_sw_vars(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->rtlhal.pfirmware) {\n\t\tvfree(rtlpriv->rtlhal.pfirmware);\n\t\trtlpriv->rtlhal.pfirmware = NULL;\n\t}\n}\n\nstatic bool rtl92se_is_tx_desc_closed(struct ieee80211_hw *hw, u8 hw_queue,\n\t\t\t\t      u16 index)\n{\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl8192_tx_ring *ring = &rtlpci->tx_ring[hw_queue];\n\tu8 *entry = (u8 *)(&ring->desc[ring->idx]);\n\tu8 own = (u8)rtl92se_get_desc(hw, entry, true, HW_DESC_OWN);\n\n\tif (own)\n\t\treturn false;\n\treturn true;\n}\n\nstatic struct rtl_hal_ops rtl8192se_hal_ops = {\n\t.init_sw_vars = rtl92s_init_sw_vars,\n\t.deinit_sw_vars = rtl92s_deinit_sw_vars,\n\t.read_eeprom_info = rtl92se_read_eeprom_info,\n\t.interrupt_recognized = rtl92se_interrupt_recognized,\n\t.hw_init = rtl92se_hw_init,\n\t.hw_disable = rtl92se_card_disable,\n\t.hw_suspend = rtl92se_suspend,\n\t.hw_resume = rtl92se_resume,\n\t.enable_interrupt = rtl92se_enable_interrupt,\n\t.disable_interrupt = rtl92se_disable_interrupt,\n\t.set_network_type = rtl92se_set_network_type,\n\t.set_chk_bssid = rtl92se_set_check_bssid,\n\t.set_qos = rtl92se_set_qos,\n\t.set_bcn_reg = rtl92se_set_beacon_related_registers,\n\t.set_bcn_intv = rtl92se_set_beacon_interval,\n\t.update_interrupt_mask = rtl92se_update_interrupt_mask,\n\t.get_hw_reg = rtl92se_get_hw_reg,\n\t.set_hw_reg = rtl92se_set_hw_reg,\n\t.update_rate_tbl = rtl92se_update_hal_rate_tbl,\n\t.fill_tx_desc = rtl92se_tx_fill_desc,\n\t.fill_tx_cmddesc = rtl92se_tx_fill_cmddesc,\n\t.query_rx_desc = rtl92se_rx_query_desc,\n\t.set_channel_access = rtl92se_update_channel_access_setting,\n\t.radio_onoff_checking = rtl92se_gpio_radio_on_off_checking,\n\t.set_bw_mode = rtl92s_phy_set_bw_mode,\n\t.switch_channel = rtl92s_phy_sw_chnl,\n\t.dm_watchdog = rtl92s_dm_watchdog,\n\t.scan_operation_backup = rtl92s_phy_scan_operation_backup,\n\t.set_rf_power_state = rtl92s_phy_set_rf_power_state,\n\t.led_control = rtl92se_led_control,\n\t.set_desc = rtl92se_set_desc,\n\t.get_desc = rtl92se_get_desc,\n\t.is_tx_desc_closed = rtl92se_is_tx_desc_closed,\n\t.tx_polling = rtl92se_tx_polling,\n\t.enable_hw_sec = rtl92se_enable_hw_security_config,\n\t.set_key = rtl92se_set_key,\n\t.get_bbreg = rtl92s_phy_query_bb_reg,\n\t.set_bbreg = rtl92s_phy_set_bb_reg,\n\t.get_rfreg = rtl92s_phy_query_rf_reg,\n\t.set_rfreg = rtl92s_phy_set_rf_reg,\n\t.get_btc_status = rtl_btc_status_false,\n};\n\nstatic struct rtl_mod_params rtl92se_mod_params = {\n\t.sw_crypto = false,\n\t.inactiveps = true,\n\t.swctrl_lps = true,\n\t.fwctrl_lps = false,\n\t.aspm_support = 2,\n\t.debug_level = 0,\n\t.debug_mask = 0,\n};\n\n \nstatic const struct rtl_hal_cfg rtl92se_hal_cfg = {\n\t.bar_id = 1,\n\t.write_readback = false,\n\t.name = \"rtl92s_pci\",\n\t.ops = &rtl8192se_hal_ops,\n\t.mod_params = &rtl92se_mod_params,\n\n\t.maps[SYS_ISO_CTRL] = REG_SYS_ISO_CTRL,\n\t.maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,\n\t.maps[SYS_CLK] = SYS_CLKR,\n\t.maps[MAC_RCR_AM] = RCR_AM,\n\t.maps[MAC_RCR_AB] = RCR_AB,\n\t.maps[MAC_RCR_ACRC32] = RCR_ACRC32,\n\t.maps[MAC_RCR_ACF] = RCR_ACF,\n\t.maps[MAC_RCR_AAP] = RCR_AAP,\n\t.maps[MAC_HIMR] = INTA_MASK,\n\t.maps[MAC_HIMRE] = INTA_MASK + 4,\n\n\t.maps[EFUSE_TEST] = REG_EFUSE_TEST,\n\t.maps[EFUSE_CTRL] = REG_EFUSE_CTRL,\n\t.maps[EFUSE_CLK] = REG_EFUSE_CLK,\n\t.maps[EFUSE_CLK_CTRL] = REG_EFUSE_CTRL,\n\t.maps[EFUSE_PWC_EV12V] = 0,  \n\t.maps[EFUSE_FEN_ELDR] = 0,  \n\t.maps[EFUSE_LOADER_CLK_EN] = 0, \n\t.maps[EFUSE_ANA8M] = EFUSE_ANA8M,\n\t.maps[EFUSE_HWSET_MAX_SIZE] = HWSET_MAX_SIZE_92S,\n\t.maps[EFUSE_MAX_SECTION_MAP] = EFUSE_MAX_SECTION,\n\t.maps[EFUSE_REAL_CONTENT_SIZE] = EFUSE_REAL_CONTENT_LEN,\n\t.maps[EFUSE_OOB_PROTECT_BYTES_LEN] = EFUSE_OOB_PROTECT_BYTES,\n\n\t.maps[RWCAM] = REG_RWCAM,\n\t.maps[WCAMI] = REG_WCAMI,\n\t.maps[RCAMO] = REG_RCAMO,\n\t.maps[CAMDBG] = REG_CAMDBG,\n\t.maps[SECR] = REG_SECR,\n\t.maps[SEC_CAM_NONE] = CAM_NONE,\n\t.maps[SEC_CAM_WEP40] = CAM_WEP40,\n\t.maps[SEC_CAM_TKIP] = CAM_TKIP,\n\t.maps[SEC_CAM_AES] = CAM_AES,\n\t.maps[SEC_CAM_WEP104] = CAM_WEP104,\n\n\t.maps[RTL_IMR_BCNDMAINT6] = IMR_BCNDMAINT6,\n\t.maps[RTL_IMR_BCNDMAINT5] = IMR_BCNDMAINT5,\n\t.maps[RTL_IMR_BCNDMAINT4] = IMR_BCNDMAINT4,\n\t.maps[RTL_IMR_BCNDMAINT3] = IMR_BCNDMAINT3,\n\t.maps[RTL_IMR_BCNDMAINT2] = IMR_BCNDMAINT2,\n\t.maps[RTL_IMR_BCNDMAINT1] = IMR_BCNDMAINT1,\n\t.maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,\n\t.maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,\n\t.maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,\n\t.maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,\n\t.maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,\n\t.maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,\n\t.maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,\n\t.maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,\n\t.maps[RTL_IMR_TIMEOUT2] = IMR_TIMEOUT2,\n\t.maps[RTL_IMR_TIMEOUT1] = IMR_TIMEOUT1,\n\n\t.maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,\n\t.maps[RTL_IMR_PSTIMEOUT] = IMR_PSTIMEOUT,\n\t.maps[RTL_IMR_BCNINT] = IMR_BCNINT,\n\t.maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,\n\t.maps[RTL_IMR_RDU] = IMR_RDU,\n\t.maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,\n\t.maps[RTL_IMR_BDOK] = IMR_BDOK,\n\t.maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,\n\t.maps[RTL_IMR_TBDER] = IMR_TBDER,\n\t.maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,\n\t.maps[RTL_IMR_COMDOK] = IMR_COMDOK,\n\t.maps[RTL_IMR_TBDOK] = IMR_TBDOK,\n\t.maps[RTL_IMR_BKDOK] = IMR_BKDOK,\n\t.maps[RTL_IMR_BEDOK] = IMR_BEDOK,\n\t.maps[RTL_IMR_VIDOK] = IMR_VIDOK,\n\t.maps[RTL_IMR_VODOK] = IMR_VODOK,\n\t.maps[RTL_IMR_ROK] = IMR_ROK,\n\t.maps[RTL_IBSS_INT_MASKS] = (IMR_BCNINT | IMR_TBDOK | IMR_TBDER),\n\n\t.maps[RTL_RC_CCK_RATE1M] = DESC_RATE1M,\n\t.maps[RTL_RC_CCK_RATE2M] = DESC_RATE2M,\n\t.maps[RTL_RC_CCK_RATE5_5M] = DESC_RATE5_5M,\n\t.maps[RTL_RC_CCK_RATE11M] = DESC_RATE11M,\n\t.maps[RTL_RC_OFDM_RATE6M] = DESC_RATE6M,\n\t.maps[RTL_RC_OFDM_RATE9M] = DESC_RATE9M,\n\t.maps[RTL_RC_OFDM_RATE12M] = DESC_RATE12M,\n\t.maps[RTL_RC_OFDM_RATE18M] = DESC_RATE18M,\n\t.maps[RTL_RC_OFDM_RATE24M] = DESC_RATE24M,\n\t.maps[RTL_RC_OFDM_RATE36M] = DESC_RATE36M,\n\t.maps[RTL_RC_OFDM_RATE48M] = DESC_RATE48M,\n\t.maps[RTL_RC_OFDM_RATE54M] = DESC_RATE54M,\n\n\t.maps[RTL_RC_HT_RATEMCS7] = DESC_RATEMCS7,\n\t.maps[RTL_RC_HT_RATEMCS15] = DESC_RATEMCS15,\n};\n\nstatic const struct pci_device_id rtl92se_pci_ids[] = {\n\t{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8192, rtl92se_hal_cfg)},\n\t{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8171, rtl92se_hal_cfg)},\n\t{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8172, rtl92se_hal_cfg)},\n\t{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8173, rtl92se_hal_cfg)},\n\t{RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8174, rtl92se_hal_cfg)},\n\t{},\n};\n\nMODULE_DEVICE_TABLE(pci, rtl92se_pci_ids);\n\nMODULE_AUTHOR(\"lizhaoming\t<chaoming_li@realsil.com.cn>\");\nMODULE_AUTHOR(\"Realtek WlanFAE\t<wlanfae@realtek.com>\");\nMODULE_AUTHOR(\"Larry Finger\t<Larry.Finger@lwfinger.net>\");\nMODULE_LICENSE(\"GPL\");\nMODULE_DESCRIPTION(\"Realtek 8192S/8191S 802.11n PCI wireless\");\nMODULE_FIRMWARE(\"rtlwifi/rtl8192sefw.bin\");\n\nmodule_param_named(swenc, rtl92se_mod_params.sw_crypto, bool, 0444);\nmodule_param_named(debug_level, rtl92se_mod_params.debug_level, int, 0644);\nmodule_param_named(debug_mask, rtl92se_mod_params.debug_mask, ullong, 0644);\nmodule_param_named(ips, rtl92se_mod_params.inactiveps, bool, 0444);\nmodule_param_named(swlps, rtl92se_mod_params.swctrl_lps, bool, 0444);\nmodule_param_named(fwlps, rtl92se_mod_params.fwctrl_lps, bool, 0444);\nmodule_param_named(aspm, rtl92se_mod_params.aspm_support, int, 0444);\nMODULE_PARM_DESC(swenc, \"Set to 1 for software crypto (default 0)\\n\");\nMODULE_PARM_DESC(ips, \"Set to 0 to not use link power save (default 1)\\n\");\nMODULE_PARM_DESC(swlps, \"Set to 1 to use SW control power save (default 1)\\n\");\nMODULE_PARM_DESC(fwlps, \"Set to 1 to use FW control power save (default 0)\\n\");\nMODULE_PARM_DESC(aspm, \"Set to 1 to enable ASPM (default 1)\\n\");\nMODULE_PARM_DESC(debug_level, \"Set debug level (0-5) (default 0)\");\nMODULE_PARM_DESC(debug_mask, \"Set debug mask (default 0)\");\n\nstatic SIMPLE_DEV_PM_OPS(rtlwifi_pm_ops, rtl_pci_suspend, rtl_pci_resume);\n\nstatic struct pci_driver rtl92se_driver = {\n\t.name = KBUILD_MODNAME,\n\t.id_table = rtl92se_pci_ids,\n\t.probe = rtl_pci_probe,\n\t.remove = rtl_pci_disconnect,\n\t.driver.pm = &rtlwifi_pm_ops,\n};\n\nmodule_pci_driver(rtl92se_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}