EESchema Schematic File Version 4
LIBS:Mainboard-cache
EELAYER 30 0
EELAYER END
$Descr User 12117 8268
encoding utf-8
Sheet 2 13
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	5800 3700 7800 3700
Text GLabel 5800 3700 0    70   Input ~ 0
ADC_DATA
Wire Wire Line
	2400 5200 7800 5200
Wire Wire Line
	7800 5200 7844 5200
Text GLabel 2400 5200 0    70   Output ~ 0
MCLK
Connection ~ 7800 5200
Text GLabel 6100 4900 0    70   Output ~ 0
LRCLK
Text GLabel 4100 3600 0    70   Output ~ 0
DAC_DATA
Text GLabel 1700 5100 0    70   Output ~ 0
BCLK
Wire Wire Line
	9700 3200 9700 3100
Text GLabel 9686 3100 0    10   BiDi ~ 0
GND
Text GLabel 6900 4700 0    70   BiDi ~ 0
SDA
Text GLabel 6900 4800 0    70   Output ~ 0
SCL
Text GLabel 10300 2900 2    70   BiDi ~ 0
VIN
Text GLabel 10950 3000 2    70   BiDi ~ 0
3V3
Text GLabel 5850 4200 0    70   Output ~ 0
SPI0_SCK
Text GLabel 6700 3100 0    70   Output ~ 0
TFT_DC
Text GLabel 6700 3500 0    70   Output ~ 0
TFT_CS
Text GLabel 2200 4000 0    70   Output ~ 0
SPI0_MOSI
Wire Wire Line
	5850 4500 7800 4500
Text GLabel 4500 2900 0    70   Input ~ 0
RX
Text GLabel 4500 3000 0    70   Output ~ 0
TX
Wire Wire Line
	7800 4300 7200 4300
Wire Wire Line
	7800 4400 7200 4400
$Comp
L Mainboard-eagle-import:GND #GND01
U 1 1 A7315E89
P 9700 3300
F 0 "#GND01" H 9700 3300 50  0001 C CNN
F 1 "GND" H 9700 3290 59  0000 C TNN
F 2 "" H 9700 3300 50  0001 C CNN
F 3 "" H 9700 3300 50  0001 C CNN
	1    9700 3300
	1    0    0    -1  
$EndComp
$Comp
L Mainboard-eagle-import:TEENSY_4.0 U$1
U 1 1 2AECCF64
P 8700 4000
F 0 "U$1" H 8480 5350 50  0000 L BNB
F 1 "TEENSY_4.0_WITH_SMD_HEADER_PINS" H 8590 2500 50  0000 L BNB
F 2 "teensy:TEENSY_4.0" H 8700 4000 50  0000 C CNN
F 3 "" H 8700 4000 50  0001 C CNN
	1    8700 4000
	1    0    0    -1  
$EndComp
Text GLabel 9600 3400 0    10   BiDi ~ 0
VBAT
Wire Wire Line
	6100 4900 7800 4900
Wire Wire Line
	1700 5100 7800 5100
Wire Wire Line
	9600 3100 9700 3100
Wire Wire Line
	6900 4700 7800 4700
Wire Wire Line
	6900 4800 7800 4800
Wire Wire Line
	9600 2900 10300 2900
Wire Wire Line
	9600 3000 10950 3000
Wire Wire Line
	5800 4200 7800 4200
Wire Wire Line
	6700 3100 7800 3100
Wire Wire Line
	6700 3500 7800 3500
Wire Wire Line
	2200 4000 7800 4000
Wire Wire Line
	5700 3200 7800 3200
Wire Wire Line
	6700 3300 7800 3300
Wire Wire Line
	5700 3400 7800 3400
Wire Wire Line
	5500 3900 7800 3900
Wire Wire Line
	1200 4100 7800 4100
Wire Wire Line
	4500 2900 7800 2900
Wire Wire Line
	4500 3000 7800 3000
Text GLabel 7200 4400 0    70   Input ~ 0
KC_TEENSY_RX
Text GLabel 7200 4300 0    70   Output ~ 0
KC_TEENSY_TX
Text GLabel 5700 3200 0    70   Input ~ 0
AD_BUSY
Text GLabel 5700 3400 0    70   Output ~ 0
AD_CONVST
Text GLabel 6700 3300 0    70   Output ~ 0
AD_RESET
Wire Wire Line
	4100 3600 7800 3600
Text GLabel 5500 3900 0    70   Output ~ 0
AD_CS
Text GLabel 1200 4100 0    70   Input ~ 0
SPI0_MISO
Text GLabel 5850 4500 0    70   Output ~ 0
DA_SYNC
$EndSCHEMATC
