

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Aug 18 03:37:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.902 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |  1179362|  1179362| 5.897 ms | 5.897 ms |  151705|  446042| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config40_s  |    44851|   108951|  0.224 ms |  0.545 ms |   44851|  108951|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s        |     9361|   101809| 46.805 us |  0.509 ms |    9361|  101809|   none   |
        |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config36_s  |    22451|    57751|  0.112 ms |  0.289 ms |   22451|   57751|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s        |     4753|    55729| 23.765 us |  0.279 ms |    4753|   55729|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s        |    15841|   170401| 79.205 us |  0.852 ms |   15841|  170401|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s             |     2565|     2565| 12.825 us | 12.825 us |    2565|    2565|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s             |      517|      517|  2.585 us |  2.585 us |     517|     517|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s        |     8161|    93601| 40.805 us |  0.468 ms |    8161|   93601|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s        |    29581|   311461|  0.148 ms |  1.557 ms |   29581|  311461|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s         |    15661|   172261| 78.305 us |  0.861 ms |   15661|  172261|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s           |   151704|   151704|  0.759 ms |  0.759 ms |  151704|  151704|   none   |
        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0         |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s         |    21241|   446041|  0.106 ms |  2.230 ms |   21241|  446041|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s           |    11712|    11712| 58.560 us | 58.560 us |   11712|   11712|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s           |    24319|    24319|  0.122 ms |  0.122 ms |   24319|   24319|   none   |
        |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0            |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s            |    49533|    49533|  0.248 ms |  0.248 ms |   49533|   49533|   none   |
        |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s             |      262|      262|  1.310 us |  1.310 us |     262|     262|   none   |
        |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0          |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s          |    61601|    61601|  0.308 ms |  0.308 ms |   61601|   61601|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s      |    14395|    14395| 71.975 us | 71.975 us |   14395|   14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_432_U0      |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_432        |    49285|    49285|  0.246 ms |  0.246 ms |   49285|   49285|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_433_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_433       |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_434_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_434       |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_435_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_435       |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_436_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_436       |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_437_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_437       |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_438_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_438       |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                         |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                         |    12322|    12322| 61.610 us | 61.610 us |   12322|   12322|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_439_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_439       |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_440_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_440       |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_441_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_441       |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_442_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_442       |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s      |    13923|    13923| 69.615 us | 69.615 us |   13923|   13923|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s      |    27843|    27843|  0.139 ms |  0.139 ms |   27843|   27843|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s      |     7683|     7683| 38.415 us | 38.415 us |    7683|    7683|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s      |    15363|    15363| 76.815 us | 76.815 us |   15363|   15363|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s      |     4611|     4611| 23.055 us | 23.055 us |    4611|    4611|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s      |     9219|     9219| 46.095 us | 46.095 us |    9219|    9219|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s      |     3203|     3203| 16.015 us | 16.015 us |    3203|    3203|   none   |
        |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s      |     6403|     6403| 32.015 us | 32.015 us |    6403|    6403|   none   |
        |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0         |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s         |        0|        0|    0 ns   |    0 ns   |       1|       1| function |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |       41|      -|     1512|    2516|    -|
|Instance             |     2016|   1501|   427226|  262308|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |     2057|   1501|   428738|  264826|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |      153|     50|       49|      60|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |       76|     25|       24|      30|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s        |       15|     32|  20942|  16805|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s        |       29|     64|  23050|  18169|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config22_s        |       57|     64|  41515|  20377|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config27_s        |      113|    128|  45737|  23098|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_U0        |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config31_s        |      171|    128|  82666|  27536|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0         |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s         |        7|     16|   7316|  10163|    0|
    |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s         |       15|     32|  11709|  12105|    0|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config36_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config36_s  |      344|    256|  54967|  31356|    0|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config40_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_16_6_5_3_0_config40_s  |      573|    256|  92728|  40041|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config45_s             |      568|    256|  16983|  11190|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config49_s             |      114|    256|  16980|  11187|    0|
    |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_U0             |dense_ss_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config53_s             |        1|      1|    150|    182|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_433_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config12_433       |        0|      1|    170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_434_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config16_434       |        0|      1|    170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_435_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config21_435       |        0|      1|    169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_436_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config25_436       |        0|      1|    169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_437_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config30_437       |        0|      1|    168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_438_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config34_438       |        0|      1|    168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_439_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config39_439       |        0|      1|    167|    214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_440_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config43_440       |        0|      1|    167|    214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_441_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config48_441       |        0|      1|    164|    211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_442_U0     |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config52_442       |        0|      1|    164|    211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_432_U0      |leaky_relu_me_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_432        |        0|      1|    171|    218|    0|
    |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_U0          |normalize_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s          |        0|      1|     87|    173|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s           |        2|      0|   1180|   3423|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config26_s           |        2|      0|   2264|   6318|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_U0           |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config35_s           |        3|      0|   2406|  12727|    0|
    |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0            |pooling_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s            |        2|      0|    640|   1949|    0|
    |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_U0         |relu_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config55_s         |        0|      0|      2|     57|    0|
    |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_U0                         |resize_nearest_me_ap_fixed_16_6_5_3_0_config2_s                         |        0|      0|    111|    242|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config56_s      |        0|      0|     90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config57_s      |        0|      0|    122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config58_s      |        0|      0|    202|    876|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config59_s      |        0|      0|    194|    868|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config60_s      |        0|      0|    354|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config61_s      |        0|      0|    350|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config62_s      |        0|      0|    670|   2352|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config63_s      |        0|      0|    662|   2340|    0|
    |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_U0      |zeropad2d_cl_me_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config64_s      |        0|      0|   1302|   2340|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |     2016|   1501| 427226| 262308|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer13_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer16_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer17_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer18_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer21_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer22_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer25_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer26_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer27_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer2_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer30_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer31_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer34_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer3_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer56_out_V_V_U  |        4|   84|   0|    -|  3540|   16|    56640|
    |layer57_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer58_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer59_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer60_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer61_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer62_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer63_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer64_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer7_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer8_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    |layer9_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       41| 1512|   0|    0| 23224|  608|   371584|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_1_V_V_dout        |  in |   16|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_empty_n     |  in |    1|   ap_fifo  |   input_1_V_V   |    pointer   |
|input_1_V_V_read        | out |    1|   ap_fifo  |   input_1_V_V   |    pointer   |
|layer55_out_V_V_din     | out |   16|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_full_n  |  in |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_write   | out |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    myproject    | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

