############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "foo_m/Loop1"
set_directive_pipeline "foo_m/Loop2"
set_directive_pipeline "foo_m/Loop3"
