Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id gPiFOCJu5mmBwAEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 20:19:14 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 49F34432AF2
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 20:19:14 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id AE6F710E72A;
	Mon, 20 Apr 2026 18:19:12 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="f8/c0jf7";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dl1-f49.google.com (mail-dl1-f49.google.com [74.125.82.49])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 78DFF10E72A
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2026 18:19:11 +0000 (UTC)
Received: by mail-dl1-f49.google.com with SMTP id
 a92af1059eb24-12c373ee97fso82636c88.1
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2026 11:19:11 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1776709151; cv=none;
 d=google.com; s=arc-20240605;
 b=RXepZ20Jmw6bmLMO2nRYofJdPBqu1QGFHVnGXVT+Sspt/C7kJmUl15lW6aUGRyzqCF
 PFCMzMRLd/fGMZeSbCbrHpTvrxuwryyCuBvmSTwbaAzx+mWGGu9h4dc8cdpOO4if0dI7
 yZ5VgmAGcl6sEVlYpFeIIKper6kh1oMHsKrasns869JYDm+pFLS87j0MtF8au/uf3iO9
 ZnQ9FJlV8vaPoPIYNZIYHIh08jEYLa61imwPHN6nQV67GrmXcIB6UIiSScDFxtueTelw
 XJ3JmEaLBS6gtew2/nzO/nFPhiRVR4Hx6YsaHIbWD4EnwLNQJvVsRyHpLOLcTtJ8sWp1
 iGQg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=fUhuWDIueHDOmZUOGkSQ3o+4DGa8DTvlk/gUMio5LIM=;
 fh=zLsvGAJI4wo5eiQ+K0WPGpuBRGRY8B20WJzk4ZdW+KU=;
 b=BJZmpXnqFPVVMbyFBNO7LvPNQTTRS0VS6A8M0SgrlMDuPfhwN7x4JopPfz6vfZh7k3
 2LyOdMUOay12xJpFGg084vF3NCEhJrSaZZwQZm456z7L5wlnESyUrIQjX5tyPg3kIcMd
 d/F2sbII/mWleAgJyFCbzY0HPPTSVBr2nvcFPdiBDtcdHeMP4uSm9wpqWM8JBlRwjMAn
 P5YAPdsF2V2WjFa5Iwe7ji2spUu+bMXqvNCnDzOZV+jfQ+7cHcBoZ3bcM8x4h2QeYMcu
 jlNqifkgSFQRwp5ZxbcSc9nWU+LvaM7MUKxllAKjshuLF7LbVYMzN9GnJOMke7+ltXK9
 Tlbw==; darn=lists.freedesktop.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1776709151; x=1777313951; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=fUhuWDIueHDOmZUOGkSQ3o+4DGa8DTvlk/gUMio5LIM=;
 b=f8/c0jf7s5JEpwVULGI+uBc4AiFqvSkW3pqD+2nQmR/xyrFViHfQzuSjfxWsbo6hUA
 m4nzHZI903p8MSazLzUAOCMYvUE1Ap76L+pKeQ7qh9h/gZnIc8hvRqq6JBp4iP+5wozr
 bgUpVt9P7yTLrPeXexDjtKLZcczhHZjHjAetc3hB51hnl/lsLtvGZgroGrJPIaVECj2h
 DST4S8cTzSfZsUlqJtLeDpQluw7JGRaGL4ySAZdXinLexj1idUa8y7KQ5LJYjOWmyn5M
 do/OuNCdPaLZ25cxSMrtf+NBatgZ/NKadKBGU8V8AEO5HDZslx/xMV+xIUI3NLEckV/M
 O0Tw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1776709151; x=1777313951;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=fUhuWDIueHDOmZUOGkSQ3o+4DGa8DTvlk/gUMio5LIM=;
 b=N1GaqFfejVHn6ZlTyY2EI1glASVwjKrow6f1bxuKz7xlllO/qtVV4rGJc1ZoO5/b4/
 lzWOtp6oLIxrxiiJUdyjektuBdPrgEzpNvRM0wW/qILvSkYHvxqGF9WmKQ3fMtLUNOwX
 2n8/2FZxsmE/lLyobritRiDuqtf2SsLthHVWKQ5lUYtqKWwoWlo3K3SI+YdZnvH0WQ6y
 meEzo7jYN0lqTH0UjnvZKeFQ1nFz7Sp5clEscZLJ0omnIwt2Q4yEBmxLjA6dQAYrK6vq
 kC6+alYEXl7RogVSt69/OJWAq8ap9ZOM2/aS3OzlbsYNkYkipZsZHi+Z798WhvJtlZXh
 rctw==
X-Forwarded-Encrypted: i=1;
 AFNElJ/H2yOG0PrdtbHrzGetLc3xVQYvmZWaWQ2O5h4TFR5wlvxBLX0PcyvKjmv67cZUaE5d/tSlR17a@lists.freedesktop.org
X-Gm-Message-State: AOJu0YzCsBkP4aFb2HRu0sl5pBks2HdodjyaINXHbac1tUbiX5IBtGUS
 UdpR2AySHUlRpzgAY4uaJ2P8wIUMJY95AW2MxBpVwQOgBvz0lVkTXBDNV/JtIpuNtmZ+NSymnQI
 GLUjNw1ubj6A2qAH/kXIcPAeANPyfEbo=
X-Gm-Gg: AeBDievj/w46B70EOwNVtZrh5BuZ6tu+1bz+C0+vW9AvmWEo0b6m5OFsZ+8/Pt8NTs2
 pvJHyKDA6BCll+xnGLRv1tOd32SwVoNvqH7t+rzqXQ+pqdH4m189WXi5EC9o9RrUivUzLqnlYKo
 t/B+mc/N9YAP3VX70Cm+iZTi9J7IBDG+yba7gHK8W6VXOKsAo0/jtI5xtRAVh043/l6z6kPVqSW
 YahqIVxDflCGv8KGHcODtsx2pKa0aG0Y2YSlUsGazI1S8LoAV3mHWbC5zqXM2DPVJabr/sqdZQP
 4ozbmEQ57/hj8Kxmikj3uyJX4QMWaIj+7NJDM8DKqiVhVzbm5Al+MVUEYnHQecf48aoNmar0C49
 bZfIs
X-Received: by 2002:a05:7022:b94:b0:12c:888b:aa92 with SMTP id
 a92af1059eb24-12c888baed5mr1468132c88.1.1776709150559; Mon, 20 Apr 2026
 11:19:10 -0700 (PDT)
MIME-Version: 1.0
References: <20260420032858.10286-1-giovannauchoa@usp.br>
In-Reply-To: <20260420032858.10286-1-giovannauchoa@usp.br>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Mon, 20 Apr 2026 14:18:58 -0400
X-Gm-Features: AQROBzAvcxyrnRf8OWlITOMNY1-J0XR4u4JTJ0fGQZu6ZgvamyeYhJ-Rc25--HE
Message-ID: <CADnq5_P2+OqDtmhwOAuM9QsOFi8D45QA+=XOCqJ1vbMbjVQJCg@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/amdgpu: consolidate SDMA trap IRQ handler
To: Giovanna Uchoa <giovannauchoa@usp.br>
Cc: alexander.deucher@amd.com, christian.koenig@amd.com, airlied@gmail.com, 
 simona@ffwll.ch, amd-gfx@lists.freedesktop.org, 
 dri-devel@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[google.com:s=arc-20240605:i=1];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:giovannauchoa@usp.br,m:alexander.deucher@amd.com,m:christian.koenig@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:dri-devel@lists.freedesktop.org,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[3];
	FORGED_SENDER(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FREEMAIL_CC(0.00)[amd.com,gmail.com,ffwll.ch,lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-1.000];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FREEMAIL_FROM(0.00)[gmail.com];
	RCPT_COUNT_SEVEN(0.00)[7];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TAGGED_RCPT(0.00)[amd-gfx];
	DBL_BLOCKED_OPENRESOLVER(0.00)[usp.br:email,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,mail.gmail.com:mid]
X-Rspamd-Queue-Id: 49F34432AF2
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Applied.  Thanks!

Alex

On Mon, Apr 20, 2026 at 9:09=E2=80=AFAM Giovanna Uchoa <giovannauchoa@usp.b=
r> wrote:
>
> Move the amdgpu_sdma_process_trap_irq handler from version-specific
> implementations (cik_sdma, sdma_v2_4, sdma_v3_0) to the common SDMA
> module (amdgpu_sdma). This eliminates code duplication and centralizes
> the trap interrupt handling logic, which is identical across all SDMA
> versions.
>
> Update the trap_irq_funcs in each version-specific module to reference
> the common handler implementation.
>
> Signed-off-by: Giovanna Uchoa <giovannauchoa@usp.br>
> ---
>  drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c | 41 ++++++++++++++++++++++
>  drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h |  3 ++
>  drivers/gpu/drm/amd/amdgpu/cik_sdma.c    | 43 +-----------------------
>  drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c   | 42 +----------------------
>  drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c   | 42 +----------------------
>  5 files changed, 47 insertions(+), 124 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c b/drivers/gpu/drm/a=
md/amdgpu/amdgpu_sdma.c
> index 321310ba2..4f15334ce 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.c
> @@ -147,6 +147,47 @@ int amdgpu_sdma_process_ecc_irq(struct amdgpu_device=
 *adev,
>         return 0;
>  }
>
> +int amdgpu_sdma_process_trap_irq(struct amdgpu_device *adev,
> +                                    struct amdgpu_irq_src *source,
> +                                    struct amdgpu_iv_entry *entry)
> +{
> +       u8 instance_id, queue_id;
> +
> +       instance_id =3D (entry->ring_id & 0x3) >> 0;
> +       queue_id =3D (entry->ring_id & 0xc) >> 2;
> +       DRM_DEBUG("IH: SDMA trap\n");
> +       switch (instance_id) {
> +       case 0:
> +               switch (queue_id) {
> +               case 0:
> +                       amdgpu_fence_process(&adev->sdma.instance[0].ring=
);
> +                       break;
> +               case 1:
> +                       /* XXX compute */
> +                       break;
> +               case 2:
> +                       /* XXX compute */
> +                       break;
> +               }
> +               break;
> +       case 1:
> +               switch (queue_id) {
> +               case 0:
> +                       amdgpu_fence_process(&adev->sdma.instance[1].ring=
);
> +                       break;
> +               case 1:
> +                       /* XXX compute */
> +                       break;
> +               case 2:
> +                       /* XXX compute */
> +                       break;
> +               }
> +               break;
> +       }
> +
> +       return 0;
> +}
> +
>  static int amdgpu_sdma_init_inst_ctx(struct amdgpu_sdma_instance *sdma_i=
nst)
>  {
>         uint16_t version_major;
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h b/drivers/gpu/drm/a=
md/amdgpu/amdgpu_sdma.h
> index 2bf365609..ca4fd94ac 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_sdma.h
> @@ -203,6 +203,9 @@ int amdgpu_sdma_process_ras_data_cb(struct amdgpu_dev=
ice *adev,
>  int amdgpu_sdma_process_ecc_irq(struct amdgpu_device *adev,
>                                       struct amdgpu_irq_src *source,
>                                       struct amdgpu_iv_entry *entry);
> +int amdgpu_sdma_process_trap_irq(struct amdgpu_device *adev,
> +                                    struct amdgpu_irq_src *source,
> +                                    struct amdgpu_iv_entry *entry);
>  int amdgpu_sdma_init_microcode(struct amdgpu_device *adev, u32 instance,
>                                bool duplicate);
>  void amdgpu_sdma_destroy_inst_ctx(struct amdgpu_device *adev,
> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c b/drivers/gpu/drm/amd/=
amdgpu/cik_sdma.c
> index 120da838a..1bf1af633 100644
> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> @@ -1141,47 +1141,6 @@ static int cik_sdma_set_trap_irq_state(struct amdg=
pu_device *adev,
>         return 0;
>  }
>
> -static int cik_sdma_process_trap_irq(struct amdgpu_device *adev,
> -                                    struct amdgpu_irq_src *source,
> -                                    struct amdgpu_iv_entry *entry)
> -{
> -       u8 instance_id, queue_id;
> -
> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> -       DRM_DEBUG("IH: SDMA trap\n");
> -       switch (instance_id) {
> -       case 0:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[0].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       case 1:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[1].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       }
> -
> -       return 0;
> -}
> -
>  static int cik_sdma_process_illegal_inst_irq(struct amdgpu_device *adev,
>                                              struct amdgpu_irq_src *sourc=
e,
>                                              struct amdgpu_iv_entry *entr=
y)
> @@ -1270,7 +1229,7 @@ static void cik_sdma_set_ring_funcs(struct amdgpu_d=
evice *adev)
>
>  static const struct amdgpu_irq_src_funcs cik_sdma_trap_irq_funcs =3D {
>         .set =3D cik_sdma_set_trap_irq_state,
> -       .process =3D cik_sdma_process_trap_irq,
> +       .process =3D amdgpu_sdma_process_trap_irq,
>  };
>
>  static const struct amdgpu_irq_src_funcs cik_sdma_illegal_inst_irq_funcs=
 =3D {
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c b/drivers/gpu/drm/amd=
/amdgpu/sdma_v2_4.c
> index 93ec52c1f..545077897 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> @@ -1035,46 +1035,6 @@ static int sdma_v2_4_set_trap_irq_state(struct amd=
gpu_device *adev,
>         return 0;
>  }
>
> -static int sdma_v2_4_process_trap_irq(struct amdgpu_device *adev,
> -                                     struct amdgpu_irq_src *source,
> -                                     struct amdgpu_iv_entry *entry)
> -{
> -       u8 instance_id, queue_id;
> -
> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> -       DRM_DEBUG("IH: SDMA trap\n");
> -       switch (instance_id) {
> -       case 0:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[0].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       case 1:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[1].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       }
> -       return 0;
> -}
> -
>  static int sdma_v2_4_process_illegal_inst_irq(struct amdgpu_device *adev=
,
>                                               struct amdgpu_irq_src *sour=
ce,
>                                               struct amdgpu_iv_entry *ent=
ry)
> @@ -1159,7 +1119,7 @@ static void sdma_v2_4_set_ring_funcs(struct amdgpu_=
device *adev)
>
>  static const struct amdgpu_irq_src_funcs sdma_v2_4_trap_irq_funcs =3D {
>         .set =3D sdma_v2_4_set_trap_irq_state,
> -       .process =3D sdma_v2_4_process_trap_irq,
> +       .process =3D amdgpu_sdma_process_trap_irq,
>  };
>
>  static const struct amdgpu_irq_src_funcs sdma_v2_4_illegal_inst_irq_func=
s =3D {
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c b/drivers/gpu/drm/amd=
/amdgpu/sdma_v3_0.c
> index 3fde9be74..b3eab4e11 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> @@ -1373,46 +1373,6 @@ static int sdma_v3_0_set_trap_irq_state(struct amd=
gpu_device *adev,
>         return 0;
>  }
>
> -static int sdma_v3_0_process_trap_irq(struct amdgpu_device *adev,
> -                                     struct amdgpu_irq_src *source,
> -                                     struct amdgpu_iv_entry *entry)
> -{
> -       u8 instance_id, queue_id;
> -
> -       instance_id =3D (entry->ring_id & 0x3) >> 0;
> -       queue_id =3D (entry->ring_id & 0xc) >> 2;
> -       DRM_DEBUG("IH: SDMA trap\n");
> -       switch (instance_id) {
> -       case 0:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[0].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       case 1:
> -               switch (queue_id) {
> -               case 0:
> -                       amdgpu_fence_process(&adev->sdma.instance[1].ring=
);
> -                       break;
> -               case 1:
> -                       /* XXX compute */
> -                       break;
> -               case 2:
> -                       /* XXX compute */
> -                       break;
> -               }
> -               break;
> -       }
> -       return 0;
> -}
> -
>  static int sdma_v3_0_process_illegal_inst_irq(struct amdgpu_device *adev=
,
>                                               struct amdgpu_irq_src *sour=
ce,
>                                               struct amdgpu_iv_entry *ent=
ry)
> @@ -1601,7 +1561,7 @@ static void sdma_v3_0_set_ring_funcs(struct amdgpu_=
device *adev)
>
>  static const struct amdgpu_irq_src_funcs sdma_v3_0_trap_irq_funcs =3D {
>         .set =3D sdma_v3_0_set_trap_irq_state,
> -       .process =3D sdma_v3_0_process_trap_irq,
> +       .process =3D amdgpu_sdma_process_trap_irq,
>  };
>
>  static const struct amdgpu_irq_src_funcs sdma_v3_0_illegal_inst_irq_func=
s =3D {
> --
> 2.53.0
>
