{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647033557464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647033557476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 16:19:17 2022 " "Processing started: Fri Mar 11 16:19:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647033557476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033557476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033557476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647033558211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647033558211 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1647033570017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_logic " "Found design unit 1: mux-mux_logic" {  } { { "mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-compare " "Found design unit 1: Compx1-compare" {  } { { "Compx1.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Compx1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "Tester.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/HVAC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570026 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/HVAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570026 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Comx4.vhd " "Can't analyze file -- file Comx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647033570034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570037 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570039 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/SevenSegment.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570043 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/SevenSegment.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-compare4 " "Found design unit 1: Compx4-compare4" {  } { { "Compx4.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Compx4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-invert " "Found design unit 1: inverter-invert" {  } { { "inverter.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/inverter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570049 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file energy_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_monitor-control " "Found design unit 1: Energy_monitor-control" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Energy_monitor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_monitor " "Found entity 1: Energy_monitor" {  } { { "Energy_monitor.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Energy_monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647033570052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033570052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647033570114 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HVAC_temp LogicalStep_Lab3_top.vhd(11) " "VHDL Signal Declaration warning at LogicalStep_Lab3_top.vhd(11): used implicit default value for signal \"HVAC_temp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647033570116 "|LogicalStep_Lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter inverter:instinverter " "Elaborating entity \"inverter\" for hierarchy \"inverter:instinverter\"" {  } { { "LogicalStep_Lab3_top.vhd" "instinverter" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:instmux " "Elaborating entity \"mux\" for hierarchy \"mux:instmux\"" {  } { { "LogicalStep_Lab3_top.vhd" "instmux" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:instHVAC " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:instHVAC\"" {  } { { "LogicalStep_Lab3_top.vhd" "instHVAC" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HVAC.vhd(48) " "VHDL Process Statement warning at HVAC.vhd(48): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/HVAC.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570121 "|LogicalStep_Lab3_top|HVAC:instHVAC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz HVAC.vhd(50) " "VHDL Process Statement warning at HVAC.vhd(50): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/HVAC.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570121 "|LogicalStep_Lab3_top|HVAC:instHVAC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run_n HVAC.vhd(61) " "VHDL Process Statement warning at HVAC.vhd(61): signal \"run_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/HVAC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570121 "|LogicalStep_Lab3_top|HVAC:instHVAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:instCompx4 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:instCompx4\"" {  } { { "LogicalStep_Lab3_top.vhd" "instCompx4" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:instCompx4\|Compx1:A_3 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:instCompx4\|Compx1:A_3\"" {  } { { "Compx4.vhd" "A_3" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Compx4.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_monitor Energy_monitor:instEM " "Elaborating entity \"Energy_monitor\" for hierarchy \"Energy_monitor:instEM\"" {  } { { "LogicalStep_Lab3_top.vhd" "instEM" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:insttester " "Elaborating entity \"Tester\" for hierarchy \"Tester:insttester\"" {  } { { "LogicalStep_Lab3_top.vhd" "insttester" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EQ_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"EQ_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570130 "|LogicalStep_Lab3_top|Tester:insttester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"GT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570130 "|LogicalStep_Lab3_top|Tester:insttester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"LT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647033570130 "|LogicalStep_Lab3_top|Tester:insttester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:inst1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:inst1\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst1" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:inst3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:inst3\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst3" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033570133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HVAC_temp\[0\] GND " "Pin \"HVAC_temp\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647033570854 "|LogicalStep_Lab3_top|HVAC_temp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HVAC_temp\[1\] GND " "Pin \"HVAC_temp\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647033570854 "|LogicalStep_Lab3_top|HVAC_temp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HVAC_temp\[2\] GND " "Pin \"HVAC_temp\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647033570854 "|LogicalStep_Lab3_top|HVAC_temp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HVAC_temp\[3\] GND " "Pin \"HVAC_temp\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab3/LogicalStep_Lab3_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647033570854 "|LogicalStep_Lab3_top|HVAC_temp[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647033570854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647033570943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647033571718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647033571718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647033571781 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647033571781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647033571781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647033571781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647033571805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 16:19:31 2022 " "Processing ended: Fri Mar 11 16:19:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647033571805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647033571805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647033571805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647033571805 ""}
