package yarc.elements

import chisel3._

class ROM extends Module {
  val io = IO(new Bundle {
    val address = Input(UInt(32.W))
    val data = Output(UInt(32.W))
  })

  val rom = VecInit((
    "01000117\n1FF10113\n038000EF\n0000006F\nFE010113\n00812E23\n02010413\nFEA42623\nFE000797\nFE078793\nFEC42703\n00E7A023\n00000013\n01C12403\n02010113\n00008067\nFE010113\n00112E23\n00812C23\n02010413\n00000013\nFD000797\nFAC78793\n0007A783\n0017F793\nFE0788E3\nFD000797\nF9878793\n0007A023\nFD000797\nF8C78793\n0007A023\nFD000797\nF8078793\n0047A783\nFEF42623\nFEC42503\nF7DFF0EF\nFEC42783\n03078713\nFD000797\nF6078793\n00E7A423\nFD000797\nF5478793\n00200713\n00E7A023\n00000013\nFD000797\nF4078793\n0007A783\n0027F793\nFE0798E3\nF7DFF06F"
  ).split("\n").map(d => ("h" + d).U(32.W)))

  io.data := rom(io.address(31, 2))
}
