
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
LastA2stZero_reg/next_state
LastA2stZero_reg/synch_enable
calvn/SumXinReg_reg_0_/next_state
calvn/SumXinReg_reg_0_/synch_enable
calvn/SumXinReg_reg_1_/next_state
calvn/SumXinReg_reg_1_/synch_enable
calvn/SumXinReg_reg_2_/next_state
calvn/SumXinReg_reg_2_/synch_enable
calvn/SumXinReg_reg_3_/next_state
calvn/SumXinReg_reg_3_/synch_enable
calvn/SumXinReg_reg_4_/next_state
calvn/SumXinReg_reg_4_/synch_enable
calvn/SumXinReg_reg_5_/next_state
calvn/SumXinReg_reg_5_/synch_enable
calvn/SumXinReg_reg_6_/next_state
calvn/SumXinReg_reg_6_/synch_enable
calvn/SumXinReg_reg_7_/next_state
calvn/SumXinReg_reg_7_/synch_enable
calvn/SumXinReg_reg_8_/next_state
calvn/SumXinReg_reg_8_/synch_enable
calvn/SumXinReg_reg_9_/next_state
calvn/SumXinReg_reg_9_/synch_enable
calvn/SumXinReg_reg_10_/next_state
calvn/SumXinReg_reg_10_/synch_enable
calvn/VnReg_0_reg_0_/next_state
calvn/VnReg_0_reg_0_/synch_enable
calvn/VnReg_0_reg_1_/next_state
calvn/VnReg_0_reg_1_/synch_enable
calvn/VnReg_0_reg_2_/next_state
calvn/VnReg_0_reg_2_/synch_enable
calvn/VnReg_0_reg_3_/next_state
calvn/VnReg_0_reg_3_/synch_enable
calvn/VnReg_0_reg_4_/next_state
calvn/VnReg_0_reg_4_/synch_enable
calvn/VnReg_0_reg_5_/next_state
calvn/VnReg_0_reg_5_/synch_enable
calvn/VnReg_0_reg_6_/next_state
calvn/VnReg_0_reg_6_/synch_enable
calvn/VnReg_0_reg_7_/next_state
calvn/VnReg_0_reg_7_/synch_enable
calvn/VnReg_1_reg_0_/next_state
calvn/VnReg_1_reg_0_/synch_enable
calvn/VnReg_1_reg_1_/next_state
calvn/VnReg_1_reg_1_/synch_enable
calvn/VnReg_1_reg_2_/next_state
calvn/VnReg_1_reg_2_/synch_enable
calvn/VnReg_1_reg_3_/next_state
calvn/VnReg_1_reg_3_/synch_enable
calvn/VnReg_1_reg_4_/next_state
calvn/VnReg_1_reg_4_/synch_enable
calvn/VnReg_1_reg_5_/next_state
calvn/VnReg_1_reg_5_/synch_enable
calvn/VnReg_1_reg_6_/next_state
calvn/VnReg_1_reg_6_/synch_enable
calvn/VnReg_1_reg_7_/next_state
calvn/VnReg_1_reg_7_/synch_enable
calvn/VnReg_2_reg_0_/next_state
calvn/VnReg_2_reg_0_/synch_enable
calvn/VnReg_2_reg_1_/next_state
calvn/VnReg_2_reg_1_/synch_enable
calvn/VnReg_2_reg_2_/next_state
calvn/VnReg_2_reg_2_/synch_enable
calvn/VnReg_2_reg_3_/next_state
calvn/VnReg_2_reg_3_/synch_enable
calvn/VnReg_2_reg_4_/next_state
calvn/VnReg_2_reg_4_/synch_enable
calvn/VnReg_2_reg_5_/next_state
calvn/VnReg_2_reg_5_/synch_enable
calvn/VnReg_2_reg_6_/next_state
calvn/VnReg_2_reg_6_/synch_enable
calvn/VnReg_2_reg_7_/next_state
calvn/VnReg_2_reg_7_/synch_enable
calvn/VnReg_3_reg_0_/next_state
calvn/VnReg_3_reg_0_/synch_enable
calvn/VnReg_3_reg_1_/next_state
calvn/VnReg_3_reg_1_/synch_enable
calvn/VnReg_3_reg_2_/next_state
calvn/VnReg_3_reg_2_/synch_enable
calvn/VnReg_3_reg_3_/next_state
calvn/VnReg_3_reg_3_/synch_enable
calvn/VnReg_3_reg_4_/next_state
calvn/VnReg_3_reg_4_/synch_enable
calvn/VnReg_3_reg_5_/next_state
calvn/VnReg_3_reg_5_/synch_enable
calvn/VnReg_3_reg_6_/next_state
calvn/VnReg_3_reg_6_/synch_enable
calvn/VnReg_3_reg_7_/next_state
calvn/VnReg_3_reg_7_/synch_enable
calvn/VnReg_4_reg_0_/next_state
calvn/VnReg_4_reg_0_/synch_enable
calvn/VnReg_4_reg_1_/next_state
calvn/VnReg_4_reg_1_/synch_enable
calvn/VnReg_4_reg_2_/next_state
calvn/VnReg_4_reg_2_/synch_enable
calvn/VnReg_4_reg_3_/next_state
calvn/VnReg_4_reg_3_/synch_enable
calvn/VnReg_4_reg_4_/next_state
calvn/VnReg_4_reg_4_/synch_enable
calvn/VnReg_4_reg_5_/next_state
calvn/VnReg_4_reg_5_/synch_enable
calvn/VnReg_4_reg_6_/next_state
calvn/VnReg_4_reg_6_/synch_enable
calvn/VnReg_4_reg_7_/next_state
calvn/VnReg_4_reg_7_/synch_enable
calvn/VnReg_5_reg_0_/next_state
calvn/VnReg_5_reg_0_/synch_enable
calvn/VnReg_5_reg_1_/next_state
calvn/VnReg_5_reg_1_/synch_enable
calvn/VnReg_5_reg_2_/next_state
calvn/VnReg_5_reg_2_/synch_enable
calvn/VnReg_5_reg_3_/next_state
calvn/VnReg_5_reg_3_/synch_enable
calvn/VnReg_5_reg_4_/next_state
calvn/VnReg_5_reg_4_/synch_enable
calvn/VnReg_5_reg_5_/next_state
calvn/VnReg_5_reg_5_/synch_enable
calvn/VnReg_5_reg_6_/next_state
calvn/VnReg_5_reg_6_/synch_enable
calvn/VnReg_5_reg_7_/next_state
calvn/VnReg_5_reg_7_/synch_enable
calvn/VnReg_6_reg_0_/next_state
calvn/VnReg_6_reg_0_/synch_enable
calvn/VnReg_6_reg_1_/next_state
calvn/VnReg_6_reg_1_/synch_enable
calvn/VnReg_6_reg_2_/next_state
calvn/VnReg_6_reg_2_/synch_enable
calvn/VnReg_6_reg_3_/next_state
calvn/VnReg_6_reg_3_/synch_enable
calvn/VnReg_6_reg_4_/next_state
calvn/VnReg_6_reg_4_/synch_enable
calvn/VnReg_6_reg_5_/next_state
calvn/VnReg_6_reg_5_/synch_enable
calvn/VnReg_6_reg_6_/next_state
calvn/VnReg_6_reg_6_/synch_enable
calvn/VnReg_6_reg_7_/next_state
calvn/VnReg_6_reg_7_/synch_enable
calvn/VnReg_7_reg_0_/next_state
calvn/VnReg_7_reg_0_/synch_enable
calvn/VnReg_7_reg_1_/next_state
calvn/VnReg_7_reg_1_/synch_enable
calvn/VnReg_7_reg_2_/next_state
calvn/VnReg_7_reg_2_/synch_enable
calvn/VnReg_7_reg_3_/next_state
calvn/VnReg_7_reg_3_/synch_enable
calvn/VnReg_7_reg_4_/next_state
calvn/VnReg_7_reg_4_/synch_enable
calvn/VnReg_7_reg_5_/next_state
calvn/VnReg_7_reg_5_/synch_enable
calvn/VnReg_7_reg_6_/next_state
calvn/VnReg_7_reg_6_/synch_enable
calvn/VnReg_7_reg_7_/next_state
calvn/VnReg_7_reg_7_/synch_enable
calvn/in_vld_dly1_reg/next_state
calvn/in_vld_dly2_reg/next_state
cordic/cal_cnt_reg_0_/next_state
cordic/cal_cnt_reg_1_/next_state
cordic/cal_cnt_reg_2_/next_state
cordic/cal_en_reg/next_state
cordic/cal_en_reg/synch_enable
cordic/finish_reg/next_state
cordic/nozero_flg_reg/next_state
cordic/nozero_flg_reg/synch_enable
cordic/res_rg_reg_0_/next_state
cordic/res_rg_reg_0_/synch_enable
cordic/res_rg_reg_1_/next_state
cordic/res_rg_reg_1_/synch_enable
cordic/res_rg_reg_2_/next_state
cordic/res_rg_reg_2_/synch_enable
cordic/res_rg_reg_3_/next_state
cordic/res_rg_reg_3_/synch_enable
cordic/res_rg_reg_4_/next_state
cordic/res_rg_reg_4_/synch_enable
cordic/res_rg_reg_5_/next_state
cordic/res_rg_reg_5_/synch_enable
cordic/res_rg_reg_6_/next_state
cordic/res_rg_reg_6_/synch_enable
cordic/res_rg_reg_7_/next_state
cordic/res_rg_reg_7_/synch_enable
cordic/xn_reg_0_/next_state
cordic/xn_reg_0_/synch_enable
cordic/xn_reg_1_/next_state
cordic/xn_reg_1_/synch_enable
cordic/xn_reg_2_/next_state
cordic/xn_reg_2_/synch_enable
cordic/xn_reg_3_/next_state
cordic/xn_reg_3_/synch_enable
cordic/xn_reg_4_/next_state
cordic/xn_reg_4_/synch_enable
cordic/xn_reg_5_/next_state
cordic/xn_reg_5_/synch_enable
cordic/xn_reg_6_/next_state
cordic/xn_reg_6_/synch_enable
cordic/xn_reg_7_/next_state
cordic/xn_reg_7_/synch_enable
cordic/xn_reg_8_/next_state
cordic/xn_reg_8_/synch_enable
cordic/xn_reg_9_/next_state
cordic/xn_reg_9_/synch_enable
cordic/xn_reg_10_/next_state
cordic/xn_reg_10_/synch_enable
cordic/xn_reg_11_/next_state
cordic/xn_reg_11_/synch_enable
cordic/xn_reg_12_/next_state
cordic/xn_reg_12_/synch_enable
cordic/xn_reg_13_/next_state
cordic/xn_reg_13_/synch_enable
cordic/xn_reg_14_/next_state
cordic/xn_reg_14_/synch_enable
cordic/xn_reg_15_/next_state
cordic/xn_reg_15_/synch_enable
cordic/xn_reg_16_/next_state
cordic/xn_reg_16_/synch_enable
cordic/xn_reg_17_/next_state
cordic/xn_reg_17_/synch_enable
cordic/xn_reg_18_/next_state
cordic/xn_reg_18_/synch_enable
cordic/xn_reg_19_/next_state
cordic/xn_reg_19_/synch_enable
cordic/xn_reg_20_/next_state
cordic/xn_reg_20_/synch_enable
cordic/xn_reg_21_/next_state
cordic/xn_reg_21_/synch_enable
cordic/yn_reg_0_/next_state
cordic/yn_reg_0_/synch_enable
cordic/yn_reg_1_/next_state
cordic/yn_reg_1_/synch_enable
cordic/yn_reg_2_/next_state
cordic/yn_reg_2_/synch_enable
cordic/yn_reg_3_/next_state
cordic/yn_reg_3_/synch_enable
cordic/yn_reg_4_/next_state
cordic/yn_reg_4_/synch_enable
cordic/yn_reg_5_/next_state
cordic/yn_reg_5_/synch_enable
cordic/yn_reg_6_/next_state
cordic/yn_reg_6_/synch_enable
cordic/yn_reg_7_/next_state
cordic/yn_reg_7_/synch_enable
cordic/yn_reg_8_/next_state
cordic/yn_reg_8_/synch_enable
cordic/yn_reg_9_/next_state
cordic/yn_reg_9_/synch_enable
cordic/yn_reg_10_/next_state
cordic/yn_reg_10_/synch_enable
cordic/yn_reg_11_/next_state
cordic/yn_reg_11_/synch_enable
cordic/yn_reg_12_/next_state
cordic/yn_reg_12_/synch_enable
cordic/yn_reg_13_/next_state
cordic/yn_reg_13_/synch_enable
cordic/yn_reg_14_/next_state
cordic/yn_reg_14_/synch_enable
cordic/yn_reg_15_/next_state
cordic/yn_reg_15_/synch_enable
cordic/yn_reg_16_/next_state
cordic/yn_reg_16_/synch_enable
cordic/yn_reg_17_/next_state
cordic/yn_reg_17_/synch_enable
cordic/yn_reg_18_/next_state
cordic/yn_reg_18_/synch_enable
cordic/yn_reg_19_/next_state
cordic/yn_reg_19_/synch_enable
cordic/yn_reg_20_/next_state
cordic/yn_reg_20_/synch_enable
cordic/yn_reg_21_/next_state
cordic/yn_reg_21_/synch_enable
dot/finish_reg/next_state
dot/mac_cnt_reg_0_/next_state
dot/mac_cnt_reg_1_/next_state
dot/mac_cnt_reg_2_/next_state
dot/mac_en_reg/next_state
dot/mac_en_reg/synch_enable
dot/psum1_reg_0_/next_state
dot/psum1_reg_0_/synch_enable
dot/psum1_reg_1_/next_state
dot/psum1_reg_1_/synch_enable
dot/psum1_reg_2_/next_state
dot/psum1_reg_2_/synch_enable
dot/psum1_reg_3_/next_state
dot/psum1_reg_3_/synch_enable
dot/psum1_reg_4_/next_state
dot/psum1_reg_4_/synch_enable
dot/psum1_reg_5_/next_state
dot/psum1_reg_5_/synch_enable
dot/psum1_reg_6_/next_state
dot/psum1_reg_6_/synch_enable
dot/psum1_reg_7_/next_state
dot/psum1_reg_7_/synch_enable
dot/psum1_reg_8_/next_state
dot/psum1_reg_8_/synch_enable
dot/psum1_reg_9_/next_state
dot/psum1_reg_9_/synch_enable
dot/psum1_reg_10_/next_state
dot/psum1_reg_10_/synch_enable
dot/psum1_reg_11_/next_state
dot/psum1_reg_11_/synch_enable
dot/psum1_reg_12_/next_state
dot/psum1_reg_12_/synch_enable
dot/psum1_reg_13_/next_state
dot/psum1_reg_13_/synch_enable
dot/psum1_reg_14_/next_state
dot/psum1_reg_14_/synch_enable
dot/psum1_reg_15_/next_state
dot/psum1_reg_15_/synch_enable
dot/psum1_reg_16_/next_state
dot/psum1_reg_16_/synch_enable
dot/psum1_reg_17_/next_state
dot/psum1_reg_17_/synch_enable
dot/psum1_reg_18_/next_state
dot/psum1_reg_18_/synch_enable
dot/psum2_reg_0_/next_state
dot/psum2_reg_0_/synch_enable
dot/psum2_reg_1_/next_state
dot/psum2_reg_1_/synch_enable
dot/psum2_reg_2_/next_state
dot/psum2_reg_2_/synch_enable
dot/psum2_reg_3_/next_state
dot/psum2_reg_3_/synch_enable
dot/psum2_reg_4_/next_state
dot/psum2_reg_4_/synch_enable
dot/psum2_reg_5_/next_state
dot/psum2_reg_5_/synch_enable
dot/psum2_reg_6_/next_state
dot/psum2_reg_6_/synch_enable
dot/psum2_reg_7_/next_state
dot/psum2_reg_7_/synch_enable
dot/psum2_reg_8_/next_state
dot/psum2_reg_8_/synch_enable
dot/psum2_reg_9_/next_state
dot/psum2_reg_9_/synch_enable
dot/psum2_reg_10_/next_state
dot/psum2_reg_10_/synch_enable
dot/psum2_reg_11_/next_state
dot/psum2_reg_11_/synch_enable
dot/psum2_reg_12_/next_state
dot/psum2_reg_12_/synch_enable
dot/psum2_reg_13_/next_state
dot/psum2_reg_13_/synch_enable
dot/psum2_reg_14_/next_state
dot/psum2_reg_14_/synch_enable
dot/psum2_reg_15_/next_state
dot/psum2_reg_15_/synch_enable
dot/psum2_reg_16_/next_state
dot/psum2_reg_16_/synch_enable
dot/psum2_reg_17_/next_state
dot/psum2_reg_17_/synch_enable
dot/psum2_reg_18_/next_state
dot/psum2_reg_18_/synch_enable
ph_last_reg_0_/next_state
ph_last_reg_0_/synch_enable
ph_last_reg_1_/next_state
ph_last_reg_1_/synch_enable
ph_last_reg_2_/next_state
ph_last_reg_2_/synch_enable
ph_last_reg_3_/next_state
ph_last_reg_3_/synch_enable
ph_last_reg_4_/next_state
ph_last_reg_4_/synch_enable
ph_last_reg_5_/next_state
ph_last_reg_5_/synch_enable
ph_last_reg_6_/next_state
ph_last_reg_6_/synch_enable
ph_last_reg_7_/next_state
ph_last_reg_7_/synch_enable
ph_now_reg_0_/next_state
ph_now_reg_0_/synch_enable
ph_now_reg_1_/next_state
ph_now_reg_1_/synch_enable
ph_now_reg_2_/next_state
ph_now_reg_2_/synch_enable
ph_now_reg_3_/next_state
ph_now_reg_3_/synch_enable
ph_now_reg_4_/next_state
ph_now_reg_4_/synch_enable
ph_now_reg_5_/next_state
ph_now_reg_5_/synch_enable
ph_now_reg_6_/next_state
ph_now_reg_6_/synch_enable
ph_now_reg_7_/next_state
ph_now_reg_7_/synch_enable
ph_vld_dly1_reg/next_state
res[0]
res[1]
res[2]
res[3]
res[4]
res[5]
res[6]
res[7]
res[8]
res[9]
res_last_reg_0_/next_state
res_last_reg_0_/synch_enable
res_last_reg_1_/next_state
res_last_reg_1_/synch_enable
res_last_reg_2_/next_state
res_last_reg_2_/synch_enable
res_last_reg_3_/next_state
res_last_reg_3_/synch_enable
res_last_reg_4_/next_state
res_last_reg_4_/synch_enable
res_last_reg_5_/next_state
res_last_reg_5_/synch_enable
res_last_reg_6_/next_state
res_last_reg_6_/synch_enable
res_last_reg_7_/next_state
res_last_reg_7_/synch_enable
res_last_reg_8_/next_state
res_last_reg_8_/synch_enable
res_last_reg_9_/next_state
res_last_reg_9_/synch_enable
res_last_vld_reg/next_state
res_vld

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
