//
// Generated by Bluespec Compiler, version 2021.07-1-gaf77efcd (build af77efcd)
//
// On Thu Dec  9 08:47:46 IST 2021
//
//
// Ports:
// Name                         I/O  size props
// rx_meta_from_stage2_deq_ena    O     1
// rx_mtval_from_stage2_deq_ena   O     1
// tx_common_to_stage4_enq_ena    O     1
// tx_common_to_stage4_enq_data   O    71
// tx_type_to_stage4_enq_ena      O     1
// tx_type_to_stage4_enq_data     O    83
// tx_inst_enq_ena                O     1
// tx_inst_enq_data_fst           O    64
// tx_inst_enq_data_snd           O    32
// rx_inst_deq_ena                O     1
// flush_from_exe_fst             O     1
// flush_from_exe_snd             O    64
// memory_request_get             O   143
// RDY_memory_request_get         O     1
// RDY_next_pc                    O     1 const
// mv_train_bpu                   O   145 reg
// RDY_mv_train_bpu               O     1 reg
// mv_mispredict_fst              O     1 reg
// RDY_mv_mispredict_fst          O     1 reg
// mv_mispredict_snd              O    11 reg
// RDY_mv_mispredict_snd          O     1 reg
// mv_count_floats                O     1
// RDY_mv_count_floats            O     1 const
// mv_count_muldiv                O     1
// RDY_mv_count_muldiv            O     1 const
// mv_count_jumps                 O     1
// RDY_mv_count_jumps             O     1 const
// mv_count_branches              O     1
// RDY_mv_count_branches          O     1 const
// mv_count_rawstalls             O     1
// RDY_mv_count_rawstalls         O     1 const
// mv_count_exestalls             O     1
// RDY_mv_count_exestalls         O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// rx_meta_from_stage2_notEmpty_b  I     1 unused
// rx_meta_from_stage2_first_deq_rdy_b  I     1
// rx_meta_from_stage2_first_x    I   103
// rx_mtval_from_stage2_notEmpty_b  I     1 unused
// rx_mtval_from_stage2_first_deq_rdy_b  I     1
// rx_mtval_from_stage2_first_x   I    64
// ma_op1_i                       I    71
// ma_op2_i                       I    72
// ma_op3_i                       I    70
// tx_common_to_stage4_notFull_b  I     1 unused
// tx_common_to_stage4_enq_rdy_b  I     1
// tx_type_to_stage4_notFull_b    I     1 unused
// tx_type_to_stage4_enq_rdy_b    I     1
// tx_inst_notFull_b              I     1 unused
// tx_inst_enq_rdy_b              I     1
// rx_inst_notEmpty_b             I     1 unused
// rx_inst_first_deq_rdy_b        I     1
// rx_inst_first_x                I    32
// cache_is_available_avail       I     1
// csr_misa_c_m                   I     1
// storebuffer_empty_e            I     1 unused
// fwd_from_pipe3_fwd             I    72
// fwd_from_pipe4_first_fwd       I    72
// next_pc_npc                    I    64
// EN_ma_op1                      I     1
// EN_ma_op2                      I     1
// EN_ma_op3                      I     1
// EN_update_wEpoch               I     1
// EN_next_pc                     I     1
// EN_memory_request_get          I     1 unused
//
// Combinational paths from inputs to outputs:
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_meta_from_stage2_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_mtval_from_stage2_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_common_to_stage4_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_common_to_stage4_enq_data
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_type_to_stage4_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    rx_mtval_from_stage2_first_x,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_type_to_stage4_enq_data
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    rx_inst_first_x,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_data_fst
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    rx_inst_first_x,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> tx_inst_enq_data_snd
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> rx_inst_deq_ena
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> flush_from_exe_fst
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> flush_from_exe_snd
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> RDY_memory_request_get
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_floats
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_muldiv
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_jumps
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    csr_misa_c_m,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    next_pc_npc,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3,
//    EN_next_pc) -> mv_count_branches
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> mv_count_rawstalls
//   (rx_meta_from_stage2_first_deq_rdy_b,
//    rx_meta_from_stage2_first_x,
//    rx_mtval_from_stage2_first_deq_rdy_b,
//    ma_op1_i,
//    ma_op2_i,
//    ma_op3_i,
//    tx_common_to_stage4_enq_rdy_b,
//    tx_type_to_stage4_enq_rdy_b,
//    tx_inst_enq_rdy_b,
//    rx_inst_first_deq_rdy_b,
//    cache_is_available_avail,
//    fwd_from_pipe3_fwd,
//    fwd_from_pipe4_first_fwd,
//    EN_ma_op1,
//    EN_ma_op2,
//    EN_ma_op3) -> memory_request_get
//   tx_type_to_stage4_enq_rdy_b -> mv_count_exestalls
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkstage3(CLK,
		RST_N,

		rx_meta_from_stage2_notEmpty_b,

		rx_meta_from_stage2_first_deq_rdy_b,

		rx_meta_from_stage2_first_x,

		rx_meta_from_stage2_deq_ena,

		rx_mtval_from_stage2_notEmpty_b,

		rx_mtval_from_stage2_first_deq_rdy_b,

		rx_mtval_from_stage2_first_x,

		rx_mtval_from_stage2_deq_ena,

		ma_op1_i,
		EN_ma_op1,

		ma_op2_i,
		EN_ma_op2,

		ma_op3_i,
		EN_ma_op3,

		tx_common_to_stage4_notFull_b,

		tx_common_to_stage4_enq_rdy_b,

		tx_common_to_stage4_enq_ena,

		tx_common_to_stage4_enq_data,

		tx_type_to_stage4_notFull_b,

		tx_type_to_stage4_enq_rdy_b,

		tx_type_to_stage4_enq_ena,

		tx_type_to_stage4_enq_data,

		tx_inst_notFull_b,

		tx_inst_enq_rdy_b,

		tx_inst_enq_ena,

		tx_inst_enq_data_fst,

		tx_inst_enq_data_snd,

		rx_inst_notEmpty_b,

		rx_inst_first_deq_rdy_b,

		rx_inst_first_x,

		rx_inst_deq_ena,

		EN_update_wEpoch,

		flush_from_exe_fst,

		flush_from_exe_snd,

		EN_memory_request_get,
		memory_request_get,
		RDY_memory_request_get,

		cache_is_available_avail,

		csr_misa_c_m,

		storebuffer_empty_e,

		fwd_from_pipe3_fwd,

		fwd_from_pipe4_first_fwd,

		next_pc_npc,
		EN_next_pc,
		RDY_next_pc,

		mv_train_bpu,
		RDY_mv_train_bpu,

		mv_mispredict_fst,
		RDY_mv_mispredict_fst,

		mv_mispredict_snd,
		RDY_mv_mispredict_snd,

		mv_count_floats,
		RDY_mv_count_floats,

		mv_count_muldiv,
		RDY_mv_count_muldiv,

		mv_count_jumps,
		RDY_mv_count_jumps,

		mv_count_branches,
		RDY_mv_count_branches,

		mv_count_rawstalls,
		RDY_mv_count_rawstalls,

		mv_count_exestalls,
		RDY_mv_count_exestalls);
  parameter [63 : 0] hartid = 64'b0;
  input  CLK;
  input  RST_N;

  // action method rx_meta_from_stage2_notEmpty
  input  rx_meta_from_stage2_notEmpty_b;

  // action method rx_meta_from_stage2_first_deq_rdy
  input  rx_meta_from_stage2_first_deq_rdy_b;

  // action method rx_meta_from_stage2_first
  input  [102 : 0] rx_meta_from_stage2_first_x;

  // value method rx_meta_from_stage2_deq_ena
  output rx_meta_from_stage2_deq_ena;

  // action method rx_mtval_from_stage2_notEmpty
  input  rx_mtval_from_stage2_notEmpty_b;

  // action method rx_mtval_from_stage2_first_deq_rdy
  input  rx_mtval_from_stage2_first_deq_rdy_b;

  // action method rx_mtval_from_stage2_first
  input  [63 : 0] rx_mtval_from_stage2_first_x;

  // value method rx_mtval_from_stage2_deq_ena
  output rx_mtval_from_stage2_deq_ena;

  // action method ma_op1
  input  [70 : 0] ma_op1_i;
  input  EN_ma_op1;

  // action method ma_op2
  input  [71 : 0] ma_op2_i;
  input  EN_ma_op2;

  // action method ma_op3
  input  [69 : 0] ma_op3_i;
  input  EN_ma_op3;

  // action method tx_common_to_stage4_notFull
  input  tx_common_to_stage4_notFull_b;

  // action method tx_common_to_stage4_enq_rdy
  input  tx_common_to_stage4_enq_rdy_b;

  // value method tx_common_to_stage4_enq_ena
  output tx_common_to_stage4_enq_ena;

  // value method tx_common_to_stage4_enq_data
  output [70 : 0] tx_common_to_stage4_enq_data;

  // action method tx_type_to_stage4_notFull
  input  tx_type_to_stage4_notFull_b;

  // action method tx_type_to_stage4_enq_rdy
  input  tx_type_to_stage4_enq_rdy_b;

  // value method tx_type_to_stage4_enq_ena
  output tx_type_to_stage4_enq_ena;

  // value method tx_type_to_stage4_enq_data
  output [82 : 0] tx_type_to_stage4_enq_data;

  // action method tx_inst_notFull
  input  tx_inst_notFull_b;

  // action method tx_inst_enq_rdy
  input  tx_inst_enq_rdy_b;

  // value method tx_inst_enq_ena
  output tx_inst_enq_ena;

  // value method tx_inst_enq_data_fst
  output [63 : 0] tx_inst_enq_data_fst;

  // value method tx_inst_enq_data_snd
  output [31 : 0] tx_inst_enq_data_snd;

  // action method rx_inst_notEmpty
  input  rx_inst_notEmpty_b;

  // action method rx_inst_first_deq_rdy
  input  rx_inst_first_deq_rdy_b;

  // action method rx_inst_first
  input  [31 : 0] rx_inst_first_x;

  // value method rx_inst_deq_ena
  output rx_inst_deq_ena;

  // action method update_wEpoch
  input  EN_update_wEpoch;

  // value method flush_from_exe_fst
  output flush_from_exe_fst;

  // value method flush_from_exe_snd
  output [63 : 0] flush_from_exe_snd;

  // actionvalue method memory_request_get
  input  EN_memory_request_get;
  output [142 : 0] memory_request_get;
  output RDY_memory_request_get;

  // action method cache_is_available
  input  cache_is_available_avail;

  // action method csr_misa_c
  input  csr_misa_c_m;

  // action method storebuffer_empty
  input  storebuffer_empty_e;

  // action method fwd_from_pipe3
  input  [71 : 0] fwd_from_pipe3_fwd;

  // action method fwd_from_pipe4_first
  input  [71 : 0] fwd_from_pipe4_first_fwd;

  // action method next_pc
  input  [63 : 0] next_pc_npc;
  input  EN_next_pc;
  output RDY_next_pc;

  // value method mv_train_bpu
  output [144 : 0] mv_train_bpu;
  output RDY_mv_train_bpu;

  // value method mv_mispredict_fst
  output mv_mispredict_fst;
  output RDY_mv_mispredict_fst;

  // value method mv_mispredict_snd
  output [10 : 0] mv_mispredict_snd;
  output RDY_mv_mispredict_snd;

  // value method mv_count_floats
  output mv_count_floats;
  output RDY_mv_count_floats;

  // value method mv_count_muldiv
  output mv_count_muldiv;
  output RDY_mv_count_muldiv;

  // value method mv_count_jumps
  output mv_count_jumps;
  output RDY_mv_count_jumps;

  // value method mv_count_branches
  output mv_count_branches;
  output RDY_mv_count_branches;

  // value method mv_count_rawstalls
  output mv_count_rawstalls;
  output RDY_mv_count_rawstalls;

  // value method mv_count_exestalls
  output mv_count_exestalls;
  output RDY_mv_count_exestalls;

  // signals for module outputs
  wire [144 : 0] mv_train_bpu;
  wire [142 : 0] memory_request_get;
  wire [82 : 0] tx_type_to_stage4_enq_data;
  wire [70 : 0] tx_common_to_stage4_enq_data;
  wire [63 : 0] flush_from_exe_snd, tx_inst_enq_data_fst;
  wire [31 : 0] tx_inst_enq_data_snd;
  wire [10 : 0] mv_mispredict_snd;
  wire RDY_memory_request_get,
       RDY_mv_count_branches,
       RDY_mv_count_exestalls,
       RDY_mv_count_floats,
       RDY_mv_count_jumps,
       RDY_mv_count_muldiv,
       RDY_mv_count_rawstalls,
       RDY_mv_mispredict_fst,
       RDY_mv_mispredict_snd,
       RDY_mv_train_bpu,
       RDY_next_pc,
       flush_from_exe_fst,
       mv_count_branches,
       mv_count_exestalls,
       mv_count_floats,
       mv_count_jumps,
       mv_count_muldiv,
       mv_count_rawstalls,
       mv_mispredict_fst,
       rx_inst_deq_ena,
       rx_meta_from_stage2_deq_ena,
       rx_mtval_from_stage2_deq_ena,
       tx_common_to_stage4_enq_ena,
       tx_inst_enq_ena,
       tx_type_to_stage4_enq_ena;

  // inlined wires
  wire [145 : 0] wr_training_data_1_wget;
  wire [95 : 0] txinst_w_data_wget;
  wire [64 : 0] wr_next_pc_wget;
  wire [12 : 0] wr_mispredict_ghr_1_wget;
  wire rxinst_w_ena_whas,
       tx_type_w_ena_whas,
       wr_count_branches_whas,
       wr_count_exestalls_whas,
       wr_count_floats_whas,
       wr_count_jumps_whas,
       wr_count_muldiv_whas,
       wr_count_rawstalls_whas,
       wr_mispredict_ghr_1_whas,
       wr_training_data_1_whas;

  // register rg_eEpoch
  reg rg_eEpoch;
  wire rg_eEpoch_D_IN, rg_eEpoch_EN;

  // register rg_loadreserved_addr
  reg [64 : 0] rg_loadreserved_addr;
  wire [64 : 0] rg_loadreserved_addr_D_IN;
  wire rg_loadreserved_addr_EN;

  // register rg_stall
  reg rg_stall;
  wire rg_stall_D_IN, rg_stall_EN;

  // register rg_wEpoch
  reg rg_wEpoch;
  wire rg_wEpoch_D_IN, rg_wEpoch_EN;

  // register wr_mispredict_ghr
  reg [12 : 0] wr_mispredict_ghr;
  wire [12 : 0] wr_mispredict_ghr_D_IN;
  wire wr_mispredict_ghr_EN;

  // register wr_training_data
  reg [145 : 0] wr_training_data;
  wire [145 : 0] wr_training_data_D_IN;
  wire wr_training_data_EN;

  // ports of submodule fwding
  wire [71 : 0] fwding_fwd_from_pipe3_fwd, fwding_fwd_from_pipe4_first_fwd;
  wire [64 : 0] fwding_read_rs1, fwding_read_rs2, fwding_read_rs3;
  wire [63 : 0] fwding_read_rs1_val, fwding_read_rs2_val, fwding_read_rs3_val;
  wire [4 : 0] fwding_read_rs1_addr,
	       fwding_read_rs2_addr,
	       fwding_read_rs3_addr;
  wire fwding_EN_read_rs1,
       fwding_EN_read_rs2,
       fwding_EN_read_rs3,
       fwding_RDY_read_rs1,
       fwding_RDY_read_rs2,
       fwding_RDY_read_rs3,
       fwding_read_rs1_rftype,
       fwding_read_rs2_rftype,
       fwding_read_rs3_rftype;

  // ports of submodule multicycle_alu
  wire [69 : 0] multicycle_alu_mv_delayed_output;
  wire [63 : 0] multicycle_alu_ma_inputs_op1,
		multicycle_alu_ma_inputs_op2,
		multicycle_alu_ma_inputs_op3;
  wire [3 : 0] multicycle_alu_ma_inputs_fn,
	       multicycle_alu_ma_inputs_inst_type;
  wire [2 : 0] multicycle_alu_ma_inputs_funct3;
  wire multicycle_alu_EN_ma_inputs,
       multicycle_alu_RDY_ma_inputs,
       multicycle_alu_RDY_mv_delayed_output,
       multicycle_alu_ma_inputs_word32;

  // rule scheduling signals
  wire CAN_FIRE_RL_delayed_output,
       CAN_FIRE_RL_rl_capture_latest_ops,
       CAN_FIRE_RL_wr_mispredict_ghr__dreg_update,
       CAN_FIRE_RL_wr_training_data__dreg_update,
       CAN_FIRE_cache_is_available,
       CAN_FIRE_csr_misa_c,
       CAN_FIRE_fwd_from_pipe3,
       CAN_FIRE_fwd_from_pipe4_first,
       CAN_FIRE_ma_op1,
       CAN_FIRE_ma_op2,
       CAN_FIRE_ma_op3,
       CAN_FIRE_memory_request_get,
       CAN_FIRE_next_pc,
       CAN_FIRE_rx_inst_first,
       CAN_FIRE_rx_inst_first_deq_rdy,
       CAN_FIRE_rx_inst_notEmpty,
       CAN_FIRE_rx_meta_from_stage2_first,
       CAN_FIRE_rx_meta_from_stage2_first_deq_rdy,
       CAN_FIRE_rx_meta_from_stage2_notEmpty,
       CAN_FIRE_rx_mtval_from_stage2_first,
       CAN_FIRE_rx_mtval_from_stage2_first_deq_rdy,
       CAN_FIRE_rx_mtval_from_stage2_notEmpty,
       CAN_FIRE_storebuffer_empty,
       CAN_FIRE_tx_common_to_stage4_enq_rdy,
       CAN_FIRE_tx_common_to_stage4_notFull,
       CAN_FIRE_tx_inst_enq_rdy,
       CAN_FIRE_tx_inst_notFull,
       CAN_FIRE_tx_type_to_stage4_enq_rdy,
       CAN_FIRE_tx_type_to_stage4_notFull,
       CAN_FIRE_update_wEpoch,
       WILL_FIRE_RL_delayed_output,
       WILL_FIRE_RL_rl_capture_latest_ops,
       WILL_FIRE_RL_wr_mispredict_ghr__dreg_update,
       WILL_FIRE_RL_wr_training_data__dreg_update,
       WILL_FIRE_cache_is_available,
       WILL_FIRE_csr_misa_c,
       WILL_FIRE_fwd_from_pipe3,
       WILL_FIRE_fwd_from_pipe4_first,
       WILL_FIRE_ma_op1,
       WILL_FIRE_ma_op2,
       WILL_FIRE_ma_op3,
       WILL_FIRE_memory_request_get,
       WILL_FIRE_next_pc,
       WILL_FIRE_rx_inst_first,
       WILL_FIRE_rx_inst_first_deq_rdy,
       WILL_FIRE_rx_inst_notEmpty,
       WILL_FIRE_rx_meta_from_stage2_first,
       WILL_FIRE_rx_meta_from_stage2_first_deq_rdy,
       WILL_FIRE_rx_meta_from_stage2_notEmpty,
       WILL_FIRE_rx_mtval_from_stage2_first,
       WILL_FIRE_rx_mtval_from_stage2_first_deq_rdy,
       WILL_FIRE_rx_mtval_from_stage2_notEmpty,
       WILL_FIRE_storebuffer_empty,
       WILL_FIRE_tx_common_to_stage4_enq_rdy,
       WILL_FIRE_tx_common_to_stage4_notFull,
       WILL_FIRE_tx_inst_enq_rdy,
       WILL_FIRE_tx_inst_notFull,
       WILL_FIRE_tx_type_to_stage4_enq_rdy,
       WILL_FIRE_tx_type_to_stage4_notFull,
       WILL_FIRE_update_wEpoch;

  // inputs to muxes for submodule ports
  wire [82 : 0] MUX_tx_type_w_data_wset_1__VAL_1,
		MUX_tx_type_w_data_wset_1__VAL_2;
  wire MUX_rg_stall_write_1__SEL_1,
       MUX_rg_stall_write_1__SEL_2,
       MUX_rg_stall_write_1__VAL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg TASK_testplusargs___d43;
  reg TASK_testplusargs___d44;
  reg TASK_testplusargs___d45;
  reg [63 : 0] v__h3906;
  reg TASK_testplusargs___d53;
  reg TASK_testplusargs___d54;
  reg TASK_testplusargs___d55;
  reg [63 : 0] v__h4203;
  reg TASK_testplusargs___d302;
  reg TASK_testplusargs___d303;
  reg TASK_testplusargs___d304;
  reg [63 : 0] v__h5951;
  reg TASK_testplusargs___d310;
  reg TASK_testplusargs___d311;
  reg TASK_testplusargs___d312;
  reg [63 : 0] v__h6156;
  reg TASK_testplusargs___d320;
  reg TASK_testplusargs___d321;
  reg TASK_testplusargs___d322;
  reg [63 : 0] v__h6311;
  reg TASK_testplusargs___d328;
  reg TASK_testplusargs___d329;
  reg TASK_testplusargs___d330;
  reg [63 : 0] v__h6456;
  reg TASK_testplusargs___d338;
  reg TASK_testplusargs___d339;
  reg TASK_testplusargs___d340;
  reg [63 : 0] v__h6615;
  reg TASK_testplusargs___d346;
  reg TASK_testplusargs___d347;
  reg TASK_testplusargs___d348;
  reg [63 : 0] v__h6759;
  reg TASK_testplusargs___d428;
  reg TASK_testplusargs___d429;
  reg TASK_testplusargs___d430;
  reg [63 : 0] v__h7623;
  reg TASK_testplusargs___d602;
  reg TASK_testplusargs___d603;
  reg TASK_testplusargs___d604;
  reg [63 : 0] v__h8419;
  reg TASK_testplusargs___d616;
  reg TASK_testplusargs___d617;
  reg TASK_testplusargs___d618;
  reg [63 : 0] v__h8570;
  reg TASK_testplusargs___d809;
  reg TASK_testplusargs___d810;
  reg TASK_testplusargs___d811;
  reg [63 : 0] v__h5814;
  reg TASK_testplusargs___d825;
  reg TASK_testplusargs___d826;
  reg TASK_testplusargs___d827;
  reg [63 : 0] v__h9304;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d307;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d315;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d325;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d333;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d343;
  reg NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d370;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d374;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d383;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d387;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d391;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d395;
  reg fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d445;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d455;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d466;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d475;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d484;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d502;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d517;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d533;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d547;
  reg TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d563;
  reg IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d607;
  reg NOT_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d621;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d640;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d658;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d677;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d688;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d699;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d713;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d722;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d736;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d745;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d754;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d763;
  reg TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d775;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d64;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d67;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d70;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d73;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d76;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d92;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d96;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d99;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d102;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d105;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d108;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d111;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d114;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d117;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d120;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d147;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d154;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d157;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d161;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d163;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d167;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d169;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d175;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d177;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d181;
  reg TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d183;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702;
  reg rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716;
  reg NOT_rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10__ETC___d814;
  reg multicycle_alu_mv_delayed_output__19_BIT_5_20__ETC___d830;
  // synopsys translate_on

  // remaining internal signals
  reg [1 : 0] CASE_rx_meta_from_stage2_first_x_BITS_28_TO_25_ETC__q5;
  wire [130 : 0] fn_alu___d368;
  wire [80 : 0] IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d802,
		IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d804,
		IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d423,
		IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d803;
  wire [69 : 0] IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d792;
  wire [63 : 0] _theResult_____1_snd_aluresult__h6846,
		_theResult_____7_snd_snd__h8743,
		_theResult____h4780,
		arg1__h4776,
		arg3__h4777,
		jump_address__h4779,
		memory_address__h4778,
		result__h6878,
		rs2__h4716,
		rx_meta_from_stage2_first_x_BITS_102_TO_39__q3,
		s4system_rs1_imm__h8789,
		s4trap_badaddr__h8739,
		value__h6991,
		x1_avValue_snd_aluresult__h6851,
		x__h6942;
  wire [6 : 0] rx_meta_from_stage2_first_x_BITS_38_TO_32__q2;
  wire [5 : 0] _theResult_____7_snd_fst__h8742,
	       memory_cause__h4783,
	       s4trap_cause__h8738;
  wire [4 : 0] req_atomic_op__h5385,
	       rx_meta_from_stage2_first_x_BITS_22_TO_18__q4;
  wire [3 : 0] IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d257,
	       IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584,
	       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282,
	       fn__h3827;
  wire [2 : 0] IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245,
	       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580,
	       x__h5446;
  wire [1 : 0] IF_NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwd_ETC___d785,
	       IF_NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d787,
	       curr_epochs__h3249,
	       rx_meta_from_stage2_first_x_BITS_24_TO_23__q1,
	       td_state__h7225,
	       x__h4851,
	       x__read_btbresponse_prediction__h4487;
  wire IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d443,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d452,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d462,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d471,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d480,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d495,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d509,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d515,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d524,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d530,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d538,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d544,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d554,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d560,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d719,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d733,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d742,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d751,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d760,
       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d772,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d454,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d465,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d474,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d483,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d501,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d532,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d546,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d562,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d631,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d636,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d645,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d647,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d662,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d666,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d668,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d670,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d671,
       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d797,
       IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576,
       IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d649,
       IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d652,
       IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d655,
       NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298,
       NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d685,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d681,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d784,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d795,
       NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d796,
       fwding_RDY_read_rs3__1_AND_wr_cache_avail_whas_ETC___d35,
       fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237,
       fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438,
       nanboxing__h4788,
       rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211,
       rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d403,
       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254,
       rxinst_w_rdy_wget__7_AND_wr_misa_c_whas__8_AND_ETC___d29,
       x_wget__h3123;

  // action method rx_meta_from_stage2_notEmpty
  assign CAN_FIRE_rx_meta_from_stage2_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_notEmpty = 1'd1 ;

  // action method rx_meta_from_stage2_first_deq_rdy
  assign CAN_FIRE_rx_meta_from_stage2_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_first_deq_rdy = 1'd1 ;

  // action method rx_meta_from_stage2_first
  assign CAN_FIRE_rx_meta_from_stage2_first = 1'd1 ;
  assign WILL_FIRE_rx_meta_from_stage2_first = 1'd1 ;

  // value method rx_meta_from_stage2_deq_ena
  assign rx_meta_from_stage2_deq_ena = rxinst_w_ena_whas ;

  // action method rx_mtval_from_stage2_notEmpty
  assign CAN_FIRE_rx_mtval_from_stage2_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_notEmpty = 1'd1 ;

  // action method rx_mtval_from_stage2_first_deq_rdy
  assign CAN_FIRE_rx_mtval_from_stage2_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_first_deq_rdy = 1'd1 ;

  // action method rx_mtval_from_stage2_first
  assign CAN_FIRE_rx_mtval_from_stage2_first = 1'd1 ;
  assign WILL_FIRE_rx_mtval_from_stage2_first = 1'd1 ;

  // value method rx_mtval_from_stage2_deq_ena
  assign rx_mtval_from_stage2_deq_ena = rxinst_w_ena_whas ;

  // action method ma_op1
  assign CAN_FIRE_ma_op1 = 1'd1 ;
  assign WILL_FIRE_ma_op1 = EN_ma_op1 ;

  // action method ma_op2
  assign CAN_FIRE_ma_op2 = 1'd1 ;
  assign WILL_FIRE_ma_op2 = EN_ma_op2 ;

  // action method ma_op3
  assign CAN_FIRE_ma_op3 = 1'd1 ;
  assign WILL_FIRE_ma_op3 = EN_ma_op3 ;

  // action method tx_common_to_stage4_notFull
  assign CAN_FIRE_tx_common_to_stage4_notFull = 1'd1 ;
  assign WILL_FIRE_tx_common_to_stage4_notFull = 1'd1 ;

  // action method tx_common_to_stage4_enq_rdy
  assign CAN_FIRE_tx_common_to_stage4_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_common_to_stage4_enq_rdy = 1'd1 ;

  // value method tx_common_to_stage4_enq_ena
  assign tx_common_to_stage4_enq_ena = MUX_rg_stall_write_1__SEL_2 ;

  // value method tx_common_to_stage4_enq_data
  assign tx_common_to_stage4_enq_data =
	     { rx_meta_from_stage2_first_x[102:39],
	       rx_meta_from_stage2_first_x[22:18],
	       rx_meta_from_stage2_first_x_BITS_24_TO_23__q1[0],
	       rx_meta_from_stage2_first_x[17] } ;

  // action method tx_type_to_stage4_notFull
  assign CAN_FIRE_tx_type_to_stage4_notFull = 1'd1 ;
  assign WILL_FIRE_tx_type_to_stage4_notFull = 1'd1 ;

  // action method tx_type_to_stage4_enq_rdy
  assign CAN_FIRE_tx_type_to_stage4_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_type_to_stage4_enq_rdy = 1'd1 ;

  // value method tx_type_to_stage4_enq_ena
  assign tx_type_to_stage4_enq_ena = tx_type_w_ena_whas ;

  // value method tx_type_to_stage4_enq_data
  assign tx_type_to_stage4_enq_data =
	     MUX_rg_stall_write_1__SEL_1 ?
	       MUX_tx_type_w_data_wset_1__VAL_1 :
	       MUX_tx_type_w_data_wset_1__VAL_2 ;

  // action method tx_inst_notFull
  assign CAN_FIRE_tx_inst_notFull = 1'd1 ;
  assign WILL_FIRE_tx_inst_notFull = 1'd1 ;

  // action method tx_inst_enq_rdy
  assign CAN_FIRE_tx_inst_enq_rdy = 1'd1 ;
  assign WILL_FIRE_tx_inst_enq_rdy = 1'd1 ;

  // value method tx_inst_enq_ena
  assign tx_inst_enq_ena = MUX_rg_stall_write_1__SEL_2 ;

  // value method tx_inst_enq_data_fst
  assign tx_inst_enq_data_fst = txinst_w_data_wget[95:32] ;

  // value method tx_inst_enq_data_snd
  assign tx_inst_enq_data_snd = txinst_w_data_wget[31:0] ;

  // action method rx_inst_notEmpty
  assign CAN_FIRE_rx_inst_notEmpty = 1'd1 ;
  assign WILL_FIRE_rx_inst_notEmpty = 1'd1 ;

  // action method rx_inst_first_deq_rdy
  assign CAN_FIRE_rx_inst_first_deq_rdy = 1'd1 ;
  assign WILL_FIRE_rx_inst_first_deq_rdy = 1'd1 ;

  // action method rx_inst_first
  assign CAN_FIRE_rx_inst_first = 1'd1 ;
  assign WILL_FIRE_rx_inst_first = 1'd1 ;

  // value method rx_inst_deq_ena
  assign rx_inst_deq_ena = rxinst_w_ena_whas ;

  // action method update_wEpoch
  assign CAN_FIRE_update_wEpoch = 1'd1 ;
  assign WILL_FIRE_update_wEpoch = EN_update_wEpoch ;

  // value method flush_from_exe_fst
  assign flush_from_exe_fst =
	     MUX_rg_stall_write_1__SEL_2 && fn_alu___d368[1] ;

  // value method flush_from_exe_snd
  assign flush_from_exe_snd =
	     MUX_rg_stall_write_1__SEL_2 ? fn_alu___d368[65:2] : 64'd0 ;

  // actionvalue method memory_request_get
  assign memory_request_get =
	     { memory_address__h4778,
	       rx_meta_from_stage2_first_x_BITS_24_TO_23__q1[0],
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[2:0],
	       x__h5446 == 3'd4 || x__h5446 == 3'd3,
	       x__h5446[1:0],
	       fwding_read_rs2[63:0],
	       req_atomic_op__h5385,
	       x__h5446 == 3'd5,
	       2'd0 } ;
  assign RDY_memory_request_get =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d257 ==
	     4'd1 ;
  assign CAN_FIRE_memory_request_get = RDY_memory_request_get ;
  assign WILL_FIRE_memory_request_get = EN_memory_request_get ;

  // action method cache_is_available
  assign CAN_FIRE_cache_is_available = 1'd1 ;
  assign WILL_FIRE_cache_is_available = 1'd1 ;

  // action method csr_misa_c
  assign CAN_FIRE_csr_misa_c = 1'd1 ;
  assign WILL_FIRE_csr_misa_c = 1'd1 ;

  // action method storebuffer_empty
  assign CAN_FIRE_storebuffer_empty = 1'd1 ;
  assign WILL_FIRE_storebuffer_empty = 1'd1 ;

  // action method fwd_from_pipe3
  assign CAN_FIRE_fwd_from_pipe3 = 1'd1 ;
  assign WILL_FIRE_fwd_from_pipe3 = 1'd1 ;

  // action method fwd_from_pipe4_first
  assign CAN_FIRE_fwd_from_pipe4_first = 1'd1 ;
  assign WILL_FIRE_fwd_from_pipe4_first = 1'd1 ;

  // action method next_pc
  assign RDY_next_pc = 1'd1 ;
  assign CAN_FIRE_next_pc = 1'd1 ;
  assign WILL_FIRE_next_pc = EN_next_pc ;

  // value method mv_train_bpu
  assign mv_train_bpu = wr_training_data[144:0] ;
  assign RDY_mv_train_bpu = wr_training_data[145] ;

  // value method mv_mispredict_fst
  assign mv_mispredict_fst = wr_mispredict_ghr[11] ;
  assign RDY_mv_mispredict_fst = wr_mispredict_ghr[12] ;

  // value method mv_mispredict_snd
  assign mv_mispredict_snd = wr_mispredict_ghr[10:0] ;
  assign RDY_mv_mispredict_snd = wr_mispredict_ghr[12] ;

  // value method mv_count_floats
  assign mv_count_floats = wr_count_floats_whas ;
  assign RDY_mv_count_floats = 1'd1 ;

  // value method mv_count_muldiv
  assign mv_count_muldiv = wr_count_muldiv_whas ;
  assign RDY_mv_count_muldiv = 1'd1 ;

  // value method mv_count_jumps
  assign mv_count_jumps = wr_count_jumps_whas ;
  assign RDY_mv_count_jumps = 1'd1 ;

  // value method mv_count_branches
  assign mv_count_branches = wr_count_branches_whas ;
  assign RDY_mv_count_branches = 1'd1 ;

  // value method mv_count_rawstalls
  assign mv_count_rawstalls = wr_count_rawstalls_whas ;
  assign RDY_mv_count_rawstalls = 1'd1 ;

  // value method mv_count_exestalls
  assign mv_count_exestalls = wr_count_exestalls_whas ;
  assign RDY_mv_count_exestalls = 1'd1 ;

  // submodule fwding
  mkfwding #(.hartid(hartid)) fwding(.CLK(CLK),
				     .RST_N(RST_N),
				     .fwd_from_pipe3_fwd(fwding_fwd_from_pipe3_fwd),
				     .fwd_from_pipe4_first_fwd(fwding_fwd_from_pipe4_first_fwd),
				     .read_rs1_addr(fwding_read_rs1_addr),
				     .read_rs1_rftype(fwding_read_rs1_rftype),
				     .read_rs1_val(fwding_read_rs1_val),
				     .read_rs2_addr(fwding_read_rs2_addr),
				     .read_rs2_rftype(fwding_read_rs2_rftype),
				     .read_rs2_val(fwding_read_rs2_val),
				     .read_rs3_addr(fwding_read_rs3_addr),
				     .read_rs3_rftype(fwding_read_rs3_rftype),
				     .read_rs3_val(fwding_read_rs3_val),
				     .EN_read_rs1(fwding_EN_read_rs1),
				     .EN_read_rs2(fwding_EN_read_rs2),
				     .EN_read_rs3(fwding_EN_read_rs3),
				     .read_rs1(fwding_read_rs1),
				     .RDY_read_rs1(fwding_RDY_read_rs1),
				     .read_rs2(fwding_read_rs2),
				     .RDY_read_rs2(fwding_RDY_read_rs2),
				     .read_rs3(fwding_read_rs3),
				     .RDY_read_rs3(fwding_RDY_read_rs3));

  // submodule multicycle_alu
  mkmulticycle_alu #(.hartid(hartid)) multicycle_alu(.CLK(CLK),
						     .RST_N(RST_N),
						     .ma_inputs_fn(multicycle_alu_ma_inputs_fn),
						     .ma_inputs_funct3(multicycle_alu_ma_inputs_funct3),
						     .ma_inputs_inst_type(multicycle_alu_ma_inputs_inst_type),
						     .ma_inputs_op1(multicycle_alu_ma_inputs_op1),
						     .ma_inputs_op2(multicycle_alu_ma_inputs_op2),
						     .ma_inputs_op3(multicycle_alu_ma_inputs_op3),
						     .ma_inputs_word32(multicycle_alu_ma_inputs_word32),
						     .EN_ma_inputs(multicycle_alu_EN_ma_inputs),
						     .RDY_ma_inputs(multicycle_alu_RDY_ma_inputs),
						     .mv_delayed_output(multicycle_alu_mv_delayed_output),
						     .RDY_mv_delayed_output(multicycle_alu_RDY_mv_delayed_output));

  // rule RL_rl_capture_latest_ops
  assign CAN_FIRE_RL_rl_capture_latest_ops =
	     fwding_RDY_read_rs1 && fwding_RDY_read_rs2 &&
	     fwding_RDY_read_rs3__1_AND_wr_cache_avail_whas_ETC___d35 &&
	     cache_is_available_avail &&
	     !rg_stall ;
  assign WILL_FIRE_RL_rl_capture_latest_ops =
	     CAN_FIRE_RL_rl_capture_latest_ops ;

  // rule RL_delayed_output
  assign CAN_FIRE_RL_delayed_output =
	     multicycle_alu_RDY_mv_delayed_output &&
	     tx_type_to_stage4_enq_rdy_b &&
	     rg_stall ;
  assign WILL_FIRE_RL_delayed_output = CAN_FIRE_RL_delayed_output ;

  // rule RL_wr_training_data__dreg_update
  assign CAN_FIRE_RL_wr_training_data__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_wr_training_data__dreg_update = 1'd1 ;

  // rule RL_wr_mispredict_ghr__dreg_update
  assign CAN_FIRE_RL_wr_mispredict_ghr__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_wr_mispredict_ghr__dreg_update = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_rg_stall_write_1__SEL_1 =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ;
  assign MUX_rg_stall_write_1__SEL_2 =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 ;
  assign MUX_rg_stall_write_1__VAL_2 =
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	     4'd9 ||
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	     4'd8 ;
  assign MUX_tx_type_w_data_wset_1__VAL_1 =
	     { 2'd2,
	       12'bxxxxxxxxxxxx /* unspecified value */ ,
	       multicycle_alu_mv_delayed_output[69:6],
	       multicycle_alu_mv_delayed_output[4:0] } ;
  assign MUX_tx_type_w_data_wset_1__VAL_2 =
	     { IF_NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d787,
	       IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d804 } ;

  // inlined wires
  assign rxinst_w_ena_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     (NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 ||
	      !rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211) ;
  assign wr_next_pc_wget = { 1'd1, next_pc_npc } ;
  assign wr_training_data_1_wget =
	     { 1'd1,
	       rx_meta_from_stage2_first_x[102:39],
	       IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d423 } ;
  assign wr_training_data_1_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d403 ;
  assign wr_mispredict_ghr_1_wget =
	     { 1'd1,
	       rx_meta_from_stage2_first_x[12],
	       rx_meta_from_stage2_first_x[10:0] } ;
  assign wr_mispredict_ghr_1_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     fn_alu___d368[1] &&
	     !fn_alu___d368[130] ;
  assign tx_type_w_ena_whas =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ||
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 !=
	     4'd9 &&
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 !=
	     4'd8 ;
  assign txinst_w_data_wget =
	     { rx_meta_from_stage2_first_x[102:39], rx_inst_first_x } ;
  assign wr_count_floats_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	     4'd8 ;
  assign wr_count_muldiv_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	     4'd9 ;
  assign wr_count_branches_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	     4'd2 ;
  assign wr_count_jumps_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	      4'd4 ||
	      IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	      4'd3) ;
  assign wr_count_rawstalls_whas =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     (!fwding_read_rs1[64] || !fwding_read_rs2[64] ||
	      !fwding_read_rs3[64]) ;
  assign wr_count_exestalls_whas =
	     WILL_FIRE_RL_delayed_output &&
	     !multicycle_alu_mv_delayed_output[5] ;

  // register rg_eEpoch
  assign rg_eEpoch_D_IN = fn_alu___d368[1] ^ rg_eEpoch ;
  assign rg_eEpoch_EN = MUX_rg_stall_write_1__SEL_2 ;

  // register rg_loadreserved_addr
  assign rg_loadreserved_addr_D_IN =
	     (fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 &&
	      rx_meta_from_stage2_first_x[31:29] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0101) ?
	       { 1'd1, memory_address__h4778 } :
	       { 1'd0,
		 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign rg_loadreserved_addr_EN =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 &&
	     (rx_meta_from_stage2_first_x[31:29] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0101 ||
	      IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ;

  // register rg_stall
  assign rg_stall_D_IN =
	     !MUX_rg_stall_write_1__SEL_1 && MUX_rg_stall_write_1__VAL_2 ;
  assign rg_stall_EN =
	     WILL_FIRE_RL_delayed_output &&
	     multicycle_alu_mv_delayed_output[5] ||
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 ;

  // register rg_wEpoch
  assign rg_wEpoch_D_IN = ~rg_wEpoch ;
  assign rg_wEpoch_EN = EN_update_wEpoch ;

  // register wr_mispredict_ghr
  assign wr_mispredict_ghr_D_IN =
	     wr_mispredict_ghr_1_whas ?
	       wr_mispredict_ghr_1_wget :
	       { 1'd0, 12'bxxxxxxxxxxxx /* unspecified value */  } ;
  assign wr_mispredict_ghr_EN = 1'd1 ;

  // register wr_training_data
  assign wr_training_data_D_IN =
	     wr_training_data_1_whas ?
	       wr_training_data_1_wget :
	       { 1'd0,
		 145'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign wr_training_data_EN = 1'd1 ;

  // submodule fwding
  assign fwding_fwd_from_pipe3_fwd = fwd_from_pipe3_fwd ;
  assign fwding_fwd_from_pipe4_first_fwd = fwd_from_pipe4_first_fwd ;
  assign fwding_read_rs1_addr = ma_op1_i[70:66] ;
  assign fwding_read_rs1_rftype = ma_op1_i[1:0] == 2'd2 ;
  assign fwding_read_rs1_val = ma_op1_i[65:2] ;
  assign fwding_read_rs2_addr = ma_op2_i[71:67] ;
  assign fwding_read_rs2_rftype = ma_op2_i[2:0] == 3'd4 ;
  assign fwding_read_rs2_val = ma_op2_i[66:3] ;
  assign fwding_read_rs3_addr = ma_op3_i[5:1] ;
  assign fwding_read_rs3_rftype = ma_op3_i[0] ;
  assign fwding_read_rs3_val = ma_op3_i[69:6] ;
  assign fwding_EN_read_rs1 = CAN_FIRE_RL_rl_capture_latest_ops ;
  assign fwding_EN_read_rs2 = CAN_FIRE_RL_rl_capture_latest_ops ;
  assign fwding_EN_read_rs3 = CAN_FIRE_RL_rl_capture_latest_ops ;

  // submodule multicycle_alu
  assign multicycle_alu_ma_inputs_fn = fn__h3827 ;
  assign multicycle_alu_ma_inputs_funct3 =
	     rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[2:0] ;
  assign multicycle_alu_ma_inputs_inst_type =
	     IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ;
  assign multicycle_alu_ma_inputs_op1 = arg1__h4776 ;
  assign multicycle_alu_ma_inputs_op2 = rs2__h4716 ;
  assign multicycle_alu_ma_inputs_op3 = fwding_read_rs3[63:0] ;
  assign multicycle_alu_ma_inputs_word32 = rx_meta_from_stage2_first_x[16] ;
  assign multicycle_alu_EN_ma_inputs =
	     WILL_FIRE_RL_rl_capture_latest_ops &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	      4'd9 ||
	      IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	      4'd8) ;

  // remaining internal signals
  module_fn_alu instance_fn_alu_0(.fn_alu_fn(fn__h3827),
				  .fn_alu_op1(arg1__h4776),
				  .fn_alu_op2(rs2__h4716),
				  .fn_alu_op3(arg3__h4777),
				  .fn_alu_effective_address(_theResult____h4780),
				  .fn_alu_inst_type(rx_meta_from_stage2_first_x[28:25]),
				  .fn_alu_funct3(x__h4851),
				  .fn_alu_word32(rx_meta_from_stage2_first_x[16]),
				  .fn_alu_misa_c(x_wget__h3123),
				  .fn_alu_nextpc(x__h6942),
				  .fn_alu_prediction(x__read_btbresponse_prediction__h4487[1]),
				  .fn_alu_comp(rx_meta_from_stage2_first_x[15]),
				  .fn_alu(fn_alu___d368));
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d257 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       ((rg_loadreserved_addr[64] &&
		 rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) ?
		  rx_meta_from_stage2_first_x[28:25] :
		  4'd0) :
	       rx_meta_from_stage2_first_x[28:25] ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d443 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] == 4'd0 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd0 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d452 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd1 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd1 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d462 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd2 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d471 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd3 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d480 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd4 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd2 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd3 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd4 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d495 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd5 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd5 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd5 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd5 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d509 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd6 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd6 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d515 =
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d509 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       !rg_loadreserved_addr[64] ||
	       !rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[28:25] != 4'd6 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd6 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d524 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd7 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd7 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d530 =
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d524 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d538 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 &&
	       rx_meta_from_stage2_first_x[28:25] == 4'd8 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd8 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d544 =
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d538 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d554 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
		rx_meta_from_stage2_first_x[28:25] != 4'd7) &&
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
		rx_meta_from_stage2_first_x[28:25] != 4'd8) :
	       rx_meta_from_stage2_first_x[28:25] != 4'd7 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd8 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d560 =
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 &&
	     IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d554 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d719 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) &&
	       rx_meta_from_stage2_first_x[31:29] == 3'd0 :
	       rx_meta_from_stage2_first_x[31:29] == 3'd2 &&
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] ==
	       4'b0101 ||
	       rx_meta_from_stage2_first_x[31:29] == 3'd0 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d733 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rg_loadreserved_addr[64] &&
	       rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 ||
	       rx_meta_from_stage2_first_x[31:29] == 3'd1 :
	       rx_meta_from_stage2_first_x[31:29] == 3'd1 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d742 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) &&
	       rx_meta_from_stage2_first_x[31:29] == 3'd3 :
	       rx_meta_from_stage2_first_x[31:29] == 3'd3 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d751 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) &&
	       rx_meta_from_stage2_first_x[31:29] == 3'd4 :
	       rx_meta_from_stage2_first_x[31:29] == 3'd4 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d760 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) &&
	       rx_meta_from_stage2_first_x[31:29] == 3'd2 :
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] !=
	       4'b0101 &&
	       rx_meta_from_stage2_first_x[31:29] == 3'd2 ;
  assign IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d772 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       rx_meta_from_stage2_first_x[31:29] != 3'd0 &&
	       (!rg_loadreserved_addr[64] ||
		!rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd1 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd3 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd4 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd2 :
	       rx_meta_from_stage2_first_x[31:29] != 3'd0 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd1 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd3 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd4 &&
	       rx_meta_from_stage2_first_x[31:29] != 3'd2 ;
  assign IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d802 =
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d797 ?
	       { 12'bxxxxxxxxxxxx /* unspecified value */ ,
		 value__h6991,
		 5'd0 } :
	       { s4system_rs1_imm__h8789,
		 rx_meta_from_stage2_first_x_BITS_102_TO_39__q3[1:0],
		 fwding_read_rs3[11:0],
		 rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[2:0] } ;
  assign IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d804 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	      NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638) ?
	       { 77'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		 IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580,
		 nanboxing__h4788 } :
	       IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d803 ;
  assign IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 =
	     (rx_meta_from_stage2_first_x[31:29] == 3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0101) ?
	       3'd0 :
	       rx_meta_from_stage2_first_x[31:29] ;
  assign IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d423 =
	     { _theResult____h4780,
	       (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
		4'd2 &&
		!fn_alu___d368[130]) ?
		 td_state__h7225 :
		 2'd3,
	       ((rx_meta_from_stage2_first_x[28:25] == 4'd3 ||
		 rx_meta_from_stage2_first_x[28:25] == 4'd4) &&
		rx_meta_from_stage2_first_x_BITS_22_TO_18__q4[0]) ?
		 2'd2 :
		 ((rx_meta_from_stage2_first_x[28:25] == 4'd4 &&
		   ma_op1_i[70:66] == 5'b00001) ?
		    2'd3 :
		    CASE_rx_meta_from_stage2_first_x_BITS_28_TO_25_ETC__q5),
	       rx_meta_from_stage2_first_x[12],
	       rx_meta_from_stage2_first_x[15],
	       rx_meta_from_stage2_first_x[10:0] } ;
  assign IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 =
	     (rx_meta_from_stage2_first_x[28:25] == 4'd6 ||
	      IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ||
	      fn_alu___d368[130]) ?
	       4'd6 :
	       ((IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
		 4'd1 &&
		 IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
		 3'd5) ?
		  4'd0 :
		  IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282) ;
  assign IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d792 =
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ?
	       { memory_cause__h4783, memory_address__h4778 } :
	       { 6'd0, _theResult____h4780 } ;
  assign IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d803 =
	     (IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d652 &&
	      IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d655) ?
	       { 11'bxxxxxxxxxxx /* unspecified value */ ,
		 (rx_meta_from_stage2_first_x[28:25] == 4'd6) ?
		   { rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[5:0],
		     rx_mtval_from_stage2_first_x } :
		   IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d792 } :
	       IF_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding__ETC___d802 ;
  assign IF_NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwd_ETC___d785 =
	     ((IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	       4'd1 ||
	       IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 !=
	       3'd5) &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d636) ?
	       2'd0 :
	       2'd2 ;
  assign IF_NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d787 =
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d784 ?
	       2'd3 :
	       (IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d655 ?
		  2'd1 :
		  IF_NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwd_ETC___d785) ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d257 :
	       rx_meta_from_stage2_first_x[28:25] ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d454 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d452 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd1 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d465 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d462 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd2 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d474 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d471 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd3 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d483 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d480 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd4 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d501 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d489 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d491 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d493 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d495 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd5 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d532 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d530 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd7 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d546 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d544 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd8 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d562 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d450 &&
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d560 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd0 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd1 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd2 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd3 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd4 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd5 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd7 &&
	       rx_meta_from_stage2_first_x[28:25] != 4'd8 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       x__h5446 :
	       rx_meta_from_stage2_first_x[31:29] ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d507 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd5 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d631 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd6 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d636 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d452 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd1 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d495 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd5 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d645 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d509 :
	       rx_meta_from_stage2_first_x[28:25] == 4'd6 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d647 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd1 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d662 =
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d645 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	     4'd1 &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	     3'd5 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d647 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d666 =
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	     4'd1 &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	     3'd5 ||
	     (fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
		IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d522 :
		rx_meta_from_stage2_first_x[28:25] != 4'd6) ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d668 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d460 :
	       rx_meta_from_stage2_first_x[28:25] != 4'd1 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d670 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d631) &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d668) ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d671 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625) &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d670 ;
  assign IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d797 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625) &&
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d796 ;
  assign IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 =
	     rx_meta_from_stage2_first_x[28:25] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] == 2'd1 &&
	      memory_address__h4778[0] ||
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] == 2'd2 &&
	      memory_address__h4778[1:0] != 2'd0 ||
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] == 2'd3 &&
	      memory_address__h4778[2:0] != 3'd0) ;
  assign IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d649 =
	     rx_meta_from_stage2_first_x[28:25] == 4'd6 ||
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ||
	     fn_alu___d368[130] ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d645 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	     4'd1 &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	     3'd5 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d647 ;
  assign IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d652 =
	     rx_meta_from_stage2_first_x[28:25] == 4'd6 ||
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ||
	     fn_alu___d368[130] ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	     4'd1 &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	     3'd5 ||
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 ;
  assign IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d655 =
	     rx_meta_from_stage2_first_x[28:25] == 4'd6 ||
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ||
	     fn_alu___d368[130] ||
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd1 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 !=
	      3'd5) &&
	     (fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
		IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d509 :
		rx_meta_from_stage2_first_x[28:25] == 4'd6) ;
  assign NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd2 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd4 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd3 ||
	      EN_next_pc && wr_next_pc_wget[64]) &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd6 ||
	      fwding_read_rs1[64] && fwding_read_rs2[64] &&
	      fwding_read_rs3[64]) ;
  assign NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d685 =
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd1 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 !=
	      3'd5) &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d645 ||
	      (fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
		 IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d452 :
		 rx_meta_from_stage2_first_x[28:25] == 4'd1)) ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 =
	     rx_meta_from_stage2_first_x[28:25] != 4'd1 ||
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd1 ||
	      !memory_address__h4778[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd2 ||
	      memory_address__h4778[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd3 ||
	      memory_address__h4778[2:0] == 3'd0) ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 =
	     rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 &&
	     !fn_alu___d368[130] &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d631 &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd1 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 !=
	      3'd5) &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d636 ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d681 =
	     rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 &&
	     !fn_alu___d368[130] &&
	     IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d666 ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d784 =
	     rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 &&
	     !fn_alu___d368[130] &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 !=
	      4'd1 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 !=
	      3'd5) &&
	     (fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
		IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d495 :
		rx_meta_from_stage2_first_x[28:25] == 4'd5) ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d795 =
	     rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 &&
	     !fn_alu___d368[130] &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d631) ;
  assign NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d796 =
	     NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d795 &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd1 &&
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d580 ==
	      3'd5 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d668) ;
  assign _theResult_____1_snd_aluresult__h6846 =
	     (rg_loadreserved_addr[64] &&
	      rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) ?
	       fn_alu___d368[129:66] :
	       64'd1 ;
  assign _theResult_____7_snd_fst__h8742 =
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ?
	       memory_cause__h4783 :
	       6'd0 ;
  assign _theResult_____7_snd_snd__h8743 =
	     IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d576 ?
	       memory_address__h4778 :
	       _theResult____h4780 ;
  assign _theResult____h4780 =
	     (rx_meta_from_stage2_first_x[28:25] == 4'd4) ?
	       result__h6878 :
	       jump_address__h4779 ;
  assign arg1__h4776 =
	     (ma_op1_i[1:0] == 2'd1) ?
	       rx_meta_from_stage2_first_x[102:39] :
	       fwding_read_rs1[63:0] ;
  assign arg3__h4777 =
	     (rx_meta_from_stage2_first_x[28:25] == 4'd4) ?
	       fwding_read_rs1[63:0] :
	       rx_meta_from_stage2_first_x[102:39] ;
  assign curr_epochs__h3249 = { rg_eEpoch, rg_wEpoch } ;
  assign fn__h3827 = rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] ;
  assign fwding_RDY_read_rs3__1_AND_wr_cache_avail_whas_ETC___d35 =
	     fwding_RDY_read_rs3 && rx_meta_from_stage2_first_deq_rdy_b &&
	     EN_ma_op1 &&
	     EN_ma_op2 &&
	     EN_ma_op3 &&
	     rxinst_w_rdy_wget__7_AND_wr_misa_c_whas__8_AND_ETC___d29 ;
  assign fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 =
	     fwding_read_rs1[64] && fwding_read_rs2[64] &&
	     fwding_read_rs3[64] &&
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     rx_meta_from_stage2_first_x[28:25] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd1 ||
	      !memory_address__h4778[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd2 ||
	      memory_address__h4778[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd3 ||
	      memory_address__h4778[2:0] == 3'd0) ;
  assign fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 =
	     fwding_read_rs1[64] && fwding_read_rs2[64] &&
	     fwding_read_rs3[64] &&
	     rx_meta_from_stage2_first_x[28:25] == 4'd1 &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd1 ||
	      !memory_address__h4778[0]) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd2 ||
	      memory_address__h4778[1:0] == 2'd0) &&
	     (rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] != 2'd3 ||
	      memory_address__h4778[2:0] == 3'd0) ;
  assign jump_address__h4779 = arg3__h4777 + fwding_read_rs3[63:0] ;
  assign memory_address__h4778 =
	     fwding_read_rs1[63:0] + fwding_read_rs3[63:0] ;
  assign memory_cause__h4783 =
	     (rx_meta_from_stage2_first_x[31:29] == 3'd0) ? 6'd4 : 6'd6 ;
  assign nanboxing__h4788 =
	     rx_meta_from_stage2_first_x[28:25] == 4'd1 &&
	     rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] == 2'd2 &&
	     rx_meta_from_stage2_first_x[17] ;
  assign req_atomic_op__h5385 =
	     { rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[0],
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] } ;
  assign result__h6878 = { jump_address__h4779[63:1], 1'd0 } ;
  assign rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 =
	     curr_epochs__h3249 == rx_meta_from_stage2_first_x[24:23] ;
  assign rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d403 =
	     rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	     NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	     (IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd2 &&
	      !fn_alu___d368[130] ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd3 ||
	      IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d282 ==
	      4'd4) ;
  assign rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254 =
	     rg_loadreserved_addr[63:0] == memory_address__h4778 ;
  assign rs2__h4716 = fwding_read_rs2[63:0] ;
  assign rx_meta_from_stage2_first_x_BITS_102_TO_39__q3 =
	     rx_meta_from_stage2_first_x[102:39] ;
  assign rx_meta_from_stage2_first_x_BITS_22_TO_18__q4 =
	     rx_meta_from_stage2_first_x[22:18] ;
  assign rx_meta_from_stage2_first_x_BITS_24_TO_23__q1 =
	     rx_meta_from_stage2_first_x[24:23] ;
  assign rx_meta_from_stage2_first_x_BITS_38_TO_32__q2 =
	     rx_meta_from_stage2_first_x[38:32] ;
  assign rxinst_w_rdy_wget__7_AND_wr_misa_c_whas__8_AND_ETC___d29 =
	     rx_inst_first_deq_rdy_b && tx_common_to_stage4_enq_rdy_b &&
	     tx_inst_enq_rdy_b &&
	     multicycle_alu_RDY_ma_inputs &&
	     tx_type_to_stage4_enq_rdy_b &&
	     rx_mtval_from_stage2_first_deq_rdy_b ;
  assign s4system_rs1_imm__h8789 =
	     rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[2] ?
	       { 59'd0, fwding_read_rs3[16:12] } :
	       value__h6991 ;
  assign s4trap_badaddr__h8739 =
	     (rx_meta_from_stage2_first_x[28:25] == 4'd6) ?
	       rx_mtval_from_stage2_first_x :
	       _theResult_____7_snd_snd__h8743 ;
  assign s4trap_cause__h8738 =
	     (rx_meta_from_stage2_first_x[28:25] == 4'd6) ?
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[5:0] :
	       _theResult_____7_snd_fst__h8742 ;
  assign td_state__h7225 =
	     fn_alu___d368[0] ?
	       ((rx_meta_from_stage2_first_x[14:13] == 2'd3) ?
		  rx_meta_from_stage2_first_x[14:13] :
		  rx_meta_from_stage2_first_x[14:13] + 2'd1) :
	       ((rx_meta_from_stage2_first_x[14:13] == 2'd0) ?
		  rx_meta_from_stage2_first_x[14:13] :
		  rx_meta_from_stage2_first_x[14:13] - 2'd1) ;
  assign value__h6991 =
	     fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d237 ?
	       x1_avValue_snd_aluresult__h6851 :
	       fn_alu___d368[129:66] ;
  assign x1_avValue_snd_aluresult__h6851 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       _theResult_____1_snd_aluresult__h6846 :
	       fn_alu___d368[129:66] ;
  assign x__h4851 = rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[1:0] ;
  assign x__h5446 =
	     (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ==
	      3'd2 &&
	      rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[6:3] == 4'b0111) ?
	       ((rg_loadreserved_addr[64] &&
		 rg_loadreserved_addr_51_BITS_63_TO_0_53_EQ_fwd_ETC___d254) ?
		  3'd1 :
		  rx_meta_from_stage2_first_x[31:29]) :
	       IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d245 ;
  assign x__h6942 = wr_next_pc_wget[63:0] ;
  assign x__read_btbresponse_prediction__h4487 =
	     rx_meta_from_stage2_first_x[14:13] ;
  assign x_wget__h3123 = csr_misa_c_m ;
  always@(rx_meta_from_stage2_first_x)
  begin
    case (rx_meta_from_stage2_first_x[28:25])
      4'd3, 4'd4:
	  CASE_rx_meta_from_stage2_first_x_BITS_28_TO_25_ETC__q5 = 2'd1;
      default: CASE_rx_meta_from_stage2_first_x_BITS_28_TO_25_ETC__q5 = 2'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_eEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_loadreserved_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
	rg_stall <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_wEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wr_mispredict_ghr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 12'bxxxxxxxxxxxx /* unspecified value */  };
	wr_training_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      145'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
      end
    else
      begin
        if (rg_eEpoch_EN) rg_eEpoch <= `BSV_ASSIGNMENT_DELAY rg_eEpoch_D_IN;
	if (rg_loadreserved_addr_EN)
	  rg_loadreserved_addr <= `BSV_ASSIGNMENT_DELAY
	      rg_loadreserved_addr_D_IN;
	if (rg_stall_EN) rg_stall <= `BSV_ASSIGNMENT_DELAY rg_stall_D_IN;
	if (rg_wEpoch_EN) rg_wEpoch <= `BSV_ASSIGNMENT_DELAY rg_wEpoch_D_IN;
	if (wr_mispredict_ghr_EN)
	  wr_mispredict_ghr <= `BSV_ASSIGNMENT_DELAY wr_mispredict_ghr_D_IN;
	if (wr_training_data_EN)
	  wr_training_data <= `BSV_ASSIGNMENT_DELAY wr_training_data_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_eEpoch = 1'h0;
    rg_loadreserved_addr = 65'h0AAAAAAAAAAAAAAAA;
    rg_stall = 1'h0;
    rg_wEpoch = 1'h0;
    wr_mispredict_ghr = 13'h0AAA;
    wr_training_data = 146'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d43 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d44 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d45 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  v__h3906 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d43 ||
	   TASK_testplusargs___d44 && TASK_testplusargs___d45))
	$write("[%10d", v__h3906, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d43 ||
	   TASK_testplusargs___d44 && TASK_testplusargs___d45))
	$write("core:%2d ",
	       hartid,
	       "STAGE3: PC:%h",
	       rx_meta_from_stage2_first_x[102:39]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d43 ||
	   TASK_testplusargs___d44 && TASK_testplusargs___d45))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d53 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d54 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  TASK_testplusargs___d55 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d64 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] == 3'd0;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d67 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] == 3'd1;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d70 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] == 3'd3;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d73 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] == 3'd4;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d76 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] == 3'd2;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d92 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[31:29] != 3'd0 &&
	rx_meta_from_stage2_first_x[31:29] != 3'd1 &&
	rx_meta_from_stage2_first_x[31:29] != 3'd3 &&
	rx_meta_from_stage2_first_x[31:29] != 3'd4 &&
	rx_meta_from_stage2_first_x[31:29] != 3'd2;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d96 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd0;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d99 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd1;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d102 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd2;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d105 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd3;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d108 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd4;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d111 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd5;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d114 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd6;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d120 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd8;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d117 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] == 4'd7;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d147 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[28:25] != 4'd0 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd1 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd2 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd3 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd4 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd5 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd7 &&
	rx_meta_from_stage2_first_x[28:25] != 4'd8;
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d154 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[17];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d157 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	!rx_meta_from_stage2_first_x[17];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d161 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	!rx_meta_from_stage2_first_x[16];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d163 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[16];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d167 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	!rx_meta_from_stage2_first_x[15];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d169 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[15];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d175 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	!rx_meta_from_stage2_first_x[12];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d177 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[12];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d181 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	!rx_meta_from_stage2_first_x[11];
    TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d183 =
	(TASK_testplusargs___d53 ||
	 TASK_testplusargs___d54 && TASK_testplusargs___d55) &&
	rx_meta_from_stage2_first_x[11];
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops)
	begin
	  v__h4203 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("[%10d", v__h4203, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("core:%2d ", hartid, "STAGE3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("Stage3Meta { ", "pc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[102:39]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "funct: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[38:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "memaccess: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d64)
	$write("Load");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d67)
	$write("Store");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d70)
	$write("Fence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d73)
	$write("FenceI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d76)
	$write("Atomic");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d92)
	$write("SFence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "inst_type: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d96)
	$write("ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d99)
	$write("MEMORY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d102)
	$write("BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d105)
	$write("JAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d108)
	$write("JALR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d111)
	$write("SYSTEM_INSTR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d114)
	$write("TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d117)
	$write("WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d120)
	$write("FLOAT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d147)
	$write("MULDIV");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "epochs: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[24:23]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "rd: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[22:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "rdtype: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d154)
	$write("FRF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d157)
	$write("IRF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "word32: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d161)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d163)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "compressed: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d167)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d169)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "btbresponse: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("BTBResponse { ", "prediction: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "btbhit: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d175)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d177)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "hi: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d181)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  TASK_testplusargs_3_OR_TASK_testplusargs_4_AND_ETC___d183)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(", ", "history: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("'h%h", rx_meta_from_stage2_first_x[10:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  (TASK_testplusargs___d53 ||
	   TASK_testplusargs___d54 && TASK_testplusargs___d55))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d302 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d303 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d304 = $test$plusargs("l0");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d307 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d302 ||
	 TASK_testplusargs___d303 && TASK_testplusargs___d304);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h5951 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d307)
	$write("[%10d", v__h5951, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d307)
	$write("core:%2d ", hartid, "STAGE3: Sending ops");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d307)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d310 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d311 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d312 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d315 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d310 ||
	 TASK_testplusargs___d311 && TASK_testplusargs___d312);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h6156 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d315)
	$write("[%10d", v__h6156, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d315)
	$write("core:%2d ",
	       hartid,
	       "STAGE3: rs1avail:%b rs1:%h",
	       fwding_read_rs1[64],
	       arg1__h4776);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d315)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d320 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d321 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d322 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d325 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d320 ||
	 TASK_testplusargs___d321 && TASK_testplusargs___d322);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h6311 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d325)
	$write("[%10d", v__h6311, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d325)
	$write("core:%2d ",
	       hartid,
	       "STAGE3: rs2avail:%b rs2:%h",
	       fwding_read_rs2[64],
	       fwding_read_rs2[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d325)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d328 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d329 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d330 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d333 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d328 ||
	 TASK_testplusargs___d329 && TASK_testplusargs___d330);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h6456 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d333)
	$write("[%10d", v__h6456, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d333)
	$write("core:%2d ", hartid, "STAGE3: arg3:%h", arg3__h4777);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d333)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d338 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d339 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d340 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d343 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d338 ||
	 TASK_testplusargs___d339 && TASK_testplusargs___d340);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h6615 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d343)
	$write("[%10d", v__h6615, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d343)
	$write("core:%2d ", hartid, "STAGE3: arg4:%h", fwding_read_rs3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d343)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d346 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d347 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  TASK_testplusargs___d348 = $test$plusargs("l0");
	  #0;
	end
    NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351 =
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348);
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d370 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	fn_alu___d368[130];
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d374 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	!fn_alu___d368[130];
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d383 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	fn_alu___d368[1];
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d387 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	!fn_alu___d368[1];
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d391 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	fn_alu___d368[0];
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d395 =
	(TASK_testplusargs___d346 ||
	 TASK_testplusargs___d347 && TASK_testplusargs___d348) &&
	!fn_alu___d368[0];
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298)
	begin
	  v__h6759 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("[%10d", v__h6759, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("core:%2d ", hartid, "STAGE3: Result: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("ALU_OUT { ", "trap: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d370)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d374)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write(", ", "aluresult: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("'h%h", value__h6991);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write(", ", "redirect_pc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("'h%h", fn_alu___d368[65:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write(", ", "redirect: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d383)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d387)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write(", ", "branch_taken: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d391)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d395)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write(" }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d351)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130])
	begin
	  TASK_testplusargs___d428 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130])
	begin
	  TASK_testplusargs___d429 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130])
	begin
	  TASK_testplusargs___d430 = $test$plusargs("l0");
	  #0;
	end
    fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433 =
	fn_alu___d368[1] && !fn_alu___d368[130] &&
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430);
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d445 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d443 :
	   rx_meta_from_stage2_first_x[28:25] == 4'd0);
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d455 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d454;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d466 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d465;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d475 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d474;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d484 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d483;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d502 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d501;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d517 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d515 :
	   rx_meta_from_stage2_first_x[28:25] == 4'd6);
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d533 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d532;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d563 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d562;
    TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d547 =
	(TASK_testplusargs___d428 ||
	 TASK_testplusargs___d429 && TASK_testplusargs___d430) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d546;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130])
	begin
	  v__h7623 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433)
	$write("[%10d", v__h7623, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433)
	$write("core:%2d ", hartid, "STAGE3: Misprediction. Inst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d445)
	$write("ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d455)
	$write("MEMORY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d466)
	$write("BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d475)
	$write("JAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d484)
	$write("JALR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d502)
	$write("SYSTEM_INSTR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d517)
	$write("TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d533)
	$write("WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d547)
	$write("FLOAT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu___d368[1] &&
	  !fn_alu___d368[130] &&
	  TASK_testplusargs_28_OR_TASK_testplusargs_29_A_ETC___d563)
	$write("MULDIV");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433)
	$write(" PC:%h Target:%h NextPC:%h",
	       rx_meta_from_stage2_first_x[102:39],
	       fn_alu___d368[65:2],
	       wr_next_pc_wget[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  fn_alu_68_BIT_1_82_AND_NOT_fn_alu_68_BIT_130_6_ETC___d433)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd8))
	begin
	  TASK_testplusargs___d602 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd8))
	begin
	  TASK_testplusargs___d603 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd8))
	begin
	  TASK_testplusargs___d604 = $test$plusargs("l1");
	  #0;
	end
    IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d607 =
	(IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd9 ||
	 IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd8) &&
	(TASK_testplusargs___d602 ||
	 TASK_testplusargs___d603 && TASK_testplusargs___d604);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  (IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 ==
	   4'd9 ||
	   IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 == 4'd8))
	begin
	  v__h8419 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d607)
	$write("[%10d", v__h8419, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d607)
	$write("core:%2d ", hartid, "STAGE3: Sending multicyle ops");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d607)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8)
	begin
	  TASK_testplusargs___d616 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8)
	begin
	  TASK_testplusargs___d617 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8)
	begin
	  TASK_testplusargs___d618 = $test$plusargs("l1");
	  #0;
	end
    NOT_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d621 =
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d640 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638;
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d658 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	(IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	 IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d649) &&
	IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d652 &&
	IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d655;
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d677 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	(IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	 IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d662) &&
	rx_meta_from_stage2_first_x[28:25] != 4'd6 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d628 &&
	!fn_alu___d368[130] &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d666 &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d671;
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d688 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	(IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	 IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d662) &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d681 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d685;
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d699 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	(IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	 IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d662) &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d681;
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d713 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	(IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d644 ||
	 IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_data__ETC___d649);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d736 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d733 :
	   rx_meta_from_stage2_first_x[31:29] == 3'd1);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d722 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d719 :
	   rx_meta_from_stage2_first_x[31:29] == 3'd0);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d745 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d742 :
	   rx_meta_from_stage2_first_x[31:29] == 3'd3);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d754 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d751 :
	   rx_meta_from_stage2_first_x[31:29] == 3'd4);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d763 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d760 :
	   rx_meta_from_stage2_first_x[31:29] == 3'd2);
    TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d775 =
	(TASK_testplusargs___d616 ||
	 TASK_testplusargs___d617 && TASK_testplusargs___d618) &&
	IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_rea_ETC___d625 &&
	NOT_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_d_ETC___d638 &&
	(fwding_read_rs1_00_BIT_64_01_AND_fwding_read_r_ETC___d438 ?
	   IF_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_ETC___d772 :
	   rx_meta_from_stage2_first_x[31:29] != 3'd0 &&
	   rx_meta_from_stage2_first_x[31:29] != 3'd1 &&
	   rx_meta_from_stage2_first_x[31:29] != 3'd3 &&
	   rx_meta_from_stage2_first_x[31:29] != 3'd4 &&
	   rx_meta_from_stage2_first_x[31:29] != 3'd2);
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d640;
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d658;
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d677;
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d688;
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d699;
    rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716 =
	rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d713;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8)
	begin
	  v__h8570 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  NOT_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d621)
	$write("[%10d", v__h8570, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  NOT_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d621)
	$write("core:%2d ", hartid, "STAGE3: Enquing: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("tagged Memory ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("tagged Trap ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("tagged Regular ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("tagged System ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("Stage4System { ", "rs1_imm: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("'h%h", s4system_rs1_imm__h8789);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write(", ", "lpc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("'h%h", rx_meta_from_stage2_first_x_BITS_102_TO_39__q3[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write(", ", "csr_address: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("'h%h", fwding_read_rs3[11:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write(", ", "funct3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("'h%h",
	       rx_meta_from_stage2_first_x_BITS_38_TO_32__q2[2:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("Stage4Regular { ", "rdvalue: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("'h%h", value__h6991);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write(", ", "fflags: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d680)
	$write("'h%h", 5'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d691)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("Stage4Trap { ", "cause: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("'h%h", s4trap_cause__h8738);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d661)
	$write("'h%h", s4trap_badaddr__h8739, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d702)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("Stage4Memory { ", "memaccess: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d722)
	$write("Load");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d736)
	$write("Store");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d745)
	$write("Fence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d754)
	$write("FenceI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d763)
	$write("Atomic");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd9 &&
	  IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta_w_da_ETC___d584 != 4'd8 &&
	  TASK_testplusargs_16_OR_TASK_testplusargs_17_A_ETC___d775)
	$write("SFence");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write(", ", "nanboxing: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d643)
	$write("'h%h", nanboxing__h4788, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d716)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	  NOT_IF_fwding_read_rs1_00_BIT_64_01_AND_fwding_ETC___d298 &&
	  NOT_IF_IF_rx_meta_w_data_whas__9_THEN_rx_meta__ETC___d621)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211)
	begin
	  TASK_testplusargs___d809 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211)
	begin
	  TASK_testplusargs___d810 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211)
	begin
	  TASK_testplusargs___d811 = $test$plusargs("l0");
	  #0;
	end
    NOT_rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10__ETC___d814 =
	!rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211 &&
	(TASK_testplusargs___d809 ||
	 TASK_testplusargs___d810 && TASK_testplusargs___d811);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  !rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10_EQ_I_ETC___d211)
	begin
	  v__h5814 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10__ETC___d814)
	$write("[%10d", v__h5814, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10__ETC___d814)
	$write("core:%2d ", hartid, "STAGE3: Dropping Instructions");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_capture_latest_ops &&
	  NOT_rg_eEpoch_read__08_CONCAT_rg_wEpoch_09_10__ETC___d814)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d825 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d826 = $test$plusargs("mstage3");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  TASK_testplusargs___d827 = $test$plusargs("l1");
	  #0;
	end
    multicycle_alu_mv_delayed_output__19_BIT_5_20__ETC___d830 =
	multicycle_alu_mv_delayed_output[5] &&
	(TASK_testplusargs___d825 ||
	 TASK_testplusargs___d826 && TASK_testplusargs___d827);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output && multicycle_alu_mv_delayed_output[5])
	begin
	  v__h9304 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__19_BIT_5_20__ETC___d830)
	$write("[%10d", v__h9304, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__19_BIT_5_20__ETC___d830)
	$write("core:%2d ", hartid, "STAGE3: Enquing Delayed Result ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_delayed_output &&
	  multicycle_alu_mv_delayed_output__19_BIT_5_20__ETC___d830)
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkstage3

