{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637201429188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637201429188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 20:10:29 2021 " "Processing started: Wed Nov 17 20:10:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637201429188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637201429188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637201429188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1637201429531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/bcd_7seg.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "src/bcd_7seg.VHD" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/bcd_7seg.VHD" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637201429963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Util " "Found design unit 1: Util" {  } { { "src/Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Util.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429966 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Util-body " "Found design unit 2: Util-body" {  } { { "src/Util.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Util.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637201429966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unidadaritmeticalogica.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/unidadaritmeticalogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadAritmeticaLogica " "Found design unit 1: UnidadAritmeticaLogica" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429969 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UnidadAritmeticaLogica-body " "Found design unit 2: UnidadAritmeticaLogica-body" {  } { { "src/UnidadAritmeticaLogica.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/UnidadAritmeticaLogica.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637201429969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-UnidadDeControl " "Found design unit 1: Practica2-UnidadDeControl" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637201429971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637201429971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memoriaram.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM " "Found design unit 1: MemoriaRAM" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/MemoriaRAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MemoriaRAM-body " "Found design unit 2: MemoriaRAM-body" {  } { { "src/MemoriaRAM.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/MemoriaRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637201429974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637201429974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1637201430026 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Display_7s Practica2.vhd(34) " "VHDL Signal Declaration warning at Practica2.vhd(34): used implicit default value for signal \"Display_7s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637201430027 "|Practica2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Numero_Instruccion Practica2.vhd(49) " "Verilog HDL or VHDL warning at Practica2.vhd(49): object \"Numero_Instruccion\" assigned a value but never read" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637201430028 "|Practica2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BanderaDefault Practica2.vhd(51) " "Verilog HDL or VHDL warning at Practica2.vhd(51): object \"BanderaDefault\" assigned a value but never read" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637201430028 "|Practica2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[0\] GND " "Pin \"Display_7s\[0\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[1\] GND " "Pin \"Display_7s\[1\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[2\] GND " "Pin \"Display_7s\[2\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[3\] GND " "Pin \"Display_7s\[3\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[4\] GND " "Pin \"Display_7s\[4\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[5\] GND " "Pin \"Display_7s\[5\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[6\] GND " "Pin \"Display_7s\[6\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[7\] GND " "Pin \"Display_7s\[7\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[8\] GND " "Pin \"Display_7s\[8\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[9\] GND " "Pin \"Display_7s\[9\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[10\] GND " "Pin \"Display_7s\[10\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[11\] GND " "Pin \"Display_7s\[11\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[12\] GND " "Pin \"Display_7s\[12\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[13\] GND " "Pin \"Display_7s\[13\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[14\] GND " "Pin \"Display_7s\[14\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[15\] GND " "Pin \"Display_7s\[15\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[16\] GND " "Pin \"Display_7s\[16\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[17\] GND " "Pin \"Display_7s\[17\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[18\] GND " "Pin \"Display_7s\[18\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[19\] GND " "Pin \"Display_7s\[19\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[20\] GND " "Pin \"Display_7s\[20\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[21\] GND " "Pin \"Display_7s\[21\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[22\] GND " "Pin \"Display_7s\[22\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[23\] GND " "Pin \"Display_7s\[23\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[24\] GND " "Pin \"Display_7s\[24\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[25\] GND " "Pin \"Display_7s\[25\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[26\] GND " "Pin \"Display_7s\[26\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[27\] GND " "Pin \"Display_7s\[27\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[28\] GND " "Pin \"Display_7s\[28\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[29\] GND " "Pin \"Display_7s\[29\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[30\] GND " "Pin \"Display_7s\[30\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[31\] GND " "Pin \"Display_7s\[31\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[32\] GND " "Pin \"Display_7s\[32\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[33\] GND " "Pin \"Display_7s\[33\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[34\] GND " "Pin \"Display_7s\[34\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[35\] GND " "Pin \"Display_7s\[35\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[36\] GND " "Pin \"Display_7s\[36\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[37\] GND " "Pin \"Display_7s\[37\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[38\] GND " "Pin \"Display_7s\[38\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[39\] GND " "Pin \"Display_7s\[39\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[40\] GND " "Pin \"Display_7s\[40\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[41\] GND " "Pin \"Display_7s\[41\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[42\] GND " "Pin \"Display_7s\[42\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[43\] GND " "Pin \"Display_7s\[43\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[44\] GND " "Pin \"Display_7s\[44\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[45\] GND " "Pin \"Display_7s\[45\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[46\] GND " "Pin \"Display_7s\[46\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[47\] GND " "Pin \"Display_7s\[47\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[48\] GND " "Pin \"Display_7s\[48\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[49\] GND " "Pin \"Display_7s\[49\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[50\] GND " "Pin \"Display_7s\[50\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[51\] GND " "Pin \"Display_7s\[51\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[52\] GND " "Pin \"Display_7s\[52\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[53\] GND " "Pin \"Display_7s\[53\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[54\] GND " "Pin \"Display_7s\[54\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_7s\[55\] GND " "Pin \"Display_7s\[55\]\" is stuck at GND" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637201430568 "|Practica2|Display_7s[55]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1637201430568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1637201430661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1637201430910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1637201430910 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[0\] " "No output dependent on input pin \"Entrada_Datos\[0\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[1\] " "No output dependent on input pin \"Entrada_Datos\[1\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[2\] " "No output dependent on input pin \"Entrada_Datos\[2\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[3\] " "No output dependent on input pin \"Entrada_Datos\[3\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[4\] " "No output dependent on input pin \"Entrada_Datos\[4\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[5\] " "No output dependent on input pin \"Entrada_Datos\[5\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Entrada_Datos\[6\] " "No output dependent on input pin \"Entrada_Datos\[6\]\"" {  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1637201430940 "|Practica2|Entrada_Datos[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1637201430940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1637201430940 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1637201430940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1637201430940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1637201430940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637201430966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 20:10:30 2021 " "Processing ended: Wed Nov 17 20:10:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637201430966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637201430966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637201430966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201430966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637201432054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637201432054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 20:10:31 2021 " "Processing started: Wed Nov 17 20:10:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637201432054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637201432054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637201432054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1637201432119 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1637201432136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201432182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201432182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201432182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1637201432414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1637201432429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1637201432891 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1637201432891 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637201432893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637201432893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637201432893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637201432893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1637201432893 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1637201432893 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1637201432895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1637201434379 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1637201434380 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1637201434381 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1637201434381 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1637201434381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1637201434390 ""}  } { { "src/Practica2.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/src/Practica2.vhd" 24 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1637201434390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1637201434711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637201434719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1637201434719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637201434719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1637201434720 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1637201434720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1637201434720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1637201434720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1637201434721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1637201434721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1637201434721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637201434771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1637201439030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637201439081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1637201439085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1637201440065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637201440065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1637201440693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1637201442888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1637201442888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637201443543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1637201443545 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1637201443545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637201443608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637201443902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637201443951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637201444231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1637201444567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg " "Generated suppressed messages file C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/output_files/Practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1637201445601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637201445844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 20:10:45 2021 " "Processing ended: Wed Nov 17 20:10:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637201445844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637201445844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637201445844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201445844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637201447014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637201447014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 20:10:46 2021 " "Processing started: Wed Nov 17 20:10:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637201447014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637201447014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637201447014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1637201449981 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1637201450063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637201451002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 20:10:51 2021 " "Processing ended: Wed Nov 17 20:10:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637201451002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637201451002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637201451002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201451002 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1637201451588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637201452231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637201452232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 20:10:51 2021 " "Processing started: Wed Nov 17 20:10:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637201452232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637201452232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica2 -c Practica2 " "Command: quartus_sta Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637201452232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1637201452314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1637201452532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201452532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201452582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1637201452582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1637201452850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1637201452850 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1637201452850 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1637201452850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1637201453132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637201453132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1637201453133 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1637201453142 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637201453144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637201453144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.723 " "Worst-case setup slack is -0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723        -0.994 clk  " "   -0.723        -0.994 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 clk  " "    0.405         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.570 clk  " "   -3.000        -5.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453156 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1637201453172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1637201453185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1637201453574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637201453603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637201453606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637201453606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.550 " "Worst-case setup slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -0.709 clk  " "   -0.550        -0.709 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 clk  " "    0.356         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.570 clk  " "   -3.000        -5.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453618 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1637201453635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1637201453785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.160 " "Worst-case setup slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 clk  " "    0.160         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 clk  " "    0.184         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1637201453799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1637201453799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1637201453799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.120 clk  " "   -3.000        -5.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1637201453802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1637201453802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1637201454147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1637201454147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637201454202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 20:10:54 2021 " "Processing ended: Wed Nov 17 20:10:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637201454202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637201454202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637201454202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201454202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637201455365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637201455365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 20:10:55 2021 " "Processing started: Wed Nov 17 20:10:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637201455365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637201455365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637201455365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_85c_slow.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_85c_slow.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_0c_slow.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_0c_slow.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_min_1200mv_0c_fast.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_min_1200mv_0c_fast.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2.vho C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2.vho in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_85c_vhd_slow.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_7_1200mv_0c_vhd_slow.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_min_1200mv_0c_vhd_fast.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica2_vhd.sdo C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/ simulation " "Generated file Practica2_vhd.sdo in folder \"C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1637201455966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637201456012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 20:10:56 2021 " "Processing ended: Wed Nov 17 20:10:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637201456012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637201456012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637201456012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201456012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637201456592 ""}
