// Seed: 3901018776
`define pp_0 (  pp_1  ,  pp_2  )  0
`timescale 1ps / 1 ps `default_nettype wire
module module_0;
  logic id_0 = id_0;
  type_6(
      1, 1, ~id_1[1] & id_2
  );
  logic id_3, id_4;
endmodule
