$date
	Fri May 16 14:57:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_reconocedorPatrones $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 + state [2:0] $end
$upscope $end
$scope task apply_input $end
$var reg 1 , val $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
x,
b0 +
b0 *
1$
0#
0"
0!
$end
#1
1"
#2
0"
0$
#3
1"
#4
b1 *
0"
1#
1,
#5
b1 +
1"
#6
b10 *
0"
0#
0,
#7
b0 *
b10 +
1"
#8
b11 *
0"
1#
1,
#9
b100 *
b11 +
1"
#10
0"
#11
b1 *
1!
b100 +
1"
#12
0"
#13
0!
b1 +
1"
#14
b10 *
0"
0#
0,
#15
b0 *
b10 +
1"
#16
b11 *
0"
1#
1,
#17
b100 *
b11 +
1"
#18
b10 *
0"
0#
0,
#19
b0 *
b10 +
1"
#20
b11 *
0"
1#
1,
#21
b100 *
b11 +
1"
#22
b10 *
0"
0#
0,
#23
b0 *
b10 +
1"
#24
b11 *
0"
1#
1,
#25
b100 *
b11 +
1"
#26
b10 *
0"
0#
0,
#27
b0 *
b10 +
1"
#28
b11 *
0"
1#
1,
#29
b100 *
b11 +
1"
#30
0"
#31
b1 *
1!
b100 +
1"
#32
0"
