--part 4

LIBRARY ieee ;
USE ieee.std_logic_1164.all;
 
ENTITY part4 IS
PORT ( D, Clk : IN STD_LOGIC ;
		sync_reset: in std_logic;  
		Qa, Qb, Qc : OUT STD_LOGIC);
END part4 ;
 
ARCHITECTURE Behavior OF part4 IS
BEGIN
 
	PROCESS ( D, Clk )
	BEGIN
		IF Clk = '1' THEN
		Qa <= D ; 
		END IF;
	END PROCESS ;
	PROCESS ( D, Clk )
	BEGIN
		if(rising_edge(Clk)) then
		Qb <= D;  
		END IF;
	END PROCESS ;
	PROCESS ( D, Clk )
	BEGIN
		if(falling_edge(Clk)) then
		Qc <= D;  
		END IF;
	END PROCESS;
END Behavior ;

