/***
 * THIS FILE IS AUTOMATICALLY GENERATED
 * Do not edit this file. It will be overwritten when the configure script is run.
 ***/

MEMORY_CONTROLLER DRAM(1.0, 6400, 12.5, 12.5, 12.5, 7.5);
VirtualMemory vmem(4096, 5, 200, DRAM);
CACHE::NonTranslatingQueues LLC_queues{1.6, 48, 32, 48, 5, 39, champsim::lg2(64), 0};
CACHE LLC{"LLC", 1.6, 4096, 12, 64, 1, 1, 1, champsim::lg2(64), 0, 0, 0, (1 << LOAD) | (1 << PREFETCH), LLC_queues, &DRAM, CACHE::pprefetcherDno, CACHE::rreplacementDsrrip};
CACHE::NonTranslatingQueues cpu0_L2C_queues{1.6, 48, 32, 48, 5, 9, champsim::lg2(64), 0};
CACHE cpu0_L2C{"cpu0_L2C", 1.6, 1024, 20, 48, 1, 1, 1, champsim::lg2(64), 0, 0, 0, (1 << LOAD) | (1 << PREFETCH), cpu0_L2C_queues, &LLC, CACHE::pprefetcherDno, CACHE::rreplacementDlru};
CACHE::TranslatingQueues cpu0_L1D_queues{1.6, 64, 32, 64, 5, 4, champsim::lg2(64), 1};
CACHE cpu0_L1D{"cpu0_L1D", 1.6, 64, 12, 16, 1, 3, 3, champsim::lg2(64), 0, 1, 0, (1 << LOAD) | (1 << PREFETCH), cpu0_L1D_queues, &cpu0_L2C, CACHE::pprefetcherDip_stride, CACHE::rreplacementDlru};
PageTableWalker cpu0_PTW("cpu0_PTW", 0, 1.6, {{1, 2}, {1, 4}, {2, 4}, {4, 8}}, 16, 5, 2, 2, 1, &cpu0_L1D, vmem);
CACHE::NonTranslatingQueues cpu0_STLB_queues{1.6, 32, 0, 32, 0, 7, champsim::lg2(4096), 0};
CACHE cpu0_STLB{"cpu0_STLB", 1.6, 128, 16, 16, 1, 1, 1, champsim::lg2(4096), 0, 0, 0, (1 << LOAD) | (1 << PREFETCH), cpu0_STLB_queues, &cpu0_PTW, CACHE::pprefetcherDno, CACHE::rreplacementDlru};
CACHE::NonTranslatingQueues cpu0_DTLB_queues{1.6, 16, 0, 16, 0, 0, champsim::lg2(4096), 1};
CACHE cpu0_DTLB{"cpu0_DTLB", 1.6, 16, 6, 8, 1, 2, 2, champsim::lg2(4096), 0, 1, 0, (1 << LOAD) | (1 << PREFETCH), cpu0_DTLB_queues, &cpu0_STLB, CACHE::pprefetcherDno, CACHE::rreplacementDlru};
CACHE::NonTranslatingQueues cpu0_ITLB_queues{1.6, 16, 0, 16, 0, 0, champsim::lg2(4096), 1};
CACHE cpu0_ITLB{"cpu0_ITLB", 1.6, 32, 8, 8, 1, 2, 2, champsim::lg2(4096), 0, 1, 1, (1 << LOAD) | (1 << PREFETCH), cpu0_ITLB_queues, &cpu0_STLB, CACHE::pprefetcherDno, CACHE::rreplacementDlru};
CACHE::TranslatingQueues cpu0_L1I_queues{1.6, 64, 32, 64, 0, 3, champsim::lg2(64), 1};
CACHE cpu0_L1I{"cpu0_L1I", 1.6, 64, 8, 16, 1, 2, 2, champsim::lg2(64), 0, 1, 1, (1 << LOAD) | (1 << PREFETCH), cpu0_L1I_queues, &cpu0_L2C, CACHE::pprefetcherDno_instr, CACHE::rreplacementDlru};
O3_CPU cpu0{0, 1.6, {64, 8, {champsim::lg2(32)}, {champsim::lg2(32)}},64, 8, 32, 192, 32, 32, 512, 192, 114, 16, 6, 6, 128, 12, 3, 2, 12, 1, 1, 1, 0, 0, &cpu0_L1I, cpu0_L1I.MAX_TAG, &cpu0_L1D, cpu0_L1D.MAX_TAG, O3_CPU::bbranchDtage_sc_l, O3_CPU::tbtbDtwolevel_btb_1Ke_32Ke_gshare_ittage};
std::vector<std::reference_wrapper<O3_CPU>> ooo_cpu {{
cpu0
}};
std::vector<std::reference_wrapper<CACHE>> caches {{
cpu0_L1I, cpu0_ITLB, cpu0_DTLB, cpu0_STLB, cpu0_L1D, cpu0_L2C, LLC
}};
std::vector<std::reference_wrapper<PageTableWalker>> ptws {{
cpu0_PTW
}};
std::vector<std::reference_wrapper<champsim::operable>> operables {{
cpu0,
cpu0_PTW,
LLC, LLC_queues, cpu0_L2C, cpu0_L2C_queues, cpu0_L1D, cpu0_L1D_queues, cpu0_STLB, cpu0_STLB_queues, cpu0_DTLB, cpu0_DTLB_queues, cpu0_ITLB, cpu0_ITLB_queues, cpu0_L1I, cpu0_L1I_queues,
DRAM
}};

void init_structures() {
  cpu0_L1D_queues.lower_level = &cpu0_DTLB;
  cpu0_L1I_queues.lower_level = &cpu0_ITLB;
}