#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Sep  1 20:17:43 2024
# Process ID: 2612
# Current directory: C:/Users/dzemi/Desktop/AES-256-SystemVerilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1244 C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.xpr
# Log file: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/vivado.log
# Journal file: C:/Users/dzemi/Desktop/AES-256-SystemVerilog\vivado.jou
# Running On        :DESKTOP-95HTTJA
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor         
# CPU Frequency     :3693 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :68626 MB
# Swap memory       :10200 MB
# Total Virtual     :78827 MB
# Available Virtual :71445 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dzemi/Desktop/VivadoProjects/AES_VERILOG' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/dzemi/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1674.805 ; gain = 479.801
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top SubBytes [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/AddRoundKey.dcp
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:41]
[Sun Sep  1 21:03:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:41]
[Sun Sep  1 21:05:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16764
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.438 ; gain = 408.602
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 's_box' is not declared [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:40]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:45]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2252.141 ; gain = 518.305
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2252.141 ; gain = 518.305
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.141 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (1#1) [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.605 ; gain = 10.465
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  1 21:11:02 2024
| Host         : DESKTOP-95HTTJA running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.605 ; gain = 10.465
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.605 ; gain = 10.465
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Sep  1 21:11:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/SubBytes.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
launch_runs synth_1 -jobs 16
[Sun Sep  1 21:13:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2279.621 ; gain = 13.250
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '$readmemh' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:32]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:47]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.766 ; gain = 37.395
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.766 ; gain = 37.395
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '$readmemh' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:34]
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:50]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.766 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '$readmemh' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:34]
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:50]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.766 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '$readmemh' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:34]
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:50]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.766 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.766 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
ERROR: [Common 17-180] Spawn failed: No error
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2319.582 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-2716] syntax error near '$readmemh' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:34]
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:35]
INFO: [Synth 8-10285] module 'SubBytes' is ignored due to previous errors [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:50]
INFO: [Synth 8-9084] Verilog file 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv' ignored due to errors
ERROR: [Synth 8-439] module 'SubBytes' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2319.582 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.582 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2343.449 ; gain = 23.867
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (1#1) [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.449 ; gain = 23.867
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  1 21:29:46 2024
| Host         : DESKTOP-95HTTJA running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.449 ; gain = 23.867
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.449 ; gain = 23.867
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/SubBytes.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
Command: synth_design -top SubBytes -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2343.449 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-3876] $readmem data file 's_box.mem' is read successfully [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (1#1) [C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.449 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  1 21:30:02 2024
| Host         : DESKTOP-95HTTJA running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.449 ; gain = 0.000
launch_runs synth_1 -jobs 16
[Sun Sep  1 21:30:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AddRoundKey'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AddRoundKey' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/r_con.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/s_box.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/inv_s_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AddRoundKey_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/AddRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AddRoundKey_behav xil_defaultlib.AddRoundKey xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AddRoundKey_behav xil_defaultlib.AddRoundKey xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddRoundKey_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddRoundKey_behav -key {Behavioral:sim_1:Functional:AddRoundKey} -tclbatch {AddRoundKey.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AddRoundKey.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddRoundKey_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2351.840 ; gain = 8.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SubBytes [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\SubBytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.srcs\sources_1\new\AddRoundKey.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SubBytes'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'SubBytes' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/r_con.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/s_box.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim/inv_s_box.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj SubBytes_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.srcs/sources_1/new/SubBytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SubBytes_behav xil_defaultlib.SubBytes xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SubBytes_behav xil_defaultlib.SubBytes xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.glbl
Built simulation snapshot SubBytes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SubBytes_behav -key {Behavioral:sim_1:Functional:SubBytes} -tclbatch {SubBytes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source SubBytes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SubBytes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2355.102 ; gain = 0.891
add_force {/SubBytes/input_state} -radix hex {0 0ns}
add_force {/SubBytes/rst} -radix hex {0 0ns}
add_force {/SubBytes/clk} -radix bin {0 0ns} {1 500ps} -repeat_every 1000ps
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_force {/SubBytes/input_state} -radix hex {63636363636363636363636363636363 0ns}
run 1 ns
add_force {/SubBytes/input_state} -radix hex {fbfbfbfbfbfbfbfbfbfbfbfbfbfbfbfb 0ns}
run 1 ns
add_force {/SubBytes/input_state} -radix hex {99989898999898989998989899989898 0ns}
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
