Analysis & Synthesis report for processor_6_with_mul
Sat Jul 05 19:41:35 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 15. Source assignments for memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 16. Source assignments for memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 17. Source assignments for memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 18. Parameter Settings for User Entity Instance: flip_flop:flipflop_0
 19. Parameter Settings for User Entity Instance: flip_flop:flipflop_STF
 20. Parameter Settings for User Entity Instance: flip_flop:flipflop_1
 21. Parameter Settings for User Entity Instance: flip_flop:flipflop_2
 22. Parameter Settings for User Entity Instance: flip_flop:flipflop_3
 23. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c0
 24. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c1
 25. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c2
 26. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c3
 27. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c4
 28. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c5
 29. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c6
 30. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c7
 31. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c8
 32. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c9
 33. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c10
 34. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c11
 35. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c12
 36. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c13
 37. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c14
 38. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c15
 39. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c16
 40. Parameter Settings for User Entity Instance: MWCS:MWCS|flip_flop:flipflop_0
 41. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c17
 42. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c18
 43. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c19
 44. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c20
 45. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c21
 46. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c22
 47. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c23
 48. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c24
 49. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c25
 50. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c26
 51. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c27
 52. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c28
 53. Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c29
 54. Parameter Settings for User Entity Instance: MWCS:MWCS|flip_flop:flipflop_1
 55. Parameter Settings for User Entity Instance: flip_flop:flipflop_4
 56. Parameter Settings for User Entity Instance: memory:memory_0|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: memory:memory_1|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: memory:memory_2|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: memory:memory_3|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: flip_flop:flipflop_5
 61. Parameter Settings for User Entity Instance: flip_flop:flipflop_U
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "flip_flop:flipflop_U"
 64. Port Connectivity Checks: "flip_flop:flipflop_5"
 65. Port Connectivity Checks: "memory:memory_3"
 66. Port Connectivity Checks: "memory:memory_2"
 67. Port Connectivity Checks: "memory:memory_1"
 68. Port Connectivity Checks: "memory:memory_0"
 69. Port Connectivity Checks: "flip_flop:flipflop_4"
 70. Port Connectivity Checks: "MWCS:MWCS|flip_flop:flipflop_1"
 71. Port Connectivity Checks: "MWCS:MWCS|CSA:c29"
 72. Port Connectivity Checks: "MWCS:MWCS|CSA:c28"
 73. Port Connectivity Checks: "MWCS:MWCS|CSA:c27"
 74. Port Connectivity Checks: "MWCS:MWCS|CSA:c26"
 75. Port Connectivity Checks: "MWCS:MWCS|CSA:c25"
 76. Port Connectivity Checks: "MWCS:MWCS|CSA:c24"
 77. Port Connectivity Checks: "MWCS:MWCS|CSA:c23"
 78. Port Connectivity Checks: "MWCS:MWCS|CSA:c22"
 79. Port Connectivity Checks: "MWCS:MWCS|CSA:c21"
 80. Port Connectivity Checks: "MWCS:MWCS|CSA:c20"
 81. Port Connectivity Checks: "MWCS:MWCS|CSA:c19"
 82. Port Connectivity Checks: "MWCS:MWCS|CSA:c18"
 83. Port Connectivity Checks: "MWCS:MWCS|CSA:c17"
 84. Port Connectivity Checks: "MWCS:MWCS|flip_flop:flipflop_0"
 85. Port Connectivity Checks: "MWCS:MWCS|CSA:c16"
 86. Port Connectivity Checks: "MWCS:MWCS|CSA:c15"
 87. Port Connectivity Checks: "MWCS:MWCS|CSA:c14"
 88. Port Connectivity Checks: "MWCS:MWCS|CSA:c13"
 89. Port Connectivity Checks: "MWCS:MWCS|CSA:c12"
 90. Port Connectivity Checks: "MWCS:MWCS|CSA:c11"
 91. Port Connectivity Checks: "MWCS:MWCS|CSA:c10"
 92. Port Connectivity Checks: "MWCS:MWCS|CSA:c9"
 93. Port Connectivity Checks: "MWCS:MWCS|CSA:c8"
 94. Port Connectivity Checks: "MWCS:MWCS|CSA:c7"
 95. Port Connectivity Checks: "MWCS:MWCS|CSA:c6"
 96. Port Connectivity Checks: "MWCS:MWCS|CSA:c5"
 97. Port Connectivity Checks: "MWCS:MWCS|CSA:c4"
 98. Port Connectivity Checks: "MWCS:MWCS|CSA:c3"
 99. Port Connectivity Checks: "MWCS:MWCS|CSA:c2"
100. Port Connectivity Checks: "MWCS:MWCS|CSA:c1"
101. Port Connectivity Checks: "MWCS:MWCS|CSA:c0"
102. Port Connectivity Checks: "flip_flop:flipflop_3"
103. Port Connectivity Checks: "flip_flop:flipflop_2"
104. Port Connectivity Checks: "flip_flop:flipflop_1"
105. Port Connectivity Checks: "adder:adder_0"
106. Port Connectivity Checks: "flip_flop:flipflop_STF"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jul 05 19:41:34 2025       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; processor_6_with_mul                        ;
; Top-level Entity Name           ; processor_6_with_mul                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2462                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,048,576                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                      ;
; Top-level entity name                                                           ; processor_6_with_mul ; processor_6_with_mul ;
; Family name                                                                     ; Cyclone V            ; Cyclone V            ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../../MultWithCarrySave/MWCS.sv                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv                         ;         ;
; ../../MultWithCarrySave/CSA.v                                ; yes             ; User Verilog HDL File        ; C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/CSA.v                           ;         ;
; ../../../pipelined_5_stage/register_up/rtl/register_up.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv                    ;         ;
; ../../../single_cycle_processor/opdecoder/rtl/opdecoder.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv                   ;         ;
; ../../../single_cycle_processor/memory/rtl/memory.v          ; yes             ; User Wizard-Generated File   ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v                          ;         ;
; ../../../single_cycle_processor/flipflop/rtl/flip_flop.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv                    ;         ;
; ../../../single_cycle_processor/extend/rtl/extend.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv                         ;         ;
; ../../../single_cycle_processor/controller/rtl/controller.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv                 ;         ;
; ../../../single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv                 ;         ;
; ../../../single_cycle_processor/ALU/rtl/ALU.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv                               ;         ;
; ../../../single_cycle_processor/adder/rtl/adder.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv                           ;         ;
; ../../hazardunit_up/rtl/hazardunit_up.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv                ;         ;
; ../../forwordingunit_up/rtl/forwordingunit_up.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv        ;         ;
; ../rtl/processor_6_with_mul.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv  ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal191.inc                                               ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                       ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                 ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_5nq2.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/altsyncram_5nq2.tdf ;         ;
; db/decode_8la.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/decode_8la.tdf      ;         ;
; db/decode_11a.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/decode_11a.tdf      ;         ;
; db/mux_ofb.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/mux_ofb.tdf         ;         ;
+--------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3398        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 5239        ;
;     -- 7 input functions                    ; 30          ;
;     -- 6 input functions                    ; 1444        ;
;     -- 5 input functions                    ; 498         ;
;     -- 4 input functions                    ; 1102        ;
;     -- <=3 input functions                  ; 2165        ;
;                                             ;             ;
; Dedicated logic registers                   ; 2462        ;
;                                             ;             ;
; I/O pins                                    ; 67          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1048576     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 3369        ;
; Total fan-out                               ; 33579       ;
; Average fan-out                             ; 4.22        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |processor_6_with_mul                     ; 5239 (204)          ; 2462 (0)                  ; 1048576           ; 0          ; 67   ; 0            ; |processor_6_with_mul                                                                                                         ; processor_6_with_mul ; work         ;
;    |ALU:ALU|                              ; 155 (155)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|ALU:ALU                                                                                                 ; ALU                  ; work         ;
;    |MWCS:MWCS|                            ; 2012 (65)           ; 657 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS                                                                                               ; MWCS                 ; work         ;
;       |CSA:c0|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c0                                                                                        ; CSA                  ; work         ;
;       |CSA:c10|                           ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c10                                                                                       ; CSA                  ; work         ;
;       |CSA:c11|                           ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c11                                                                                       ; CSA                  ; work         ;
;       |CSA:c12|                           ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c12                                                                                       ; CSA                  ; work         ;
;       |CSA:c13|                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c13                                                                                       ; CSA                  ; work         ;
;       |CSA:c14|                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c14                                                                                       ; CSA                  ; work         ;
;       |CSA:c15|                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c15                                                                                       ; CSA                  ; work         ;
;       |CSA:c16|                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c16                                                                                       ; CSA                  ; work         ;
;       |CSA:c17|                           ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c17                                                                                       ; CSA                  ; work         ;
;       |CSA:c19|                           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c19                                                                                       ; CSA                  ; work         ;
;       |CSA:c1|                            ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c1                                                                                        ; CSA                  ; work         ;
;       |CSA:c20|                           ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c20                                                                                       ; CSA                  ; work         ;
;       |CSA:c21|                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c21                                                                                       ; CSA                  ; work         ;
;       |CSA:c22|                           ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c22                                                                                       ; CSA                  ; work         ;
;       |CSA:c23|                           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c23                                                                                       ; CSA                  ; work         ;
;       |CSA:c24|                           ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c24                                                                                       ; CSA                  ; work         ;
;       |CSA:c25|                           ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c25                                                                                       ; CSA                  ; work         ;
;       |CSA:c26|                           ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c26                                                                                       ; CSA                  ; work         ;
;       |CSA:c27|                           ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c27                                                                                       ; CSA                  ; work         ;
;       |CSA:c28|                           ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c28                                                                                       ; CSA                  ; work         ;
;       |CSA:c29|                           ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c29                                                                                       ; CSA                  ; work         ;
;       |CSA:c2|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c2                                                                                        ; CSA                  ; work         ;
;       |CSA:c3|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c3                                                                                        ; CSA                  ; work         ;
;       |CSA:c4|                            ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c4                                                                                        ; CSA                  ; work         ;
;       |CSA:c5|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c5                                                                                        ; CSA                  ; work         ;
;       |CSA:c6|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c6                                                                                        ; CSA                  ; work         ;
;       |CSA:c7|                            ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c7                                                                                        ; CSA                  ; work         ;
;       |CSA:c8|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c8                                                                                        ; CSA                  ; work         ;
;       |CSA:c9|                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|CSA:c9                                                                                        ; CSA                  ; work         ;
;       |flip_flop:flipflop_0|              ; 0 (0)               ; 534 (534)                 ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|flip_flop:flipflop_0                                                                          ; flip_flop            ; work         ;
;       |flip_flop:flipflop_1|              ; 0 (0)               ; 123 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|MWCS:MWCS|flip_flop:flipflop_1                                                                          ; flip_flop            ; work         ;
;    |adder:adder_0|                        ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|adder:adder_0                                                                                           ; adder                ; work         ;
;    |adder:adder_1|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|adder:adder_1                                                                                           ; adder                ; work         ;
;    |controller:controller|                ; 21 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|controller:controller                                                                                   ; controller           ; work         ;
;       |opdecoder:opdecoder|               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|controller:controller|opdecoder:opdecoder                                                               ; opdecoder            ; work         ;
;    |extend:extend|                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|extend:extend                                                                                           ; extend               ; work         ;
;    |flip_flop:flipflop_0|                 ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_0                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_1|                 ; 0 (0)               ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_1                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_2|                 ; 30 (30)             ; 175 (175)                 ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_2                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_3|                 ; 37 (37)             ; 196 (196)                 ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_3                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_4|                 ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_4                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_5|                 ; 32 (32)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_5                                                                                    ; flip_flop            ; work         ;
;    |flip_flop:flipflop_STF|               ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_STF                                                                                  ; flip_flop            ; work         ;
;    |flip_flop:flipflop_U|                 ; 0 (0)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|flip_flop:flipflop_U                                                                                    ; flip_flop            ; work         ;
;    |forwardingunit_up:forwardingunit_up|  ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|forwardingunit_up:forwardingunit_up                                                                     ; forwardingunit_up    ; work         ;
;    |hazardUnit_up:hazardUnit_up|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|hazardUnit_up:hazardUnit_up                                                                             ; hazardUnit_up        ; work         ;
;    |memory:memory_0|                      ; 0 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_0                                                                                         ; memory               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_0|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;          |altsyncram_5nq2:auto_generated| ; 0 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2      ; work         ;
;    |memory:memory_1|                      ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_1                                                                                         ; memory               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_1|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;          |altsyncram_5nq2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2      ; work         ;
;    |memory:memory_2|                      ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_2                                                                                         ; memory               ; work         ;
;       |altsyncram:altsyncram_component|   ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_2|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;          |altsyncram_5nq2:auto_generated| ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2      ; work         ;
;             |decode_11a:rden_decode_a|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a ; decode_11a           ; work         ;
;             |decode_11a:rden_decode_b|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_b ; decode_11a           ; work         ;
;    |memory:memory_3|                      ; 10 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3                                                                                         ; memory               ; work         ;
;       |altsyncram:altsyncram_component|   ; 10 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3|altsyncram:altsyncram_component                                                         ; altsyncram           ; work         ;
;          |altsyncram_5nq2:auto_generated| ; 10 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2      ; work         ;
;             |decode_11a:rden_decode_a|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a ; decode_11a           ; work         ;
;             |decode_11a:rden_decode_b|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_b ; decode_11a           ; work         ;
;             |decode_8la:decode3|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_8la:decode3       ; decode_8la           ; work         ;
;    |register_up:register_up|              ; 2632 (2632)         ; 1056 (1056)               ; 0                 ; 0          ; 0    ; 0            ; |processor_6_with_mul|register_up:register_up                                                                                 ; register_up          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------+
; memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif ;
; memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif ;
; memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif ;
; memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif ;
+-------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_6_with_mul|memory:memory_0 ; ../../../single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_6_with_mul|memory:memory_1 ; ../../../single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_6_with_mul|memory:memory_2 ; ../../../single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_6_with_mul|memory:memory_3 ; ../../../single_cycle_processor/memory/rtl/memory.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; MWCS:MWCS|flip_flop:flipflop_1|q[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; MWCS:MWCS|flip_flop:flipflop_0|q[35..37,71,107..109,144..149,184..187,226,227,266..269,304..309,344..347,386,427..429,464..469,504..506] ; Stuck at GND due to stuck port data_in                                                                      ;
; MWCS:MWCS|flip_flop:flipflop_1|q[2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; MWCS:MWCS|flip_flop:flipflop_0|q[110,143,150,183,270,303]                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; MWCS:MWCS|flip_flop:flipflop_1|q[3..6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0]                                          ; Merged with memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0]                                          ; Merged with memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; flip_flop:flipflop_3|q[73]                                                                                                               ; Merged with flip_flop:flipflop_3|q[33]                                                                      ;
; flip_flop:flipflop_3|q[72]                                                                                                               ; Merged with flip_flop:flipflop_3|q[32]                                                                      ;
; flip_flop:flipflop_3|q[21..31]                                                                                                           ; Merged with flip_flop:flipflop_3|q[20]                                                                      ;
; flip_flop:flipflop_2|q[43]                                                                                                               ; Merged with flip_flop:flipflop_2|q[112]                                                                     ;
; flip_flop:flipflop_2|q[42]                                                                                                               ; Merged with flip_flop:flipflop_2|q[111]                                                                     ;
; flip_flop:flipflop_1|q[44]                                                                                                               ; Merged with flip_flop:flipflop_1|q[12]                                                                      ;
; flip_flop:flipflop_1|q[43]                                                                                                               ; Merged with flip_flop:flipflop_1|q[11]                                                                      ;
; flip_flop:flipflop_2|q[94..99,101..105]                                                                                                  ; Merged with flip_flop:flipflop_2|q[100]                                                                     ;
; register_up:register_up|reg_temp[0][31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][30]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][29]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][28]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][27]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][26]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][25]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][24]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][23]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][22]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][21]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][20]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][19]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][18]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][17]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][16]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][15]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][14]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][13]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][12]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][11]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][10]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][9]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][8]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][5]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; register_up:register_up|reg_temp[0][0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 130                                                                                                  ;                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; MWCS:MWCS|flip_flop:flipflop_1|q[1]   ; Stuck at GND              ; register_up:register_up|reg_temp[0][31], register_up:register_up|reg_temp[0][30], ;
;                                       ; due to stuck port data_in ; register_up:register_up|reg_temp[0][29], register_up:register_up|reg_temp[0][28]  ;
; MWCS:MWCS|flip_flop:flipflop_0|q[267] ; Stuck at GND              ; MWCS:MWCS|flip_flop:flipflop_1|q[3], MWCS:MWCS|flip_flop:flipflop_1|q[4]          ;
;                                       ; due to stuck port data_in ;                                                                                   ;
; MWCS:MWCS|flip_flop:flipflop_0|q[268] ; Stuck at GND              ; MWCS:MWCS|flip_flop:flipflop_1|q[5]                                               ;
;                                       ; due to stuck port data_in ;                                                                                   ;
; MWCS:MWCS|flip_flop:flipflop_0|q[269] ; Stuck at GND              ; MWCS:MWCS|flip_flop:flipflop_1|q[6]                                               ;
;                                       ; due to stuck port data_in ;                                                                                   ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2462  ;
; Number of registers using Synchronous Clear  ; 2448  ;
; Number of registers using Synchronous Load   ; 57    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 302   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_3|q[154]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_3|q[208]                           ;
; 3:1                ; 255 bits  ; 510 LEs       ; 0 LEs                ; 510 LEs                ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[66]                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_3|q[202]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_5|q[67]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[216]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[92]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[78]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[83]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_0|q[1]                             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 0 LEs                ; 51 LEs                 ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_0|q[31]                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |processor_6_with_mul|flip_flop:flipflop_2|q[209]                           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |processor_6_with_mul|register_up:register_up|read_data1[2]                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |processor_6_with_mul|register_up:register_up|read_data2[17]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_6_with_mul|forwardingunit_up:forwardingunit_up|forword_path_A[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_6_with_mul|forwardingunit_up:forwardingunit_up|forword_path_B[0] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|B32[22]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|PCNext[2]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor_6_with_mul|PCNext[13]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[31][7]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[30][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[29][31]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[28][22]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[27][22]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[26][19]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[25][17]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[24][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[23][5]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[22][10]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[21][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[20][27]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[19][7]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[18][10]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[17][21]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[16][21]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[15][21]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[14][21]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[13][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[12][13]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[11][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[10][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[9][0]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[8][24]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[7][29]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[6][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[5][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[4][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[3][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[2][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[1][22]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|register_up:register_up|register[0][22]               ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |processor_6_with_mul|ALU:ALU|Mux11                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|Instr[3]                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |processor_6_with_mul|WriteDataW[17]                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_STF ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 33    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 107   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 217   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 209   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c5 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c6 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c8 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c9 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 34    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c10 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c11 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c12 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c13 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c14 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c15 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 40    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c16 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 36    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|flip_flop:flipflop_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 587   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c17 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 58    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c18 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 58    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c19 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 58    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c20 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 58    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c21 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 38    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c22 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 59    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c23 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 59    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c24 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 63    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c25 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 60    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c26 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 64    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c27 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 61    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c28 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 66    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|CSA:c29 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 67    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWCS:MWCS|flip_flop:flipflop_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 135   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 106   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_5 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 104   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop:flipflop_U ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 4                                               ;
; Entity Instance                           ; memory:memory_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32768                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; memory:memory_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32768                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; memory:memory_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32768                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; memory:memory_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32768                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_U" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; ST   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_5" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; ST   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "memory:memory_3"       ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; aclr            ; Input ; Info     ; Stuck at GND ;
; address_a[1..0] ; Input ; Info     ; Stuck at VCC ;
; address_b[1..0] ; Input ; Info     ; Stuck at VCC ;
; data_a          ; Input ; Info     ; Stuck at GND ;
; wren_a          ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "memory:memory_2"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; aclr         ; Input ; Info     ; Stuck at GND ;
; address_a[1] ; Input ; Info     ; Stuck at VCC ;
; address_a[0] ; Input ; Info     ; Stuck at GND ;
; address_b[1] ; Input ; Info     ; Stuck at VCC ;
; address_b[0] ; Input ; Info     ; Stuck at GND ;
; data_a       ; Input ; Info     ; Stuck at GND ;
; wren_a       ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "memory:memory_1"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; aclr         ; Input ; Info     ; Stuck at GND ;
; address_a[1] ; Input ; Info     ; Stuck at GND ;
; address_a[0] ; Input ; Info     ; Stuck at VCC ;
; address_b[1] ; Input ; Info     ; Stuck at GND ;
; address_b[0] ; Input ; Info     ; Stuck at VCC ;
; data_a       ; Input ; Info     ; Stuck at GND ;
; wren_a       ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "memory:memory_0"       ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; aclr            ; Input ; Info     ; Stuck at GND ;
; address_a[1..0] ; Input ; Info     ; Stuck at GND ;
; address_b[1..0] ; Input ; Info     ; Stuck at GND ;
; data_a          ; Input ; Info     ; Stuck at GND ;
; wren_a          ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_4"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ST        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[69..38] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[102]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|flip_flop:flipflop_1"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ST          ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[134..132] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[67..65]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c29" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; X[66]   ; Input ; Info     ; Stuck at GND     ;
; Y[2..0] ; Input ; Info     ; Stuck at GND     ;
; Z[0]    ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c28" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[65..61] ; Input ; Info     ; Stuck at GND   ;
; Y[1..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[65..62] ; Input ; Info     ; Stuck at GND   ;
; Z[0]      ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c27" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; X[60]   ; Input ; Info     ; Stuck at GND     ;
; Y[0]    ; Input ; Info     ; Stuck at GND     ;
; Z[1..0] ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c26" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; X[63]    ; Input ; Info     ; Stuck at GND    ;
; Y[0]     ; Input ; Info     ; Stuck at GND    ;
; Z[25..0] ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c25" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; X[59] ; Input ; Info     ; Stuck at GND       ;
; Y[0]  ; Input ; Info     ; Stuck at GND       ;
; Z[0]  ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c24" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[62..58] ; Input ; Info     ; Stuck at GND   ;
; Y[62..59] ; Input ; Info     ; Stuck at GND   ;
; Y[0]      ; Input ; Info     ; Stuck at GND   ;
; Z[24..0]  ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c23" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; X[58] ; Input ; Info     ; Stuck at GND       ;
; Y[0]  ; Input ; Info     ; Stuck at GND       ;
; Z[0]  ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c22" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; X[58] ; Input ; Info     ; Stuck at GND       ;
; Y[0]  ; Input ; Info     ; Stuck at GND       ;
; Z[0]  ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c21" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[37..34] ; Input ; Info     ; Stuck at GND   ;
; Y[37]     ; Input ; Info     ; Stuck at GND   ;
; Y[0]      ; Input ; Info     ; Stuck at GND   ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c20" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[57..40] ; Input ; Info     ; Stuck at GND   ;
; Y[57..49] ; Input ; Info     ; Stuck at GND   ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c19" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[57..40] ; Input ; Info     ; Stuck at GND   ;
; Y[57..49] ; Input ; Info     ; Stuck at GND   ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c18" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[57..40] ; Input ; Info     ; Stuck at GND   ;
; Y[57..49] ; Input ; Info     ; Stuck at GND   ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c17" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[57..40] ; Input ; Info     ; Stuck at GND   ;
; Y[57..49] ; Input ; Info     ; Stuck at GND   ;
; Y[8..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[17..0]  ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|flip_flop:flipflop_0" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; ST   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c16" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[35..34] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Y[35]     ; Input ; Info     ; Stuck at GND   ;
; Z[3..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c15" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c14" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c13" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c12" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c11" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c10" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; X[39..34] ; Input ; Info     ; Stuck at GND   ;
; Y[39..37] ; Input ; Info     ; Stuck at GND   ;
; Y[2..0]   ; Input ; Info     ; Stuck at GND   ;
; Z[5..0]   ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c9" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c8" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c7" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c6" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c5" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c4" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c3" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c2" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c1" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "MWCS:MWCS|CSA:c0" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; X[33..32] ; Input ; Info     ; Stuck at GND  ;
; Y[33]     ; Input ; Info     ; Stuck at GND  ;
; Y[0]      ; Input ; Info     ; Stuck at GND  ;
; Z[1..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+--------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_3" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; ST   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_2"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_1"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[10..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "adder:adder_0"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in2[31..3] ; Input ; Info     ; Stuck at GND ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND ;
; in2[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "flip_flop:flipflop_STF" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; ST   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2462                        ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 269                         ;
;     ENA SCLR SLD      ; 25                          ;
;     SCLR              ; 2122                        ;
;     SCLR SLD          ; 32                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 5239                        ;
;     arith             ; 152                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 122                         ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 5025                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 1826                        ;
;         4 data inputs ; 1102                        ;
;         5 data inputs ; 498                         ;
;         6 data inputs ; 1444                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 5.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jul 05 19:40:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor_6_with_mul -c processor_6_with_mul
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/mwcs.sv
    Info (12023): Found entity 1: MWCS File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/multwithcarrysave/csa.v
    Info (12023): Found entity 1: CSA File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/CSA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv
    Info (12023): Found entity 1: register_up File: C:/Users/PC/Desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv
    Info (12023): Found entity 1: opdecoder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v
    Info (12023): Found entity 1: memory File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv
    Info (12023): Found entity 1: flip_flop File: C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv
    Info (12023): Found entity 1: ALUdecoder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv
    Info (12023): Found entity 1: hazardUnit_up File: C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv
    Info (12023): Found entity 1: forwardingunit_up File: C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv
    Info (12023): Found entity 1: processor_6_with_mul File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 1
Info (12127): Elaborating entity "processor_6_with_mul" for the top level hierarchy
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_0" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 119
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_STF" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 127
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_0" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 135
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_1" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 143
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 161
Info (12128): Elaborating entity "opdecoder" for hierarchy "controller:controller|opdecoder:opdecoder" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 38
Info (12128): Elaborating entity "ALUdecoder" for hierarchy "controller:controller|ALUdecoder:ALUdecoder" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 47
Info (12128): Elaborating entity "register_up" for hierarchy "register_up:register_up" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 173
Info (12128): Elaborating entity "extend" for hierarchy "extend:extend" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 179
Info (12128): Elaborating entity "hazardUnit_up" for hierarchy "hazardUnit_up:hazardUnit_up" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 196
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_2" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 206
Info (12128): Elaborating entity "forwardingunit_up" for hierarchy "forwardingunit_up:forwardingunit_up" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 223
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_3" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 235
Info (12128): Elaborating entity "MWCS" for hierarchy "MWCS:MWCS" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 244
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c0" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 52
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c10" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 63
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c16" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 69
Info (12128): Elaborating entity "flip_flop" for hierarchy "MWCS:MWCS|flip_flop:flipflop_0" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 78
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c17" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 83
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c21" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 87
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c22" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 89
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c24" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 91
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c25" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 93
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c26" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 94
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c27" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 96
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c28" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 98
Info (12128): Elaborating entity "CSA" for hierarchy "MWCS:MWCS|CSA:c29" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 100
Info (12128): Elaborating entity "flip_flop" for hierarchy "MWCS:MWCS|flip_flop:flipflop_1" File: C:/Users/PC/Desktop/fyd/processor_6_stage/MultWithCarrySave/MWCS.sv Line: 108
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 253
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_4" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 274
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory_0" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 287
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:memory_0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
Info (12130): Elaborated megafunction instantiation "memory:memory_0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
Info (12133): Instantiated megafunction "memory:memory_0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Riscvt.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nq2.tdf
    Info (12023): Found entity 1: altsyncram_5nq2 File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/altsyncram_5nq2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5nq2" for hierarchy "memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated" File: e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_8la:decode2" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/altsyncram_5nq2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/altsyncram_5nq2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|mux_ofb:mux4" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/db/altsyncram_5nq2.tdf Line: 54
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_5" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 331
Info (12128): Elaborating entity "flip_flop" for hierarchy "flip_flop:flipflop_U" File: C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/rtl/processor_6_with_mul.sv Line: 341
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/output_files/processor_6_with_mul.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6165 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 5970 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Sat Jul 05 19:41:35 2025
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_with_mul/synth/output_files/processor_6_with_mul.map.smsg.


