// Seed: 1501309759
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    inout wor id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1
);
endmodule
module module_3 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output wire id_3,
    output wor id_4,
    output supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    input supply0 id_8
);
  xor primCall (id_1, id_8, id_2, id_0, id_7);
  module_2 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
