<profile>

<section name = "Vitis HLS Report for 'atax_Pipeline_lpwr_1'" level="0">
<item name = "Date">Mon Dec  2 12:52:40 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.838 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lpwr_1">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U28">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_137_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_fu_131_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 7, 14</column>
<column name="i_fu_60">9, 2, 7, 14</column>
<column name="y_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_60">7, 0, 7, 0</column>
<column name="trunc_ln32_reg_208">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atax_Pipeline_lpwr_1, return value</column>
<column name="y_out_din">out, 32, ap_fifo, y_out, pointer</column>
<column name="y_out_full_n">in, 1, ap_fifo, y_out, pointer</column>
<column name="y_out_write">out, 1, ap_fifo, y_out, pointer</column>
<column name="buff_y_out_address0">out, 4, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_ce0">out, 1, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_q0">in, 32, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_1_address0">out, 4, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_ce0">out, 1, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_q0">in, 32, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_2_address0">out, 4, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_ce0">out, 1, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_q0">in, 32, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_3_address0">out, 4, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_ce0">out, 1, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_q0">in, 32, ap_memory, buff_y_out_3, array</column>
</table>
</item>
</section>
</profile>
