* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 13 2018 07:23:39

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev  C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL  --package  TQ144  --outdir  C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc  --dst_sdc_file  C:/Users/david/Desktop/MATTY serie/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: MATTY_MAIN_VHDL
Used Logic Cell: 1587/3520
Used Logic Tile: 285/440
Used IO Cell:    81/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: pll_clk64_0_g
Clock Source: pll128M2_inst.pll_clk64_0 
Clock Driver: pll128M2_inst.PLLOUTCOREB_derived_clock_RNI5L14 (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 142
Fanout to Tile: 43

Clock Domain: spi_sclk_g
Clock Source: spi_sclk 
Clock Driver: spi_sclk_inferred_clock_RNIH8F3 (ICE_GB)
Driver Position: (12, 0, 1)
Fanout to FF: 29
Fanout to Tile: 9

Clock Domain: pll_clk128_g
Clock Source: pll128M2_inst.pll_clk128 
Clock Driver: pll128M2_inst.PLLOUTCOREA_derived_clock_RNI4765 (ICE_GB)
Driver Position: (25, 11, 0)
Fanout to FF: 652
Fanout to Tile: 152


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 1 2 6 2 1 3 4 0 0 0 0 0 0 0 0 0 0   
19|   1 0 0 0 0 0 0 8 8 8 2 4 8 6 4 3 1 1 0 0 0 0 0 0   
18|   0 0 0 0 0 0 3 8 8 8 5 8 8 8 8 4 2 0 1 0 0 0 0 0   
17|   0 0 0 0 0 1 3 8 8 6 8 8 8 8 8 8 5 1 0 0 0 0 0 0   
16|   0 0 0 0 0 1 8 8 4 8 7 6 8 8 8 7 8 1 0 1 0 0 0 0   
15|   0 0 0 0 0 1 6 8 8 8 6 8 8 7 6 8 3 8 2 0 0 0 0 0   
14|   0 0 0 0 0 1 4 8 8 8 5 8 5 8 8 6 7 8 1 0 0 0 0 0   
13|   0 3 0 0 1 8 5 4 8 1 8 8 7 8 8 8 4 7 8 1 0 0 0 0   
12|   0 8 0 0 8 8 6 8 7 3 8 7 8 8 7 7 7 8 8 6 0 0 0 0   
11|   0 8 0 0 8 8 8 8 8 4 8 8 8 7 7 8 7 8 8 5 0 3 0 0   
10|   0 0 1 0 8 8 7 8 6 8 7 8 8 8 5 7 8 8 8 4 0 8 2 1   
 9|   0 0 0 0 1 2 8 5 7 2 6 4 8 8 6 8 7 7 7 8 0 0 0 0   
 8|   0 0 1 0 1 6 4 7 8 4 7 8 8 8 6 6 6 8 8 8 0 1 0 0   
 7|   0 0 1 0 2 2 7 4 8 4 1 7 7 7 6 8 8 8 8 1 0 0 0 0   
 6|   0 0 1 0 6 7 3 5 8 8 4 2 8 8 8 8 8 8 1 0 0 0 0 0   
 5|   0 3 1 0 8 5 1 4 8 8 6 8 3 8 8 8 7 6 0 1 0 0 0 0   
 4|   0 5 8 0 5 5 2 6 3 1 3 2 1 8 8 8 8 1 0 0 0 0 0 0   
 3|   0 3 8 0 1 2 0 1 6 7 1 8 7 0 6 1 2 0 0 0 0 0 0 0   
 2|   0 1 1 0 0 0 0 0 0 6 1 1 1 5 6 1 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 2 0 1 2 0 0 0 0 0 0 0 1 2   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.57

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  2  3 10  5  4  7  6  0  0  0  0  0  0  0  0  0  0    
19|     2  0  0  0  0  0  0 14  9  8  5  5 17 14  9  3  3  1  0  0  0  0  0  0    
18|     0  0  0  0  0  0 12 17 24  8 12  7 17  9 19  4  4  0  1  0  0  0  0  0    
17|     0  0  0  0  0  4  9 17 24 10 18 16 12 24 20 19  5  3  0  0  0  0  0  0    
16|     0  0  0  0  0  4 17 17 13 16 10 14  8 24  8 13 20  1  0  1  0  0  0  0    
15|     0  0  0  0  0  4 20 17 16 16 18 17  8 16 19  8  3 17  2  0  0  0  0  0    
14|     0  0  0  0  0  3 13 17 24 16 10  8  5  8  8 11  7  8  1  0  0  0  0  0    
13|     0  7  0  0  1  9 20 13 24  1  8  8 11 17 19 19 11 11 17  1  0  0  0  0    
12|     0 17  0  0  9  9 20 24 22  8  8 16  8 13  4 22 22 21  8  6  0  0  0  0    
11|     0 17  0  0  9 24  8 24  8  8  8 17 14 17 19 18 22 21  8 11  0  4  0  0    
10|     0  0  3  0 24  8 14 24 13 12 15 16  8 18 11 22 21 21 12 14  0 16  6  4    
 9|     0  0  0  0  4  2  8 17 17  2 11  4  8 14 10 19 22 22  7  8  0  0  0  0    
 8|     0  0  0  0  2  6 13 21 24  4  9  8 15 21 16 20 14 14  8 10  0  4  0  0    
 7|     0  0  3  0  3  7  9  4 12  4  1  7 11 22 20 14  8 13  8  4  0  0  0  0    
 6|     0  0  3  0 16 17 10 10 22 17 12  2  8 21 11  8  8  8  1  0  0  0  0  0    
 5|     0  7  2  0 17 11  1  9  8  8  9  8  3 19  8  8 10  6  0  1  0  0  0  0    
 4|     0 14 12  0 13 12  5  6  8  3  5  6  1 19  8  8  8  1  0  0  0  0  0  0    
 3|     0  9 17  0  4  5  0  1 12 19  3  8  7  0  6  4  2  0  0  0  0  0  0  0    
 2|     0  1  4  0  0  0  0  0  0 13  0  0  3 16 13  2  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  5  0  2  0  0  0  0  0  0  0  0  2  3    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.80

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  2  3 18  8  4  9  6  0  0  0  0  0  0  0  0  0  0    
19|     2  0  0  0  0  0  0 20 17  8  8  8 24 18 12  3  3  1  0  0  0  0  0  0    
18|     0  0  0  0  0  0 12 24 24  8 20  7 24 16 25  4  4  0  1  0  0  0  0  0    
17|     0  0  0  0  0  4 12 24 24 14 32 31 24 24 25 25  5  3  0  0  0  0  0  0    
16|     0  0  0  0  0  4 24 24 13 16 20 24  8 24  8 17 25  1  0  1  0  0  0  0    
15|     0  0  0  0  0  4 24 24 16 16 22 24  8 16 21  8  3 22  2  0  0  0  0  0    
14|     0  0  0  0  0  3 14 24 24 16 15  8  5  8  8 17  7  8  1  0  0  0  0  0    
13|     0  9  0  0  1 16 20 13 24  1  8  8 13 22 25 26 13 19 22  1  0  0  0  0    
12|     0 24  0  0 17 16 23 24 27  8  8 24  8 16  5 27 27 27  8  6  0  0  0  0    
11|     0 24  0  0 16 24  8 24  8 11 16 26 29 24 23 27 27 27  8 14  0  5  0  0    
10|     0  0  3  0 24  8 23 24 21 16 20 29  8 27 14 27 27 27 29 16  0 16  6  4    
 9|     0  0  0  0  4  2  8 20 21  2 12  4  8 24 12 26 27 27  7  8  0  0  0  0    
 8|     0  0  0  0  2  6 13 28 24 10  9  8 25 27 19 24 18 24  8 10  0  4  0  0    
 7|     0  0  3  0  6  7 27  4 26  4  1  7 13 27 23 18  8 16  8  4  0  0  0  0    
 6|     0  0  3  0 22 25 10 14 25 24 13  2  8 27 32  8  8  8  1  0  0  0  0  0    
 5|     0  9  2  0 24 12  1 10  8  8 11  8  3 26  8  8 28  6  0  1  0  0  0  0    
 4|     0 17 14  0 17 15  6  6 12  3  5  6  1 26  8  8  8  1  0  0  0  0  0  0    
 3|     0 12 22  0  4  6  0  1 12 25  3  8  7  0  6  4  2  0  0  0  0  0  0  0    
 2|     0  1  4  0  0  0  0  0  0 16  0  0  3 18 16  2  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  6  0  2  0  0  0  0  0  0  0  0  2  4    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.62

***** Run Time Info *****
Run Time:  1
