
---------- Begin Simulation Statistics ----------
final_tick                                83613970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970084                       # Number of bytes of host memory used
host_op_rate                                   102171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1969.24                       # Real time elapsed on the host
host_tick_rate                               42459918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083614                       # Number of seconds simulated
sim_ticks                                 83613970000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 102648122                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60378905                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.672279                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.672279                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3381829                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1706460                       # number of floating regfile writes
system.cpu.idleCycles                        10013366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2650417                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23975564                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.450982                       # Inst execution rate
system.cpu.iew.exec_refs                     53360693                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19400250                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8160560                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36834398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3789                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            228084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21133197                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           263026324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33960443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3622540                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             242644663                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  40694                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1917879                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2353947                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1969035                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26577                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1662194                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         988223                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 261004295                       # num instructions consuming a value
system.cpu.iew.wb_count                     240621099                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641268                       # average fanout of values written-back
system.cpu.iew.wb_producers                 167373625                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.438881                       # insts written-back per cycle
system.cpu.iew.wb_sent                      241441219                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                370373642                       # number of integer regfile reads
system.cpu.int_regfile_writes               193622334                       # number of integer regfile writes
system.cpu.ipc                               0.597986                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.597986                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3554357      1.44%      1.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             186609876     75.78%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282036      0.11%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                158949      0.06%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              125909      0.05%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                25048      0.01%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               412412      0.17%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   76      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               133506      0.05%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378430      0.15%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              14106      0.01%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               4      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33979466     13.80%     91.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18465210      7.50%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          763885      0.31%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1363674      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              246267210                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3481326                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6817554                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3099183                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4862613                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3109633                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012627                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2652904     85.31%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28959      0.93%     86.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    423      0.01%     86.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   963      0.03%     86.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  331      0.01%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 174285      5.60%     91.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                111384      3.58%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             59524      1.91%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            80853      2.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              242341160                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          646302663                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    237521916                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         320015041                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  263005010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 246267210                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21314                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        61825647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            261596                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13487                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     70032100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     157214575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.566440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.203245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88727474     56.44%     56.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11822205      7.52%     63.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12328155      7.84%     71.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11624378      7.39%     79.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10450656      6.65%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8368041      5.32%     91.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7858152      5.00%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4160292      2.65%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1875222      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       157214575                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472644                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1077064                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1762782                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36834398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21133197                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               105069270                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        167227941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1587114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        380658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        47060                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           32                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4878559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9758658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2844                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                30437925                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21025237                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2818470                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16016330                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11877645                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             74.159592                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2773924                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38915                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1347299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             519067                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           828232                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       348178                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        61435866                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2318818                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    148027032                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.359216                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.325388                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92687892     62.62%     62.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13301406      8.99%     71.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8664795      5.85%     77.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13380754      9.04%     86.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4162312      2.81%     89.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2406270      1.63%     90.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2149854      1.45%     92.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1342323      0.91%     93.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9931426      6.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    148027032                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9931426                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46398710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46398710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46444693                       # number of overall hits
system.cpu.dcache.overall_hits::total        46444693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1400938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1400938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1403765                       # number of overall misses
system.cpu.dcache.overall_misses::total       1403765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35156771472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35156771472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35156771472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35156771472                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47799648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47799648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47848458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47848458                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25095.165862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25095.165862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25044.627464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25044.627464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          429                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7393                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.877046                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       523156                       # number of writebacks
system.cpu.dcache.writebacks::total            523156                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       482159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       482159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       482159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       482159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       918779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       918779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       920263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       920263                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21267894977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21267894977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21327078977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21327078977                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019221                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019233                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23147.998569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23147.998569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23174.982562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23174.982562                       # average overall mshr miss latency
system.cpu.dcache.replacements                 919381                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29974514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29974514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1155249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1155249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25952758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25952758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31129763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31129763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22465.077659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22465.077659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       479870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       479870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       675379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       675379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12363597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12363597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18306.162170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18306.162170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16424196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16424196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9204012972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9204012972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37462.047434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37462.047434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243400                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243400                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8904297477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8904297477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36582.980596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36582.980596                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        45983                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45983                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2827                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2827                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        48810                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        48810                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.057918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.057918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1484                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1484                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     59184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     59184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030404                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030404                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39881.401617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39881.401617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.809196                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47365088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            919893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.489780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.809196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96616809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96616809                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 91815397                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19698114                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41465318                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1881799                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2353947                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11838575                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                521434                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              279754356                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2296300                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33966170                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19404856                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        315894                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         46678                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           96134092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      145291262                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30437925                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15170636                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      58130419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5724462                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        267                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10571                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         75749                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1202                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23401423                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1694790                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          157214575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.855601                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.137591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                111151312     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2442762      1.55%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2668887      1.70%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2257727      1.44%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3151713      2.00%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3463824      2.20%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3117121      1.98%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3144685      2.00%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25816544     16.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            157214575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182015                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.868822                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19107265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19107265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19107265                       # number of overall hits
system.cpu.icache.overall_hits::total        19107265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4294148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4294148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4294148                       # number of overall misses
system.cpu.icache.overall_misses::total       4294148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57210942953                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57210942953                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57210942953                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57210942953                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23401413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23401413                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23401413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23401413                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.183500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.183500                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.183500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.183500                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13323.002131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13323.002131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13323.002131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13323.002131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17380                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1218                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.269294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    32.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3959057                       # number of writebacks
system.cpu.icache.writebacks::total           3959057                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       334193                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       334193                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       334193                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       334193                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3959955                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3959955                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3959955                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3959955                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50690916962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50690916962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50690916962                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50690916962                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.169219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.169219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.169219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.169219                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12800.882071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12800.882071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12800.882071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12800.882071                       # average overall mshr miss latency
system.cpu.icache.replacements                3959057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19107265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19107265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4294148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4294148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57210942953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57210942953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23401413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23401413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.183500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.183500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13323.002131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13323.002131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       334193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       334193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3959955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3959955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50690916962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50690916962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.169219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.169219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12800.882071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12800.882071                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.612099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23067219                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3959954                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.825123                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.612099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50762780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50762780                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23415537                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        421850                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2700218                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8772113                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                19352                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26577                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4467628                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                62835                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  83613970000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2353947                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 93307700                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11984183                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41706590                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7857462                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              274167839                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                118332                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 604950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 379816                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6595416                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             122                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           292283120                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   676035207                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                428231471                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4127691                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 77702872                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  80                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4796017                       # count of insts added to the skid buffer
system.cpu.rob.reads                        400559286                       # The number of ROB reads
system.cpu.rob.writes                       534517165                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3918242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               766552                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4684794                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3918242                       # number of overall hits
system.l2.overall_hits::.cpu.data              766552                       # number of overall hits
system.l2.overall_hits::total                 4684794                       # number of overall hits
system.l2.demand_misses::.cpu.inst              41099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153341                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             41099                       # number of overall misses
system.l2.overall_misses::.cpu.data            153341                       # number of overall misses
system.l2.overall_misses::total                194440                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3204460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11696000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14900460500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3204460000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11696000500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14900460500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3959341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           919893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4879234                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3959341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          919893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4879234                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.166694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039851                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.166694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039851                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77969.293657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76274.450408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76632.691319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77969.293657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76274.450408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76632.691319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107788                       # number of writebacks
system.l2.writebacks::total                    107788                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         41086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194427                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        41086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2785209750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10136521750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12921731500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2785209750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10136521750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12921731500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.166694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.166694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67789.751984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66104.445321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66460.581606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67789.751984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66104.445321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66460.581606                       # average overall mshr miss latency
system.l2.replacements                         188272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       523156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           523156                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       523156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       523156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3956797                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3956797                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3956797                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3956797                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          600                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           600                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  369                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.008065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.008065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            150007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150007                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93471                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6874365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6874365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.383899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73545.436553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73545.436553                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5922405750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5922405750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.383899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63360.890009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63360.890009                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3918242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3918242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        41099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3204460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3204460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3959341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3959341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77969.293657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77969.293657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        41086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2785209750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2785209750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67789.751984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67789.751984                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        616545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            616545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4821635000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4821635000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       676415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        676415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80535.075998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80535.075998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4214116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4214116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70387.773509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70387.773509                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.195391                       # Cycle average of tags in use
system.l2.tags.total_refs                     9752907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.642209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.781506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3114.295793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4859.118092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.380163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.593154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997827                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78224648                       # Number of tag accesses
system.l2.tags.data_accesses                 78224648                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     41086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000554485500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              508335                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107788                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194427                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107788                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    370                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.585908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.473146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.004783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6342     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.985971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.952771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3319     52.32%     52.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.29%     53.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2703     42.61%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      3.20%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.49%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12443328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6898432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    148.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83612145000                       # Total gap between requests
system.mem_ctrls.avgGap                     276664.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2629504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9790144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6896576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31448141.979145351797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 117087419.721847921610                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82481145.196191504598                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        41086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153341                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107788                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1429328500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5079721250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1982074099500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34788.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33126.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18388634.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2629504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9813824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12443328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2629504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2629504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6898432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6898432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        41086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153341                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107788                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107788                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31448142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    117370626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        148818768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31448142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31448142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82503342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82503342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82503342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31448142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    117370626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       231322110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194057                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107759                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7691                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2870481000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             970285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6509049750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14791.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33541.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109466                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55834                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       136515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.494781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.044834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.357281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78697     57.65%     57.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38764     28.40%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10283      7.53%     93.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3433      2.51%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1494      1.09%     97.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          827      0.61%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          476      0.35%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          326      0.24%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2215      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       136515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12419648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6896576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              148.535562                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.481145                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       491446200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261209850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      704732280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277171560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6600004320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28006505970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8523338400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44864408580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.565942                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21887162500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2791880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58934927500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       483278040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       256864575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      680834700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285330420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6600004320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28136426070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8413932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44856670125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.473392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21597983500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2791880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59224106500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             100956                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107788                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78440                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93471                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        100956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       575085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       575085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 575085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19341760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19341760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19341760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194430                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           202952500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243033750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4636369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       630944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3959057                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          476709                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             372                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3959955                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       676415                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11878352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2759911                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14638263                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    506777408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92355136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              599132544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          188886                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6937728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5068492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009864                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5018528     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49932      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5068492                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83613970000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9361542000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5941672510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1381068909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
