
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.85

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.11 source latency tmp43983[2]$_SDFF_PP0_/CK ^
  -0.10 target latency tmp43985[20]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp43984$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp43986[31]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     9   14.09    0.01    0.05    0.10 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.10 ^ tmp43984$_SDFF_PP0_/CK (DFF_X1)
     1    1.01    0.01    0.08    0.19 v tmp43984$_SDFF_PP0_/Q (DFF_X1)
                                         tmp43984 (net)
                  0.01    0.00    0.19 v _1214_/A2 (AND2_X1)
     1    1.16    0.01    0.03    0.22 v _1214_/ZN (AND2_X1)
                                         _0122_ (net)
                  0.01    0.00    0.22 v tmp43986[31]$_SDFF_PP0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     9   14.09    0.01    0.05    0.10 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.10 ^ tmp43986[31]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp43983[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp43985[27]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
    11   15.58    0.02    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.02    0.00    0.10 ^ tmp43983[1]$_SDFF_PP0_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.19 v tmp43983[1]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp43983[1] (net)
                  0.01    0.00    0.19 v _1232_/B (HA_X1)
     1    3.60    0.01    0.06    0.25 v _1232_/S (HA_X1)
                                         _0615_ (net)
                  0.01    0.00    0.25 v _1290_/B (HA_X1)
     2    7.12    0.01    0.04    0.29 v _1290_/CO (HA_X1)
                                         _0608_ (net)
                  0.01    0.00    0.29 v _1229_/A (FA_X1)
     2    8.42    0.02    0.09    0.38 v _1229_/CO (FA_X1)
                                         _0611_ (net)
                  0.02    0.00    0.38 v _0855_/B1 (AOI21_X4)
     3   11.67    0.03    0.04    0.42 ^ _0855_/ZN (AOI21_X4)
                                         _0173_ (net)
                  0.03    0.00    0.42 ^ _0898_/C1 (OAI211_X4)
     2    8.95    0.02    0.03    0.45 v _0898_/ZN (OAI211_X4)
                                         _0212_ (net)
                  0.02    0.00    0.45 v _0901_/B2 (AOI221_X2)
     3    8.13    0.06    0.10    0.55 ^ _0901_/ZN (AOI221_X2)
                                         _0215_ (net)
                  0.06    0.00    0.55 ^ _1007_/C2 (OAI211_X2)
     4    7.87    0.03    0.04    0.59 v _1007_/ZN (OAI211_X2)
                                         _0312_ (net)
                  0.03    0.00    0.59 v _1053_/A2 (AND4_X1)
     1    0.79    0.01    0.04    0.64 v _1053_/ZN (AND4_X1)
                                         _0354_ (net)
                  0.01    0.00    0.64 v _1066_/A1 (OR4_X1)
     1    1.48    0.02    0.08    0.72 v _1066_/ZN (OR4_X1)
                                         _0084_ (net)
                  0.02    0.00    0.72 v tmp43985[27]$_SDFF_PP0_/D (DFF_X1)
                                  0.72   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1    8.02    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.56 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     7   15.11    0.02    0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    1.60 ^ tmp43985[27]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.60   clock reconvergence pessimism
                         -0.04    1.57   library setup time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp43983[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp43985[27]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_12_0_clk/A (CLKBUF_X3)
    11   15.58    0.02    0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk (net)
                  0.02    0.00    0.10 ^ tmp43983[1]$_SDFF_PP0_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.19 v tmp43983[1]$_SDFF_PP0_/Q (DFF_X1)
                                         tmp43983[1] (net)
                  0.01    0.00    0.19 v _1232_/B (HA_X1)
     1    3.60    0.01    0.06    0.25 v _1232_/S (HA_X1)
                                         _0615_ (net)
                  0.01    0.00    0.25 v _1290_/B (HA_X1)
     2    7.12    0.01    0.04    0.29 v _1290_/CO (HA_X1)
                                         _0608_ (net)
                  0.01    0.00    0.29 v _1229_/A (FA_X1)
     2    8.42    0.02    0.09    0.38 v _1229_/CO (FA_X1)
                                         _0611_ (net)
                  0.02    0.00    0.38 v _0855_/B1 (AOI21_X4)
     3   11.67    0.03    0.04    0.42 ^ _0855_/ZN (AOI21_X4)
                                         _0173_ (net)
                  0.03    0.00    0.42 ^ _0898_/C1 (OAI211_X4)
     2    8.95    0.02    0.03    0.45 v _0898_/ZN (OAI211_X4)
                                         _0212_ (net)
                  0.02    0.00    0.45 v _0901_/B2 (AOI221_X2)
     3    8.13    0.06    0.10    0.55 ^ _0901_/ZN (AOI221_X2)
                                         _0215_ (net)
                  0.06    0.00    0.55 ^ _1007_/C2 (OAI211_X2)
     4    7.87    0.03    0.04    0.59 v _1007_/ZN (OAI211_X2)
                                         _0312_ (net)
                  0.03    0.00    0.59 v _1053_/A2 (AND4_X1)
     1    0.79    0.01    0.04    0.64 v _1053_/ZN (AND4_X1)
                                         _0354_ (net)
                  0.01    0.00    0.64 v _1066_/A1 (OR4_X1)
     1    1.48    0.02    0.08    0.72 v _1066_/ZN (OR4_X1)
                                         _0084_ (net)
                  0.02    0.00    0.72 v tmp43985[27]$_SDFF_PP0_/D (DFF_X1)
                                  0.72   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1    8.02    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.51    0.03    0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.56 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     7   15.11    0.02    0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    1.60 ^ tmp43985[27]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.60   clock reconvergence pessimism
                         -0.04    1.57   library setup time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13610590994358063

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6856

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.573286056518555

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8187

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp43983[1]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp43985[27]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ tmp43983[1]$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.19 v tmp43983[1]$_SDFF_PP0_/Q (DFF_X1)
   0.06    0.25 v _1232_/S (HA_X1)
   0.04    0.29 v _1290_/CO (HA_X1)
   0.09    0.38 v _1229_/CO (FA_X1)
   0.04    0.42 ^ _0855_/ZN (AOI21_X4)
   0.03    0.45 v _0898_/ZN (OAI211_X4)
   0.10    0.55 ^ _0901_/ZN (AOI221_X2)
   0.04    0.59 v _1007_/ZN (OAI211_X2)
   0.04    0.64 v _1053_/ZN (AND4_X1)
   0.08    0.72 v _1066_/ZN (OR4_X1)
   0.00    0.72 v tmp43985[27]$_SDFF_PP0_/D (DFF_X1)
           0.72   data arrival time

   1.50    1.50   clock clk (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 ^ clk (in)
   0.05    1.55 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.60 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    1.60 ^ tmp43985[27]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.60   clock reconvergence pessimism
  -0.04    1.57   library setup time
           1.57   data required time
---------------------------------------------------------
           1.57   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.85   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp43984$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp43986[31]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ tmp43984$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.19 v tmp43984$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.22 v _1214_/ZN (AND2_X1)
   0.00    0.22 v tmp43986[31]$_SDFF_PP0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ tmp43986[31]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7180

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.8477

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
118.064067

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.32e-04   2.13e-05   1.02e-05   5.64e-04  42.4%
Combinational          1.69e-04   1.71e-04   2.11e-05   3.61e-04  27.1%
Clock                  1.73e-04   2.30e-04   1.17e-06   4.04e-04  30.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.74e-04   4.23e-04   3.25e-05   1.33e-03 100.0%
                          65.7%      31.8%       2.4%
