// Seed: 3934055771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input logic [7:0] id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_3,
      id_6
  );
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wor id_2;
  output wire id_1;
  wire _id_8;
  assign id_3 = id_8;
  logic id_9;
  id_10 :
  assert property (@(posedge id_8) id_10)
  else;
  assign id_4[id_8] = $realtime == id_7[-1];
  wire id_11, id_12;
  assign id_2 = -1;
  assign id_9 = id_7;
endmodule
