

================================================================
== Vitis HLS Report for 'event_queue_kernel'
================================================================
* Date:           Wed Aug  7 18:38:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.249 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_330_1_fu_641   |event_queue_kernel_Pipeline_VITIS_LOOP_330_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_2_fu_665   |event_queue_kernel_Pipeline_VITIS_LOOP_305_2   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_269_1_fu_683   |event_queue_kernel_Pipeline_VITIS_LOOP_269_1   |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_229_1_fu_694   |event_queue_kernel_Pipeline_VITIS_LOOP_229_1   |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_21_fu_705  |event_queue_kernel_Pipeline_VITIS_LOOP_305_21  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_22_fu_722  |event_queue_kernel_Pipeline_VITIS_LOOP_305_22  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_23_fu_739  |event_queue_kernel_Pipeline_VITIS_LOOP_305_23  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_191_1  |        ?|        ?|         3|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     286|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     882|    1685|    -|
|Memory           |        7|     -|       3|       4|    0|
|Multiplexer      |        -|     -|       -|    1227|    -|
|Register         |        -|     -|    1279|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|     0|    2164|    3202|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_229_1_fu_694   |event_queue_kernel_Pipeline_VITIS_LOOP_229_1   |        0|   0|   74|  224|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_269_1_fu_683   |event_queue_kernel_Pipeline_VITIS_LOOP_269_1   |        0|   0|   74|  224|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_2_fu_665   |event_queue_kernel_Pipeline_VITIS_LOOP_305_2   |        0|   0|  135|  211|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_21_fu_705  |event_queue_kernel_Pipeline_VITIS_LOOP_305_21  |        0|   0|  135|  211|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_22_fu_722  |event_queue_kernel_Pipeline_VITIS_LOOP_305_22  |        0|   0|  135|  211|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_23_fu_739  |event_queue_kernel_Pipeline_VITIS_LOOP_305_23  |        0|   0|  135|  211|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_330_1_fu_641   |event_queue_kernel_Pipeline_VITIS_LOOP_330_1   |        0|   0|  194|  273|    0|
    |mux_42_16_1_1_U56                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    |mux_42_16_1_1_U57                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    |mux_42_16_1_1_U58                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    |mux_42_16_1_1_U59                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    |mux_42_16_1_1_U60                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    |mux_42_16_1_1_U61                                         |mux_42_16_1_1                                  |        0|   0|    0|   20|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  882| 1685|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                     Memory                     |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |g_event_queue_buffer_event_is_anti_message_V_U  |g_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W  |        0|  1|   2|    0|   128|    1|     1|          128|
    |g_event_queue_buffer_event_recv_time_V_U        |g_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W        |        2|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_buffer_event_send_time_V_U        |g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_buffer_event_data_V_U             |g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_buffer_event_sender_id_V_U        |g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    |g_event_queue_buffer_event_receiver_id_V_U      |g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    |g_event_queue_buffer_is_issued_V_U              |g_event_queue_buffer_is_issued_V_RAM_AUTO_1R1W              |        0|  2|   2|    0|   128|    1|     1|          128|
    |g_event_queue_buffer_next_V_U                   |g_event_queue_buffer_next_V_RAM_AUTO_1R1W                   |        1|  0|   0|    0|   128|   16|     1|         2048|
    +------------------------------------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                           |                                                            |        7|  3|   4|    0|  1024|  146|     8|        18688|
    +------------------------------------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_1_fu_1442_p2           |         +|   0|  0|  15|           8|           1|
    |add_ln886_fu_1430_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln887_1_fu_1133_p2           |         +|   0|  0|  23|          16|           2|
    |add_ln887_2_fu_1150_p2           |         +|   0|  0|  23|          16|           2|
    |add_ln887_fu_1019_p2             |         +|   0|  0|  23|          16|           2|
    |ap_block_state9_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_1_fu_887_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1065_2_fu_1208_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_3_fu_1257_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_4_fu_1079_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_5_fu_1339_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1065_6_fu_1379_p2         |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1065_fu_893_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1069_1_fu_1182_p2         |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln1069_fu_1316_p2           |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1073_fu_1219_p2           |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1077_fu_913_p2            |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1085_fu_1327_p2           |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 286|         307|         134|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+-----+-----------+-----+-----------+
    |                          Name                         | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  123|         25|    1|         25|
    |ap_done                                                |    9|          2|    1|          2|
    |event_r_ap_vld_in_sig                                  |    9|          2|    1|          2|
    |event_r_ap_vld_preg                                    |    9|          2|    1|          2|
    |event_r_blk_n                                          |    9|          2|    1|          2|
    |event_r_in_sig                                         |    9|          2|  160|        320|
    |g_event_queue_buffer_event_data_V_address0             |   20|          4|    7|         28|
    |g_event_queue_buffer_event_is_anti_message_V_address0  |   20|          4|    7|         28|
    |g_event_queue_buffer_event_receiver_id_V_address0      |   20|          4|    7|         28|
    |g_event_queue_buffer_event_recv_time_V_address0        |   65|         13|    7|         91|
    |g_event_queue_buffer_event_recv_time_V_ce0             |   49|          9|    1|          9|
    |g_event_queue_buffer_event_recv_time_V_ce1             |    9|          2|    1|          2|
    |g_event_queue_buffer_event_send_time_V_address0        |   20|          4|    7|         28|
    |g_event_queue_buffer_event_sender_id_V_address0        |   20|          4|    7|         28|
    |g_event_queue_buffer_is_issued_V_address0              |   26|          5|    7|         35|
    |g_event_queue_buffer_is_issued_V_ce0                   |   14|          3|    1|          3|
    |g_event_queue_buffer_is_issued_V_ce1                   |    9|          2|    1|          2|
    |g_event_queue_buffer_is_issued_V_d0                    |   20|          4|    1|          4|
    |g_event_queue_buffer_is_issued_V_we0                   |   14|          3|    1|          3|
    |g_event_queue_buffer_next_V_address0                   |   65|         14|    7|         98|
    |g_event_queue_buffer_next_V_ce0                        |   37|          7|    1|          7|
    |g_event_queue_buffer_next_V_d0                         |   54|         10|   16|        160|
    |g_event_queue_buffer_next_V_we0                        |   31|          6|    1|          6|
    |g_event_queue_free_head_V                              |   31|          6|   16|         96|
    |g_event_queue_lp_heads_V_0                             |   14|          3|   16|         48|
    |g_event_queue_lp_heads_V_1                             |   14|          3|   16|         48|
    |g_event_queue_lp_heads_V_2                             |   14|          3|   16|         48|
    |g_event_queue_lp_heads_V_3                             |   14|          3|   16|         48|
    |g_event_queue_lp_oldest_unissued_V_0                   |   14|          3|   16|         48|
    |g_event_queue_lp_oldest_unissued_V_1                   |   14|          3|   16|         48|
    |g_event_queue_lp_oldest_unissued_V_2                   |   14|          3|   16|         48|
    |g_event_queue_lp_oldest_unissued_V_3                   |   14|          3|   16|         48|
    |g_event_queue_lp_tails_V_0                             |   14|          3|   16|         48|
    |g_event_queue_lp_tails_V_1                             |   14|          3|   16|         48|
    |g_event_queue_lp_tails_V_2                             |   14|          3|   16|         48|
    |g_event_queue_lp_tails_V_3                             |   14|          3|   16|         48|
    |g_event_queue_size_V                                   |   31|          6|   16|         96|
    |g_event_queue_unissued_size_V                          |   20|          4|   16|         64|
    |lp_id_ap_vld_in_sig                                    |    9|          2|    1|          2|
    |lp_id_ap_vld_preg                                      |    9|          2|    1|          2|
    |lp_id_blk_n                                            |    9|          2|    1|          2|
    |lp_id_in_sig                                           |    9|          2|   16|         32|
    |op_ap_vld_in_sig                                       |    9|          2|    1|          2|
    |op_ap_vld_preg                                         |    9|          2|    1|          2|
    |op_blk_n                                               |    9|          2|    1|          2|
    |op_in_sig                                              |    9|          2|    3|          6|
    |prev_V_1_fu_206                                        |    9|          2|   16|         32|
    |prev_V_fu_202                                          |    9|          2|   16|         32|
    |ref_tmp8_0_0_0_reg_553                                 |    9|          2|   32|         64|
    |ref_tmp8_0_1_0_reg_564                                 |    9|          2|   32|         64|
    |ref_tmp8_0_2_0_reg_575                                 |    9|          2|   32|         64|
    |ref_tmp8_0_3_0_reg_586                                 |    9|          2|   16|         32|
    |ref_tmp8_0_4_0_reg_597                                 |    9|          2|   16|         32|
    |ref_tmp8_0_5_0_reg_608                                 |    9|          2|    1|          2|
    |ref_tmp8_1_0_reg_619                                   |    9|          2|    1|          2|
    |ref_tmp8_2_0_reg_630                                   |    9|          2|   16|         32|
    |result_entry_i_ap_vld_in_sig                           |    9|          2|    1|          2|
    |result_entry_i_ap_vld_preg                             |    9|          2|    1|          2|
    |result_entry_i_in_sig                                  |    9|          2|  146|        292|
    |result_entry_o                                         |   20|          4|  146|        584|
    |result_entry_o_preg                                    |   14|          3|  146|        438|
    |success                                                |   31|          6|    1|          6|
    |success_preg                                           |   26|          5|    1|          5|
    |time_r_ap_vld_in_sig                                   |    9|          2|    1|          2|
    |time_r_ap_vld_preg                                     |    9|          2|    1|          2|
    |time_r_blk_n                                           |    9|          2|    1|          2|
    |time_r_in_sig                                          |    9|          2|   32|         64|
    +-------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                  | 1227|        253| 1165|       3550|
    +-------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+-----+----+-----+-----------+
    |                                  Name                                 |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                              |   24|   0|   24|          0|
    |ap_done_reg                                                            |    1|   0|    1|          0|
    |current_V_2_reg_1750                                                   |   16|   0|   16|          0|
    |current_V_reg_1493                                                     |   16|   0|   16|          0|
    |dequeue_entry_V_reg_1650                                               |   16|   0|   16|          0|
    |earliest_lp_V_1_loc_fu_194                                             |    2|   0|    2|          0|
    |earliest_lp_V_1_loc_load_reg_1607                                      |    2|   0|    2|          0|
    |earliest_lp_V_loc_fu_198                                               |    2|   0|    2|          0|
    |earliest_lp_V_loc_load_reg_1646                                        |    2|   0|    2|          0|
    |event_r_ap_vld_preg                                                    |    1|   0|    1|          0|
    |event_r_preg                                                           |  160|   0|  160|          0|
    |event_recv_time_V_reg_1482                                             |   32|   0|   32|          0|
    |g_event_queue_buffer_next_V_addr_1_reg_1690                            |    7|   0|    7|          0|
    |g_event_queue_buffer_next_V_addr_4_reg_1802                            |    7|   0|    7|          0|
    |g_event_queue_buffer_next_V_addr_reg_1595                              |    7|   0|    7|          0|
    |g_event_queue_free_head_V                                              |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_0                                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_0_load_1_reg_1538                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_1                                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_1_load_1_reg_1544                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_2                                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_2_load_1_reg_1550                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_3                                             |   16|   0|   16|          0|
    |g_event_queue_lp_heads_V_3_load_1_reg_1556                             |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_0                                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_0_load_1_reg_1506                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_1                                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_1_load_1_reg_1512                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_2                                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_2_load_1_reg_1518                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_3                                   |   16|   0|   16|          0|
    |g_event_queue_lp_oldest_unissued_V_3_load_1_reg_1524                   |   16|   0|   16|          0|
    |g_event_queue_lp_tails_V_0                                             |   16|   0|   16|          0|
    |g_event_queue_lp_tails_V_1                                             |   16|   0|   16|          0|
    |g_event_queue_lp_tails_V_2                                             |   16|   0|   16|          0|
    |g_event_queue_lp_tails_V_3                                             |   16|   0|   16|          0|
    |g_event_queue_size_V                                                   |   16|   0|   16|          0|
    |g_event_queue_size_V_load_1_reg_1530                                   |   16|   0|   16|          0|
    |g_event_queue_unissued_size_V                                          |   16|   0|   16|          0|
    |g_event_queue_unissued_size_V_load_reg_1498                            |   16|   0|   16|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_229_1_fu_694_ap_start_reg   |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_269_1_fu_683_ap_start_reg   |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_21_fu_705_ap_start_reg  |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_22_fu_722_ap_start_reg  |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_23_fu_739_ap_start_reg  |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_305_2_fu_665_ap_start_reg   |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_330_1_fu_641_ap_start_reg   |    1|   0|    1|          0|
    |icmp_ln1065_2_reg_1738                                                 |    1|   0|    1|          0|
    |icmp_ln1065_3_reg_1755                                                 |    1|   0|    1|          0|
    |icmp_ln1065_5_reg_1798                                                 |    1|   0|    1|          0|
    |icmp_ln1065_6_reg_1807                                                 |    1|   0|    1|          0|
    |icmp_ln1069_reg_1776                                                   |    1|   0|    1|          0|
    |lp_id_ap_vld_preg                                                      |    1|   0|    1|          0|
    |lp_id_preg                                                             |   16|   0|   16|          0|
    |new_entry_V_reg_1570                                                   |   16|   0|   16|          0|
    |op_ap_vld_preg                                                         |    1|   0|    1|          0|
    |op_preg                                                                |    3|   0|    3|          0|
    |prev_V_1_fu_206                                                        |   16|   0|   16|          0|
    |prev_V_fu_202                                                          |   16|   0|   16|          0|
    |ref_tmp8_0_0_0_reg_553                                                 |   32|   0|   32|          0|
    |ref_tmp8_0_1_0_reg_564                                                 |   32|   0|   32|          0|
    |ref_tmp8_0_2_0_reg_575                                                 |   32|   0|   32|          0|
    |ref_tmp8_0_3_0_reg_586                                                 |   16|   0|   16|          0|
    |ref_tmp8_0_4_0_reg_597                                                 |   16|   0|   16|          0|
    |ref_tmp8_0_5_0_reg_608                                                 |    1|   0|    1|          0|
    |ref_tmp8_1_0_reg_619                                                   |    1|   0|    1|          0|
    |ref_tmp8_2_0_reg_630                                                   |   16|   0|   16|          0|
    |result_entry_i_ap_vld_preg                                             |    1|   0|    1|          0|
    |result_entry_i_preg                                                    |  146|   0|  146|          0|
    |result_entry_o_preg                                                    |  146|   0|  146|          0|
    |retval_0_i592_reg_539                                                  |    1|   0|    1|          0|
    |retval_0_i_reg_525                                                     |    1|   0|    1|          0|
    |success_preg                                                           |    1|   0|    1|          0|
    |time_r_ap_vld_preg                                                     |    1|   0|    1|          0|
    |time_r_preg                                                            |   32|   0|   32|          0|
    |trunc_ln1077_reg_1562                                                  |    8|   0|    8|          0|
    |trunc_ln328_reg_1488                                                   |    2|   0|    2|          0|
    |trunc_ln_reg_1600                                                      |    2|   0|    2|          0|
    |zext_ln587_5_reg_1780                                                  |   16|   0|   64|         48|
    +-----------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                  | 1279|   0| 1327|         48|
    +-----------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_start               |   in|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_done                |  out|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_continue            |   in|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_idle                |  out|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|ap_ready               |  out|    1|  ap_ctrl_chain|  event_queue_kernel|  return value|
|op                     |   in|    3|         ap_vld|                  op|        scalar|
|op_ap_vld              |   in|    1|         ap_vld|                  op|        scalar|
|event_r                |   in|  160|         ap_vld|             event_r|        scalar|
|event_r_ap_vld         |   in|    1|         ap_vld|             event_r|        scalar|
|lp_id                  |   in|   16|         ap_vld|               lp_id|        scalar|
|lp_id_ap_vld           |   in|    1|         ap_vld|               lp_id|        scalar|
|time_r                 |   in|   32|         ap_vld|              time_r|        scalar|
|time_r_ap_vld          |   in|    1|         ap_vld|              time_r|        scalar|
|result_entry_i         |   in|  146|         ap_vld|        result_entry|       pointer|
|result_entry_o         |  out|  146|         ap_vld|        result_entry|       pointer|
|result_entry_i_ap_vld  |   in|    1|         ap_vld|        result_entry|       pointer|
|result_entry_o_ap_vld  |  out|    1|         ap_vld|        result_entry|       pointer|
|success                |  out|    1|         ap_vld|             success|       pointer|
|success_ap_vld         |  out|    1|         ap_vld|             success|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

