/// Auto-generated bit field definitions for EXTI
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::exti {

using namespace alloy::hal::bitfields;

// ============================================================================
// EXTI Bit Field Definitions
// ============================================================================

/// IMR - Interrupt mask register (EXTI_IMR)
namespace imr {
/// Interrupt Mask on line 0
/// Position: 0, Width: 1
using MR0 = BitField<0, 1>;
constexpr uint32_t MR0_Pos = 0;
constexpr uint32_t MR0_Msk = MR0::mask;

/// Interrupt Mask on line 1
/// Position: 1, Width: 1
using MR1 = BitField<1, 1>;
constexpr uint32_t MR1_Pos = 1;
constexpr uint32_t MR1_Msk = MR1::mask;

/// Interrupt Mask on line 2
/// Position: 2, Width: 1
using MR2 = BitField<2, 1>;
constexpr uint32_t MR2_Pos = 2;
constexpr uint32_t MR2_Msk = MR2::mask;

/// Interrupt Mask on line 3
/// Position: 3, Width: 1
using MR3 = BitField<3, 1>;
constexpr uint32_t MR3_Pos = 3;
constexpr uint32_t MR3_Msk = MR3::mask;

/// Interrupt Mask on line 4
/// Position: 4, Width: 1
using MR4 = BitField<4, 1>;
constexpr uint32_t MR4_Pos = 4;
constexpr uint32_t MR4_Msk = MR4::mask;

/// Interrupt Mask on line 5
/// Position: 5, Width: 1
using MR5 = BitField<5, 1>;
constexpr uint32_t MR5_Pos = 5;
constexpr uint32_t MR5_Msk = MR5::mask;

/// Interrupt Mask on line 6
/// Position: 6, Width: 1
using MR6 = BitField<6, 1>;
constexpr uint32_t MR6_Pos = 6;
constexpr uint32_t MR6_Msk = MR6::mask;

/// Interrupt Mask on line 7
/// Position: 7, Width: 1
using MR7 = BitField<7, 1>;
constexpr uint32_t MR7_Pos = 7;
constexpr uint32_t MR7_Msk = MR7::mask;

/// Interrupt Mask on line 8
/// Position: 8, Width: 1
using MR8 = BitField<8, 1>;
constexpr uint32_t MR8_Pos = 8;
constexpr uint32_t MR8_Msk = MR8::mask;

/// Interrupt Mask on line 9
/// Position: 9, Width: 1
using MR9 = BitField<9, 1>;
constexpr uint32_t MR9_Pos = 9;
constexpr uint32_t MR9_Msk = MR9::mask;

/// Interrupt Mask on line 10
/// Position: 10, Width: 1
using MR10 = BitField<10, 1>;
constexpr uint32_t MR10_Pos = 10;
constexpr uint32_t MR10_Msk = MR10::mask;

/// Interrupt Mask on line 11
/// Position: 11, Width: 1
using MR11 = BitField<11, 1>;
constexpr uint32_t MR11_Pos = 11;
constexpr uint32_t MR11_Msk = MR11::mask;

/// Interrupt Mask on line 12
/// Position: 12, Width: 1
using MR12 = BitField<12, 1>;
constexpr uint32_t MR12_Pos = 12;
constexpr uint32_t MR12_Msk = MR12::mask;

/// Interrupt Mask on line 13
/// Position: 13, Width: 1
using MR13 = BitField<13, 1>;
constexpr uint32_t MR13_Pos = 13;
constexpr uint32_t MR13_Msk = MR13::mask;

/// Interrupt Mask on line 14
/// Position: 14, Width: 1
using MR14 = BitField<14, 1>;
constexpr uint32_t MR14_Pos = 14;
constexpr uint32_t MR14_Msk = MR14::mask;

/// Interrupt Mask on line 15
/// Position: 15, Width: 1
using MR15 = BitField<15, 1>;
constexpr uint32_t MR15_Pos = 15;
constexpr uint32_t MR15_Msk = MR15::mask;

/// Interrupt Mask on line 16
/// Position: 16, Width: 1
using MR16 = BitField<16, 1>;
constexpr uint32_t MR16_Pos = 16;
constexpr uint32_t MR16_Msk = MR16::mask;

/// Interrupt Mask on line 17
/// Position: 17, Width: 1
using MR17 = BitField<17, 1>;
constexpr uint32_t MR17_Pos = 17;
constexpr uint32_t MR17_Msk = MR17::mask;

/// Interrupt Mask on line 18
/// Position: 18, Width: 1
using MR18 = BitField<18, 1>;
constexpr uint32_t MR18_Pos = 18;
constexpr uint32_t MR18_Msk = MR18::mask;

}  // namespace imr

/// EMR - Event mask register (EXTI_EMR)
namespace emr {
/// Event Mask on line 0
/// Position: 0, Width: 1
using MR0 = BitField<0, 1>;
constexpr uint32_t MR0_Pos = 0;
constexpr uint32_t MR0_Msk = MR0::mask;

/// Event Mask on line 1
/// Position: 1, Width: 1
using MR1 = BitField<1, 1>;
constexpr uint32_t MR1_Pos = 1;
constexpr uint32_t MR1_Msk = MR1::mask;

/// Event Mask on line 2
/// Position: 2, Width: 1
using MR2 = BitField<2, 1>;
constexpr uint32_t MR2_Pos = 2;
constexpr uint32_t MR2_Msk = MR2::mask;

/// Event Mask on line 3
/// Position: 3, Width: 1
using MR3 = BitField<3, 1>;
constexpr uint32_t MR3_Pos = 3;
constexpr uint32_t MR3_Msk = MR3::mask;

/// Event Mask on line 4
/// Position: 4, Width: 1
using MR4 = BitField<4, 1>;
constexpr uint32_t MR4_Pos = 4;
constexpr uint32_t MR4_Msk = MR4::mask;

/// Event Mask on line 5
/// Position: 5, Width: 1
using MR5 = BitField<5, 1>;
constexpr uint32_t MR5_Pos = 5;
constexpr uint32_t MR5_Msk = MR5::mask;

/// Event Mask on line 6
/// Position: 6, Width: 1
using MR6 = BitField<6, 1>;
constexpr uint32_t MR6_Pos = 6;
constexpr uint32_t MR6_Msk = MR6::mask;

/// Event Mask on line 7
/// Position: 7, Width: 1
using MR7 = BitField<7, 1>;
constexpr uint32_t MR7_Pos = 7;
constexpr uint32_t MR7_Msk = MR7::mask;

/// Event Mask on line 8
/// Position: 8, Width: 1
using MR8 = BitField<8, 1>;
constexpr uint32_t MR8_Pos = 8;
constexpr uint32_t MR8_Msk = MR8::mask;

/// Event Mask on line 9
/// Position: 9, Width: 1
using MR9 = BitField<9, 1>;
constexpr uint32_t MR9_Pos = 9;
constexpr uint32_t MR9_Msk = MR9::mask;

/// Event Mask on line 10
/// Position: 10, Width: 1
using MR10 = BitField<10, 1>;
constexpr uint32_t MR10_Pos = 10;
constexpr uint32_t MR10_Msk = MR10::mask;

/// Event Mask on line 11
/// Position: 11, Width: 1
using MR11 = BitField<11, 1>;
constexpr uint32_t MR11_Pos = 11;
constexpr uint32_t MR11_Msk = MR11::mask;

/// Event Mask on line 12
/// Position: 12, Width: 1
using MR12 = BitField<12, 1>;
constexpr uint32_t MR12_Pos = 12;
constexpr uint32_t MR12_Msk = MR12::mask;

/// Event Mask on line 13
/// Position: 13, Width: 1
using MR13 = BitField<13, 1>;
constexpr uint32_t MR13_Pos = 13;
constexpr uint32_t MR13_Msk = MR13::mask;

/// Event Mask on line 14
/// Position: 14, Width: 1
using MR14 = BitField<14, 1>;
constexpr uint32_t MR14_Pos = 14;
constexpr uint32_t MR14_Msk = MR14::mask;

/// Event Mask on line 15
/// Position: 15, Width: 1
using MR15 = BitField<15, 1>;
constexpr uint32_t MR15_Pos = 15;
constexpr uint32_t MR15_Msk = MR15::mask;

/// Event Mask on line 16
/// Position: 16, Width: 1
using MR16 = BitField<16, 1>;
constexpr uint32_t MR16_Pos = 16;
constexpr uint32_t MR16_Msk = MR16::mask;

/// Event Mask on line 17
/// Position: 17, Width: 1
using MR17 = BitField<17, 1>;
constexpr uint32_t MR17_Pos = 17;
constexpr uint32_t MR17_Msk = MR17::mask;

/// Event Mask on line 18
/// Position: 18, Width: 1
using MR18 = BitField<18, 1>;
constexpr uint32_t MR18_Pos = 18;
constexpr uint32_t MR18_Msk = MR18::mask;

}  // namespace emr

/// RTSR - Rising Trigger selection register (EXTI_RTSR)
namespace rtsr {
/// Rising trigger event configuration of line 0
/// Position: 0, Width: 1
using TR0 = BitField<0, 1>;
constexpr uint32_t TR0_Pos = 0;
constexpr uint32_t TR0_Msk = TR0::mask;

/// Rising trigger event configuration of line 1
/// Position: 1, Width: 1
using TR1 = BitField<1, 1>;
constexpr uint32_t TR1_Pos = 1;
constexpr uint32_t TR1_Msk = TR1::mask;

/// Rising trigger event configuration of line 2
/// Position: 2, Width: 1
using TR2 = BitField<2, 1>;
constexpr uint32_t TR2_Pos = 2;
constexpr uint32_t TR2_Msk = TR2::mask;

/// Rising trigger event configuration of line 3
/// Position: 3, Width: 1
using TR3 = BitField<3, 1>;
constexpr uint32_t TR3_Pos = 3;
constexpr uint32_t TR3_Msk = TR3::mask;

/// Rising trigger event configuration of line 4
/// Position: 4, Width: 1
using TR4 = BitField<4, 1>;
constexpr uint32_t TR4_Pos = 4;
constexpr uint32_t TR4_Msk = TR4::mask;

/// Rising trigger event configuration of line 5
/// Position: 5, Width: 1
using TR5 = BitField<5, 1>;
constexpr uint32_t TR5_Pos = 5;
constexpr uint32_t TR5_Msk = TR5::mask;

/// Rising trigger event configuration of line 6
/// Position: 6, Width: 1
using TR6 = BitField<6, 1>;
constexpr uint32_t TR6_Pos = 6;
constexpr uint32_t TR6_Msk = TR6::mask;

/// Rising trigger event configuration of line 7
/// Position: 7, Width: 1
using TR7 = BitField<7, 1>;
constexpr uint32_t TR7_Pos = 7;
constexpr uint32_t TR7_Msk = TR7::mask;

/// Rising trigger event configuration of line 8
/// Position: 8, Width: 1
using TR8 = BitField<8, 1>;
constexpr uint32_t TR8_Pos = 8;
constexpr uint32_t TR8_Msk = TR8::mask;

/// Rising trigger event configuration of line 9
/// Position: 9, Width: 1
using TR9 = BitField<9, 1>;
constexpr uint32_t TR9_Pos = 9;
constexpr uint32_t TR9_Msk = TR9::mask;

/// Rising trigger event configuration of line 10
/// Position: 10, Width: 1
using TR10 = BitField<10, 1>;
constexpr uint32_t TR10_Pos = 10;
constexpr uint32_t TR10_Msk = TR10::mask;

/// Rising trigger event configuration of line 11
/// Position: 11, Width: 1
using TR11 = BitField<11, 1>;
constexpr uint32_t TR11_Pos = 11;
constexpr uint32_t TR11_Msk = TR11::mask;

/// Rising trigger event configuration of line 12
/// Position: 12, Width: 1
using TR12 = BitField<12, 1>;
constexpr uint32_t TR12_Pos = 12;
constexpr uint32_t TR12_Msk = TR12::mask;

/// Rising trigger event configuration of line 13
/// Position: 13, Width: 1
using TR13 = BitField<13, 1>;
constexpr uint32_t TR13_Pos = 13;
constexpr uint32_t TR13_Msk = TR13::mask;

/// Rising trigger event configuration of line 14
/// Position: 14, Width: 1
using TR14 = BitField<14, 1>;
constexpr uint32_t TR14_Pos = 14;
constexpr uint32_t TR14_Msk = TR14::mask;

/// Rising trigger event configuration of line 15
/// Position: 15, Width: 1
using TR15 = BitField<15, 1>;
constexpr uint32_t TR15_Pos = 15;
constexpr uint32_t TR15_Msk = TR15::mask;

/// Rising trigger event configuration of line 16
/// Position: 16, Width: 1
using TR16 = BitField<16, 1>;
constexpr uint32_t TR16_Pos = 16;
constexpr uint32_t TR16_Msk = TR16::mask;

/// Rising trigger event configuration of line 17
/// Position: 17, Width: 1
using TR17 = BitField<17, 1>;
constexpr uint32_t TR17_Pos = 17;
constexpr uint32_t TR17_Msk = TR17::mask;

/// Rising trigger event configuration of line 18
/// Position: 18, Width: 1
using TR18 = BitField<18, 1>;
constexpr uint32_t TR18_Pos = 18;
constexpr uint32_t TR18_Msk = TR18::mask;

}  // namespace rtsr

/// FTSR - Falling Trigger selection register (EXTI_FTSR)
namespace ftsr {
/// Falling trigger event configuration of line 0
/// Position: 0, Width: 1
using TR0 = BitField<0, 1>;
constexpr uint32_t TR0_Pos = 0;
constexpr uint32_t TR0_Msk = TR0::mask;

/// Falling trigger event configuration of line 1
/// Position: 1, Width: 1
using TR1 = BitField<1, 1>;
constexpr uint32_t TR1_Pos = 1;
constexpr uint32_t TR1_Msk = TR1::mask;

/// Falling trigger event configuration of line 2
/// Position: 2, Width: 1
using TR2 = BitField<2, 1>;
constexpr uint32_t TR2_Pos = 2;
constexpr uint32_t TR2_Msk = TR2::mask;

/// Falling trigger event configuration of line 3
/// Position: 3, Width: 1
using TR3 = BitField<3, 1>;
constexpr uint32_t TR3_Pos = 3;
constexpr uint32_t TR3_Msk = TR3::mask;

/// Falling trigger event configuration of line 4
/// Position: 4, Width: 1
using TR4 = BitField<4, 1>;
constexpr uint32_t TR4_Pos = 4;
constexpr uint32_t TR4_Msk = TR4::mask;

/// Falling trigger event configuration of line 5
/// Position: 5, Width: 1
using TR5 = BitField<5, 1>;
constexpr uint32_t TR5_Pos = 5;
constexpr uint32_t TR5_Msk = TR5::mask;

/// Falling trigger event configuration of line 6
/// Position: 6, Width: 1
using TR6 = BitField<6, 1>;
constexpr uint32_t TR6_Pos = 6;
constexpr uint32_t TR6_Msk = TR6::mask;

/// Falling trigger event configuration of line 7
/// Position: 7, Width: 1
using TR7 = BitField<7, 1>;
constexpr uint32_t TR7_Pos = 7;
constexpr uint32_t TR7_Msk = TR7::mask;

/// Falling trigger event configuration of line 8
/// Position: 8, Width: 1
using TR8 = BitField<8, 1>;
constexpr uint32_t TR8_Pos = 8;
constexpr uint32_t TR8_Msk = TR8::mask;

/// Falling trigger event configuration of line 9
/// Position: 9, Width: 1
using TR9 = BitField<9, 1>;
constexpr uint32_t TR9_Pos = 9;
constexpr uint32_t TR9_Msk = TR9::mask;

/// Falling trigger event configuration of line 10
/// Position: 10, Width: 1
using TR10 = BitField<10, 1>;
constexpr uint32_t TR10_Pos = 10;
constexpr uint32_t TR10_Msk = TR10::mask;

/// Falling trigger event configuration of line 11
/// Position: 11, Width: 1
using TR11 = BitField<11, 1>;
constexpr uint32_t TR11_Pos = 11;
constexpr uint32_t TR11_Msk = TR11::mask;

/// Falling trigger event configuration of line 12
/// Position: 12, Width: 1
using TR12 = BitField<12, 1>;
constexpr uint32_t TR12_Pos = 12;
constexpr uint32_t TR12_Msk = TR12::mask;

/// Falling trigger event configuration of line 13
/// Position: 13, Width: 1
using TR13 = BitField<13, 1>;
constexpr uint32_t TR13_Pos = 13;
constexpr uint32_t TR13_Msk = TR13::mask;

/// Falling trigger event configuration of line 14
/// Position: 14, Width: 1
using TR14 = BitField<14, 1>;
constexpr uint32_t TR14_Pos = 14;
constexpr uint32_t TR14_Msk = TR14::mask;

/// Falling trigger event configuration of line 15
/// Position: 15, Width: 1
using TR15 = BitField<15, 1>;
constexpr uint32_t TR15_Pos = 15;
constexpr uint32_t TR15_Msk = TR15::mask;

/// Falling trigger event configuration of line 16
/// Position: 16, Width: 1
using TR16 = BitField<16, 1>;
constexpr uint32_t TR16_Pos = 16;
constexpr uint32_t TR16_Msk = TR16::mask;

/// Falling trigger event configuration of line 17
/// Position: 17, Width: 1
using TR17 = BitField<17, 1>;
constexpr uint32_t TR17_Pos = 17;
constexpr uint32_t TR17_Msk = TR17::mask;

/// Falling trigger event configuration of line 18
/// Position: 18, Width: 1
using TR18 = BitField<18, 1>;
constexpr uint32_t TR18_Pos = 18;
constexpr uint32_t TR18_Msk = TR18::mask;

}  // namespace ftsr

/// SWIER - Software interrupt event register (EXTI_SWIER)
namespace swier {
/// Software Interrupt on line 0
/// Position: 0, Width: 1
using SWIER0 = BitField<0, 1>;
constexpr uint32_t SWIER0_Pos = 0;
constexpr uint32_t SWIER0_Msk = SWIER0::mask;

/// Software Interrupt on line 1
/// Position: 1, Width: 1
using SWIER1 = BitField<1, 1>;
constexpr uint32_t SWIER1_Pos = 1;
constexpr uint32_t SWIER1_Msk = SWIER1::mask;

/// Software Interrupt on line 2
/// Position: 2, Width: 1
using SWIER2 = BitField<2, 1>;
constexpr uint32_t SWIER2_Pos = 2;
constexpr uint32_t SWIER2_Msk = SWIER2::mask;

/// Software Interrupt on line 3
/// Position: 3, Width: 1
using SWIER3 = BitField<3, 1>;
constexpr uint32_t SWIER3_Pos = 3;
constexpr uint32_t SWIER3_Msk = SWIER3::mask;

/// Software Interrupt on line 4
/// Position: 4, Width: 1
using SWIER4 = BitField<4, 1>;
constexpr uint32_t SWIER4_Pos = 4;
constexpr uint32_t SWIER4_Msk = SWIER4::mask;

/// Software Interrupt on line 5
/// Position: 5, Width: 1
using SWIER5 = BitField<5, 1>;
constexpr uint32_t SWIER5_Pos = 5;
constexpr uint32_t SWIER5_Msk = SWIER5::mask;

/// Software Interrupt on line 6
/// Position: 6, Width: 1
using SWIER6 = BitField<6, 1>;
constexpr uint32_t SWIER6_Pos = 6;
constexpr uint32_t SWIER6_Msk = SWIER6::mask;

/// Software Interrupt on line 7
/// Position: 7, Width: 1
using SWIER7 = BitField<7, 1>;
constexpr uint32_t SWIER7_Pos = 7;
constexpr uint32_t SWIER7_Msk = SWIER7::mask;

/// Software Interrupt on line 8
/// Position: 8, Width: 1
using SWIER8 = BitField<8, 1>;
constexpr uint32_t SWIER8_Pos = 8;
constexpr uint32_t SWIER8_Msk = SWIER8::mask;

/// Software Interrupt on line 9
/// Position: 9, Width: 1
using SWIER9 = BitField<9, 1>;
constexpr uint32_t SWIER9_Pos = 9;
constexpr uint32_t SWIER9_Msk = SWIER9::mask;

/// Software Interrupt on line 10
/// Position: 10, Width: 1
using SWIER10 = BitField<10, 1>;
constexpr uint32_t SWIER10_Pos = 10;
constexpr uint32_t SWIER10_Msk = SWIER10::mask;

/// Software Interrupt on line 11
/// Position: 11, Width: 1
using SWIER11 = BitField<11, 1>;
constexpr uint32_t SWIER11_Pos = 11;
constexpr uint32_t SWIER11_Msk = SWIER11::mask;

/// Software Interrupt on line 12
/// Position: 12, Width: 1
using SWIER12 = BitField<12, 1>;
constexpr uint32_t SWIER12_Pos = 12;
constexpr uint32_t SWIER12_Msk = SWIER12::mask;

/// Software Interrupt on line 13
/// Position: 13, Width: 1
using SWIER13 = BitField<13, 1>;
constexpr uint32_t SWIER13_Pos = 13;
constexpr uint32_t SWIER13_Msk = SWIER13::mask;

/// Software Interrupt on line 14
/// Position: 14, Width: 1
using SWIER14 = BitField<14, 1>;
constexpr uint32_t SWIER14_Pos = 14;
constexpr uint32_t SWIER14_Msk = SWIER14::mask;

/// Software Interrupt on line 15
/// Position: 15, Width: 1
using SWIER15 = BitField<15, 1>;
constexpr uint32_t SWIER15_Pos = 15;
constexpr uint32_t SWIER15_Msk = SWIER15::mask;

/// Software Interrupt on line 16
/// Position: 16, Width: 1
using SWIER16 = BitField<16, 1>;
constexpr uint32_t SWIER16_Pos = 16;
constexpr uint32_t SWIER16_Msk = SWIER16::mask;

/// Software Interrupt on line 17
/// Position: 17, Width: 1
using SWIER17 = BitField<17, 1>;
constexpr uint32_t SWIER17_Pos = 17;
constexpr uint32_t SWIER17_Msk = SWIER17::mask;

/// Software Interrupt on line 18
/// Position: 18, Width: 1
using SWIER18 = BitField<18, 1>;
constexpr uint32_t SWIER18_Pos = 18;
constexpr uint32_t SWIER18_Msk = SWIER18::mask;

}  // namespace swier

/// PR - Pending register (EXTI_PR)
namespace pr {
/// Pending bit 0
/// Position: 0, Width: 1
using PR0 = BitField<0, 1>;
constexpr uint32_t PR0_Pos = 0;
constexpr uint32_t PR0_Msk = PR0::mask;

/// Pending bit 1
/// Position: 1, Width: 1
using PR1 = BitField<1, 1>;
constexpr uint32_t PR1_Pos = 1;
constexpr uint32_t PR1_Msk = PR1::mask;

/// Pending bit 2
/// Position: 2, Width: 1
using PR2 = BitField<2, 1>;
constexpr uint32_t PR2_Pos = 2;
constexpr uint32_t PR2_Msk = PR2::mask;

/// Pending bit 3
/// Position: 3, Width: 1
using PR3 = BitField<3, 1>;
constexpr uint32_t PR3_Pos = 3;
constexpr uint32_t PR3_Msk = PR3::mask;

/// Pending bit 4
/// Position: 4, Width: 1
using PR4 = BitField<4, 1>;
constexpr uint32_t PR4_Pos = 4;
constexpr uint32_t PR4_Msk = PR4::mask;

/// Pending bit 5
/// Position: 5, Width: 1
using PR5 = BitField<5, 1>;
constexpr uint32_t PR5_Pos = 5;
constexpr uint32_t PR5_Msk = PR5::mask;

/// Pending bit 6
/// Position: 6, Width: 1
using PR6 = BitField<6, 1>;
constexpr uint32_t PR6_Pos = 6;
constexpr uint32_t PR6_Msk = PR6::mask;

/// Pending bit 7
/// Position: 7, Width: 1
using PR7 = BitField<7, 1>;
constexpr uint32_t PR7_Pos = 7;
constexpr uint32_t PR7_Msk = PR7::mask;

/// Pending bit 8
/// Position: 8, Width: 1
using PR8 = BitField<8, 1>;
constexpr uint32_t PR8_Pos = 8;
constexpr uint32_t PR8_Msk = PR8::mask;

/// Pending bit 9
/// Position: 9, Width: 1
using PR9 = BitField<9, 1>;
constexpr uint32_t PR9_Pos = 9;
constexpr uint32_t PR9_Msk = PR9::mask;

/// Pending bit 10
/// Position: 10, Width: 1
using PR10 = BitField<10, 1>;
constexpr uint32_t PR10_Pos = 10;
constexpr uint32_t PR10_Msk = PR10::mask;

/// Pending bit 11
/// Position: 11, Width: 1
using PR11 = BitField<11, 1>;
constexpr uint32_t PR11_Pos = 11;
constexpr uint32_t PR11_Msk = PR11::mask;

/// Pending bit 12
/// Position: 12, Width: 1
using PR12 = BitField<12, 1>;
constexpr uint32_t PR12_Pos = 12;
constexpr uint32_t PR12_Msk = PR12::mask;

/// Pending bit 13
/// Position: 13, Width: 1
using PR13 = BitField<13, 1>;
constexpr uint32_t PR13_Pos = 13;
constexpr uint32_t PR13_Msk = PR13::mask;

/// Pending bit 14
/// Position: 14, Width: 1
using PR14 = BitField<14, 1>;
constexpr uint32_t PR14_Pos = 14;
constexpr uint32_t PR14_Msk = PR14::mask;

/// Pending bit 15
/// Position: 15, Width: 1
using PR15 = BitField<15, 1>;
constexpr uint32_t PR15_Pos = 15;
constexpr uint32_t PR15_Msk = PR15::mask;

/// Pending bit 16
/// Position: 16, Width: 1
using PR16 = BitField<16, 1>;
constexpr uint32_t PR16_Pos = 16;
constexpr uint32_t PR16_Msk = PR16::mask;

/// Pending bit 17
/// Position: 17, Width: 1
using PR17 = BitField<17, 1>;
constexpr uint32_t PR17_Pos = 17;
constexpr uint32_t PR17_Msk = PR17::mask;

/// Pending bit 18
/// Position: 18, Width: 1
using PR18 = BitField<18, 1>;
constexpr uint32_t PR18_Pos = 18;
constexpr uint32_t PR18_Msk = PR18::mask;

}  // namespace pr

}  // namespace alloy::hal::st::stm32f1::exti
