cur_speed	,	V_113
chip_select	,	V_138
spin_lock_init	,	F_72
DIV_ROUND_UP	,	F_7
dma_addr_t	,	T_3
status_reg	,	V_163
cur_spi	,	V_115
tegra_spi_dma_complete	,	F_17
"Not able to get desc for Tx\n"	,	L_1
"Starting rx dma failed, err %d\n"	,	L_5
rx_full_count	,	V_39
read_words	,	V_40
len	,	V_17
dev	,	V_45
tegra_spi_start_dma_based_transfer	,	F_26
DMA_MEM_TO_DEV	,	V_59
cmd1	,	V_153
spi_message	,	V_147
devm_spi_register_master	,	F_84
DMA_FROM_DEVICE	,	V_52
xfer_completion	,	V_154
SPI_RX_FIFO_OVF	,	V_172
xfer	,	V_150
DATA_DIR_RX	,	V_82
pm_runtime_put	,	F_51
SPI_FIFO_EMPTY	,	V_71
EIO	,	V_62
wait_for_completion_interruptible_timeout	,	F_65
dma_to_memory	,	V_89
"The def 0x%x and written 0x%x\n"	,	L_10
wait_for_completion_timeout	,	F_57
cur_words	,	V_88
dma_sync_single_for_device	,	F_15
"CpuXfer ERROR bit set 0x%x\n"	,	L_18
SPI_CONTROL_MODE_0	,	V_121
SPI_RX_EN	,	V_137
SPI_CONTROL_MODE_1	,	V_123
SPI_CS_HIGH	,	V_130
SPI_CONTROL_MODE_2	,	V_125
delay	,	V_145
SPI_CONTROL_MODE_3	,	V_127
"master allocation failed\n"	,	L_24
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_101
tegra_spi_start_rx_dma	,	F_25
reset_control_deassert	,	F_63
"spi-max-frequency"	,	L_25
of_node	,	V_180
GFP_KERNEL	,	V_96
SPI_CS_POL_INACTIVE	,	F_49
written_words	,	V_34
dst_maxburst	,	V_105
SPI_CPOL	,	V_141
device	,	V_196
tx_dma_complete	,	V_56
dmaengine_prep_slave_single	,	F_21
spi_master_get_devdata	,	F_40
""	,	L_12
SPI_TX_TRIG_8	,	V_77
src_addr_width	,	V_100
actual_length	,	V_152
curr_dma_words	,	V_27
SPI_TX_TRIG_4	,	V_75
free_irq	,	F_88
tegra_spi_copy_spi_rxbuf_to_client_rxbuf	,	F_16
SPI_TX_TRIG_1	,	V_73
dma_alloc_coherent	,	F_34
rx_status	,	V_158
command1	,	V_111
of_property_read_u32	,	F_71
rst	,	V_164
min	,	F_8
SPI_RX_FIFO_UNF	,	V_173
num_chipselect	,	V_184
SPI_DMA_TIMEOUT	,	V_156
SPI_CS_SW_HW	,	V_129
completion	,	V_54
DATA_DIR_TX	,	V_80
SPI_IE_TX	,	V_81
devm_ioremap_resource	,	F_74
u8	,	T_2
i	,	V_32
src_addr	,	V_98
complete_xfer	,	V_155
irq	,	V_168
tegra_spi_runtime_resume	,	F_83
pm_runtime_get_sync	,	F_47
spi_device	,	V_12
spi_master_suspend	,	F_94
tegra_spi_start_tx_dma	,	F_19
SPI_CS_SS_VAL	,	V_131
SPI_DMA_BLK_SET	,	F_27
r	,	V_178
dst_addr_width	,	V_104
IRQ_WAKE_THREAD	,	V_174
exit_pm_disable	,	V_194
t	,	V_15
"TxDma Xfer failed\n"	,	L_20
x	,	V_38
MAX_CHIP_SELECT	,	V_185
dma_release_channel	,	F_35
IRQF_ONESHOT	,	V_190
platform_device	,	V_175
tx_buf	,	V_36
DEFAULT_SPI_DMA_BUF_LEN	,	V_192
def_command1_reg	,	V_117
SPI_PACKED	,	V_134
handle_cpu_based_xfer	,	F_61
mdelay	,	F_53
tx_empty_count	,	V_29
rx_dma_chan	,	V_67
dev_dbg	,	F_45
tx_dma_desc	,	V_57
"spi can not start transfer, err %d\n"	,	L_15
reinit_completion	,	F_20
list_is_last	,	F_59
tspi	,	V_2
is_first_of_msg	,	V_107
SPI_FIFO_DEPTH	,	V_139
max_speed_hz	,	V_143
reg	,	V_3
dma_control_reg	,	V_85
"CpuXfer 0x%08x:0x%08x\n"	,	L_19
dst_addr	,	V_103
SPI_COMMAND2	,	V_132
dmaengine_submit	,	F_23
SPI_COMMAND1	,	V_7
reset_control_assert	,	F_62
SPI_TX_FIFO_UNF	,	V_170
platform_get_irq	,	F_75
ret	,	V_69
exit_free_master	,	V_188
count	,	V_33
max_n_32bit	,	V_31
SPI_FIFO_STATUS	,	V_9
tx_dma_buf	,	V_49
dma_slave_config	,	V_93
dma_request_slave_channel_reason	,	F_31
scrub	,	V_106
"tx"	,	L_7
tegra_spi_resume	,	F_95
spin_unlock_irqrestore	,	F_50
context_data	,	V_169
tegra_spi_writel	,	F_3
callback_param	,	V_64
tegra_spi_start_cpu_based_transfer	,	F_29
"pm runtime failed, e = %d\n"	,	L_14
cs_change	,	V_162
platform_get_resource	,	F_73
transfer_one_message	,	V_183
total_fifo_words	,	V_22
max_buf_size	,	V_26
tx_status	,	V_157
SPI_RX_TRIG_4	,	V_76
SPI_RX_TRIG_1	,	V_74
spi_finalize_current_message	,	F_60
tegra_spi_setup	,	F_46
SPI_TX_EN	,	V_136
SPI_BIT_LENGTH	,	F_42
SPI_RX_TRIG_8	,	V_78
speed	,	V_109
dev_err	,	F_22
"Dma channel is not available: %d\n"	,	L_8
cur_direction	,	V_79
dma_chan	,	V_90
"spi trasfer timeout, err %d\n"	,	L_16
src_maxburst	,	V_102
spi_master_resume	,	F_96
SPI_DMA_BLK	,	V_72
dma_complete	,	V_55
tegra_spi_init_dma_param	,	F_30
devm_clk_get	,	F_78
cur_tx_pos	,	V_37
cs_control	,	V_128
"DmaXfer: ERROR bit set 0x%x\n"	,	L_22
SPI_TX_FIFO_OVF	,	V_171
start	,	V_189
clk_disable_unprepare	,	F_97
dma_sconfig	,	V_94
curr_xfer	,	V_116
"pm runtime get failed, e = %d\n"	,	L_30
max_len	,	V_21
speed_hz	,	V_110
"can not get reset\n"	,	L_29
"can not get clock\n"	,	L_28
cur_pos	,	V_18
SPI_M_S	,	V_195
setup	,	V_182
remain_len	,	V_16
base	,	V_4
ENOMEM	,	V_97
SPI_RX_FIFO	,	V_43
dev_get_drvdata	,	F_93
bytes_per_word	,	V_23
"~"	,	L_13
cur_rx_pos	,	V_42
dma_phys	,	V_92
spi_master_put	,	F_89
"spi"	,	L_27
SPI_MODE_0	,	V_120
tegra_spi_suspend	,	F_92
command1_reg	,	V_133
spi_master	,	V_146
SPI_CS_SEL	,	F_44
dma_sync_single_for_cpu	,	F_14
SPI_DMA_CTL	,	V_84
SPI_CPHA	,	V_142
lock	,	V_144
SPI_MODE_3	,	V_126
fifo_words_left	,	V_35
DMA_TO_DEVICE	,	V_48
SPI_MODE_1	,	V_122
SPI_MODE_2	,	V_124
val	,	V_5
clk	,	V_114
phys	,	V_99
"Failed to register ISR for IRQ %d\n"	,	L_26
spi_irq	,	V_179
"rx"	,	L_6
"Not able to get desc for Rx\n"	,	L_2
IRQ_HANDLED	,	V_165
tx_dma_phys	,	V_46
"Error in Transfer\n"	,	L_17
status	,	V_70
tegra_spi_remove	,	F_90
pm_runtime_status_suspended	,	F_86
flags	,	V_140
rx_dma_phys	,	V_51
consume	,	V_50
skip	,	V_151
SPI_ERR	,	V_10
init_completion	,	F_80
pm_runtime_enabled	,	F_82
SPI_RX_FIFO_FULL_COUNT	,	F_12
max_word	,	V_19
is_first_msg	,	V_149
mode_bits	,	V_181
transfers	,	V_161
bits_per_word	,	V_20
pm_runtime_disable	,	F_85
dma_buf_size	,	V_47
clk_prepare_enable	,	F_98
is_packed	,	V_24
SPI_CS_SEL_MASK	,	V_135
err	,	V_167
tegra_spi_transfer_one_message	,	F_55
EPROBE_DEFER	,	V_95
tegra_spi_transfer_delay	,	F_52
delay_usecs	,	V_159
is_curr_dma_xfer	,	V_86
tegra_spi_calculate_curr_xfer_param	,	F_6
DMA_DEV_TO_MEM	,	V_68
rx_dma_complete	,	V_65
tegra_spi_isr_thread	,	F_66
rx_dma_buf	,	V_53
"RxDma Xfer failed\n"	,	L_21
udelay	,	F_54
dma_free_coherent	,	F_37
auto_runtime_pm	,	V_186
complete	,	F_18
msg	,	V_148
transfer_list	,	V_160
tegra_spi_runtime_suspend	,	F_87
"Rx/Tx fifo are not empty status 0x%08x\n"	,	L_3
SPI_TX_FIFO_EMPTY_COUNT	,	F_10
wait_status	,	V_166
mode	,	V_119
pdev	,	V_176
u32	,	T_1
SPI_IE_RX	,	V_83
words_per_32bit	,	V_25
tegra_spi_readl	,	F_1
tegra_spi_data	,	V_1
dma_async_issue_pending	,	F_24
resource	,	V_177
spi_transfer	,	V_14
fifo_status	,	V_30
tegra_spi_copy_client_txbuf_to_spi_txbuf	,	F_13
rx_buf	,	V_41
spi	,	V_13
PTR_ERR	,	F_33
spin_lock_irqsave	,	F_48
tegra_spi_probe	,	F_68
"DmaXfer 0x%08x:0x%08x\n"	,	L_23
DMA_PREP_INTERRUPT	,	V_60
list_for_each_entry	,	F_56
SPI_DMA_EN	,	V_87
clk_set_rate	,	F_41
platform_set_drvdata	,	F_70
handle_dma_based_xfer	,	F_64
platform_get_drvdata	,	F_91
"clk_prepare failed: %d\n"	,	L_32
rx_dma_desc	,	V_66
SPI_TX_FIFO	,	V_6
SPI_TRANS_STATUS	,	V_8
tx_dma_chan	,	V_58
exit_rx_dma_free	,	V_193
devm_reset_control_get	,	F_79
SPI_CONTROL_MODE_MASK	,	V_118
tegra_spi_isr	,	F_67
exit_free_irq	,	V_191
tegra_spi_setup_transfer_one	,	F_39
dmaengine_slave_config	,	F_36
DMA_CTRL_ACK	,	V_61
"setup %d bpw, %scpol, %scpha, %dHz\n"	,	L_11
"can not register to master err %d\n"	,	L_31
IORESOURCE_MEM	,	V_187
dma_buf	,	V_91
pm_runtime_enable	,	F_81
dev_name	,	F_77
readl	,	F_2
tegra_spi_deinit_dma_param	,	F_38
writel	,	F_4
tegra_spi_clear_status	,	F_5
tegra_spi_start_transfer_one	,	F_43
irqreturn_t	,	T_4
WARN_ON	,	F_58
tegra_spi_read_rx_fifo_to_client_rxbuf	,	F_11
"Starting tx dma failed, err %d\n"	,	L_4
SPI_FIFO_ERROR	,	V_11
nbytes	,	V_28
master	,	V_108
dmaengine_terminate_all	,	F_28
request_threaded_irq	,	F_76
" Not able to allocate the dma buffer\n"	,	L_9
req_mode	,	V_112
callback	,	V_63
tegra_spi_fill_tx_fifo_from_client_txbuf	,	F_9
rx_mask	,	V_44
IS_ERR	,	F_32
spi_alloc_master	,	F_69
