# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
hierarchy -check -top simple_instance_array
stat
proc
opt
stat
write_rtlil simple_instance_array_from_verilog.il
# Synthesize to gate-level netlist
synth -top simple_instance_array
write_verilog -noexpr simple_instance_array_from_verilog_synth.v
