<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T23:51:26.003+1100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T23:47:09.343+1100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T19:21:14.836+1100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T19:20:08.185+1100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T19:00:09.264+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_3/m_axi_output_r_BREADY' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T18:59:52.287+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_3/m_axi_output_r_AWUSER' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-10-31T18:59:52.274+1100" type="Warning"/>
      </synLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
