// Seed: 2636297103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_2 = 1 ? 1 : 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output logic id_2,
    output logic id_3,
    input  logic id_4
);
  always @(1) begin
    id_2 <= id_1 - id_4;
    id_3 <= id_4;
  end
  wor id_6 = 1'b0;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  assign id_2 = 1'b0;
endmodule
