platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

# カーネルへのインスタンス数とSLR（Super Logic Region）の配置調整
[connectivity]
# カーネルのインスタンス数指定
# カーネルに指定した数のCUがインスタンシエートされる
# 8カーネル
nk=hid_bound_set_1:1:hid_bound_set_1
nk=switch_set_1:1:switch_set_1
nk=hdis96_set_1:1:hdis96_set_1
nk=judge_index_set_1:1:judge_index_set_1
nk=hdis4096_set_1:1:hdis4096_set_1
nk=determin:1:determin

# slr=table_serch_1:SLR0
# slr=table_serch_2:SLR1
# slr=table_serch_3:SLR0
# slr=table_serch_4:SLR1
# slr=table_serch_5:SLR0
# slr=table_serch_6:SLR1

# 各インスタンスのDRAM接続を指定
# カーネルインターフェースのプラットフォーム内のシステムポートへの割り当て
# カーネルポートを特定のメモリリソースにマップする
# FP_DB
sp=judge_index_set_1.FP_DB:DDR[2]
sp=switch_set_1.FP_DB:DDR[2]
# hash_table
sp=switch_set_1.hash_table:DDR[0]
sp=judge_index_set_1.hash_table:DDR[0]
# hash_table_pointer
sp=hid_bound_set_1.hash_table_pointer:DDR[1]
# query
sp=hid_bound_set_1.query:PLRAM[1]
sp=hdis4096_set_1.query:PLRAM[1]

# 配線
# hid_bound
stream_connect=hid_bound_set_1.flame_stream_out:hdis96_set_1.flame96_stream_in2
stream_connect=hid_bound_set_1.top_stream_out_1:switch_set_1.top_stream_in
stream_connect=hid_bound_set_1.end_stream_out_1:switch_set_1.end_stream_in
stream_connect=hid_bound_set_1.top_stream_out_2:hdis96_set_1.top_stream_in
stream_connect=hid_bound_set_1.end_stream_out_2:hdis96_set_1.end_stream_in
# switch
stream_connect=switch_set_1.flame96_stream_out:hdis96_set_1.flame96_stream_in1:16
# hdis96
stream_connect=hdis96_set_1.count_stream_out:judge_index_set_1.count_stream_in
stream_connect=hdis96_set_1.locate_stream_out:judge_index_set_1.locate_stream_in
# judge
stream_connect=judge_index_set_1.fp32_stream_out:hdis4096_set_1.fp32_stream_in:16
stream_connect=judge_index_set_1.index_stream_out:determin.index_stream_in1
# hdis4096
stream_connect=hdis4096_set_1.haming_stream_out:judge_index_set_1.haming_stream_in

# 完了信号
# hid_bound
stream_connect=hid_bound_set_1.complete_stream_out1:switch_set_1.complete_stream_in
stream_connect=hid_bound_set_1.complete_stream_out2:judge_index_set_1.complete_stream_in
stream_connect=hid_bound_set_1.complete_stream_out3:hdis96_set_1.complete_stream_in
stream_connect=hid_bound_set_1.complete_stream_out:determin.complete_stream_in1_1
# hdis4096
stream_connect=hdis4096_set_1.complete_stream_out:determin.complete_stream_in1_2
# determin
stream_connect=determin.complete_stream_out1_1:hid_bound_set_1.complete_stream_in
stream_connect=determin.complete_stream_out1_2:hdis4096_set_1.complete_stream_in

[hls]
jobs=4

[profile]
data=all:all:all# Monitor data on all kernels and CUs
#stall=all:all   # Monitor stalls for all CUs of all kernels
#exec=all:all    # Monitor execution times for all CUs
#aie=all         # Monitor all AIE streams
