ARM GAS  /tmp/cctVSz2y.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.parse_data,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	parse_data:
  25              	.LVL0:
  26              	.LFB43:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "ws2811.h"
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** typedef enum {
ARM GAS  /tmp/cctVSz2y.s 			page 2


  33:Core/Src/main.c **** 	USB_CONTROL_ACK = 0x77,
  34:Core/Src/main.c **** 	USB_CONTROL_DATA = 0x55,
  35:Core/Src/main.c **** } usb_control_E;
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c ****  SPI_HandleTypeDef hspi1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_SPI1_Init(void);
  61:Core/Src/main.c **** static void MX_TIM2_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** static uint8_t ack_rsp[2] ={0x48, 0x49};
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** static void parse_data(uint8_t* buf, uint32_t len) {
  27              		.loc 1 70 52 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 70 52 is_stmt 0 view .LVU1
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  71:Core/Src/main.c **** 	uint8_t t = buf[1];
  37              		.loc 1 71 2 is_stmt 1 view .LVU2
  38              		.loc 1 71 10 is_stmt 0 view .LVU3
  39 0002 4378     		ldrb	r3, [r0, #1]
  40              	.LVL1:
  72:Core/Src/main.c **** 	uint8_t led_index = buf[2];
  41              		.loc 1 72 2 is_stmt 1 view .LVU4
  42              		.loc 1 72 10 is_stmt 0 view .LVU5
  43 0004 8178     		ldrb	r1, [r0, #2]
ARM GAS  /tmp/cctVSz2y.s 			page 3


  44              	.LVL2:
  73:Core/Src/main.c **** 	uint8_t num_leds = buf[3];
  45              		.loc 1 73 2 is_stmt 1 view .LVU6
  46              		.loc 1 73 10 is_stmt 0 view .LVU7
  47 0006 C278     		ldrb	r2, [r0, #3]
  48              	.LVL3:
  74:Core/Src/main.c **** 	ws2811_parse_buffer(&buf[4], led_index, num_leds, t);
  49              		.loc 1 74 2 is_stmt 1 view .LVU8
  50 0008 0430     		adds	r0, r0, #4
  51              	.LVL4:
  52              		.loc 1 74 2 is_stmt 0 view .LVU9
  53 000a FFF7FEFF 		bl	ws2811_parse_buffer
  54              	.LVL5:
  75:Core/Src/main.c **** }
  55              		.loc 1 75 1 view .LVU10
  56              		@ sp needed
  57 000e 10BD     		pop	{r4, pc}
  58              		.cfi_endproc
  59              	.LFE43:
  61              		.section	.text.MX_GPIO_Init,"ax",%progbits
  62              		.align	1
  63              		.syntax unified
  64              		.code	16
  65              		.thumb_func
  67              	MX_GPIO_Init:
  68              	.LFB49:
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** void usb_callback(uint8_t* buf, uint32_t* len) {
  78:Core/Src/main.c **** 	uint32_t l = *len;
  79:Core/Src/main.c **** 	if (l >= 1) {
  80:Core/Src/main.c **** 		uint8_t control = buf[0];
  81:Core/Src/main.c **** 		switch (control) {
  82:Core/Src/main.c **** 			case(USB_CONTROL_DATA): {
  83:Core/Src/main.c **** 				parse_data(buf, l);
  84:Core/Src/main.c **** 				break;
  85:Core/Src/main.c **** 			}
  86:Core/Src/main.c **** 			case(USB_CONTROL_ACK): {
  87:Core/Src/main.c **** 				CDC_Transmit_FS(ack_rsp, sizeof(ack_rsp));
  88:Core/Src/main.c **** 				break;
  89:Core/Src/main.c **** 			}
  90:Core/Src/main.c **** 			default:
  91:Core/Src/main.c **** 				break;
  92:Core/Src/main.c **** 		}
  93:Core/Src/main.c **** 	}
  94:Core/Src/main.c **** }
  95:Core/Src/main.c **** /* USER CODE END 0 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /**
  98:Core/Src/main.c ****   * @brief  The application entry point.
  99:Core/Src/main.c ****   * @retval int
 100:Core/Src/main.c ****   */
 101:Core/Src/main.c **** int main(void)
 102:Core/Src/main.c **** {
 103:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 104:Core/Src/main.c ****   /* USER CODE END 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  /tmp/cctVSz2y.s 			page 4


 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 109:Core/Src/main.c ****   HAL_Init();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END Init */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Configure the system clock */
 116:Core/Src/main.c ****   SystemClock_Config();
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Initialize all configured peripherals */
 123:Core/Src/main.c ****   MX_GPIO_Init();
 124:Core/Src/main.c ****   MX_SPI1_Init();
 125:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 126:Core/Src/main.c ****   MX_TIM2_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 130:Core/Src/main.c ****   if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     Error_Handler();
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c ****   static led_code_S buff[WS2811_BUFF_LEN][NUMBER_LEDS];
 135:Core/Src/main.c ****   for(uint32_t i = 0; i < WS2811_BUFF_LEN; i++) {
 136:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 137:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 138:Core/Src/main.c **** 		buff[i][j].blue = 0;
 139:Core/Src/main.c **** 		buff[i][j].green = 0;
 140:Core/Src/main.c **** 	}
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /* USER CODE END 2 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* Infinite loop */
 145:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 146:Core/Src/main.c ****   while (1)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     /* USER CODE END WHILE */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 151:Core/Src/main.c ****     HAL_Delay(1000);
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c ****   /* USER CODE END 3 */
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****   * @brief System Clock Configuration
 158:Core/Src/main.c ****   * @retval None
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c **** void SystemClock_Config(void)
 161:Core/Src/main.c **** {
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/cctVSz2y.s 			page 5


 164:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 165:Core/Src/main.c ****   RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 168:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 196:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Enable the SYSCFG APB clock
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   __HAL_RCC_CRS_CLK_ENABLE();
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Configures CRS
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 210:Core/Src/main.c ****   RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 211:Core/Src/main.c ****   RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 212:Core/Src/main.c ****   RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 213:Core/Src/main.c ****   RCC_CRSInitStruct.ErrorLimitValue = 34;
 214:Core/Src/main.c ****   RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief SPI1 Initialization Function
ARM GAS  /tmp/cctVSz2y.s 			page 6


 221:Core/Src/main.c ****   * @param None
 222:Core/Src/main.c ****   * @retval None
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c **** static void MX_SPI1_Init(void)
 225:Core/Src/main.c **** {
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 234:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 235:Core/Src/main.c ****   hspi1.Instance = SPI1;
 236:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 237:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 238:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 239:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 240:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 241:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 242:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 243:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 244:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 245:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 246:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 247:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 248:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 249:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 250:Core/Src/main.c ****   {
 251:Core/Src/main.c ****     Error_Handler();
 252:Core/Src/main.c ****   }
 253:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** }
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /**
 260:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 261:Core/Src/main.c ****   * @param None
 262:Core/Src/main.c ****   * @retval None
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c **** static void MX_TIM2_Init(void)
 265:Core/Src/main.c **** {
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 272:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 277:Core/Src/main.c ****   htim2.Instance = TIM2;
ARM GAS  /tmp/cctVSz2y.s 			page 7


 278:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 279:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 280:Core/Src/main.c ****   htim2.Init.Period = 1500;
 281:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 282:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 283:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 284:Core/Src/main.c ****   {
 285:Core/Src/main.c ****     Error_Handler();
 286:Core/Src/main.c ****   }
 287:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 288:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 293:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 294:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief GPIO Initialization Function
 306:Core/Src/main.c ****   * @param None
 307:Core/Src/main.c ****   * @retval None
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c **** static void MX_GPIO_Init(void)
 310:Core/Src/main.c **** {
  69              		.loc 1 310 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 32
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73 0000 30B5     		push	{r4, r5, lr}
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 12
  76              		.cfi_offset 4, -12
  77              		.cfi_offset 5, -8
  78              		.cfi_offset 14, -4
  79 0002 89B0     		sub	sp, sp, #36
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 48
 311:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  82              		.loc 1 311 3 view .LVU12
  83              		.loc 1 311 20 is_stmt 0 view .LVU13
  84 0004 03AC     		add	r4, sp, #12
  85 0006 1422     		movs	r2, #20
  86 0008 0021     		movs	r1, #0
  87 000a 2000     		movs	r0, r4
  88 000c FFF7FEFF 		bl	memset
  89              	.LVL6:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
ARM GAS  /tmp/cctVSz2y.s 			page 8


 314:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  90              		.loc 1 314 3 is_stmt 1 view .LVU14
  91              	.LBB4:
  92              		.loc 1 314 3 view .LVU15
  93              		.loc 1 314 3 view .LVU16
  94 0010 124B     		ldr	r3, .L3
  95 0012 5A69     		ldr	r2, [r3, #20]
  96 0014 8021     		movs	r1, #128
  97 0016 8902     		lsls	r1, r1, #10
  98 0018 0A43     		orrs	r2, r1
  99 001a 5A61     		str	r2, [r3, #20]
 100              		.loc 1 314 3 view .LVU17
 101 001c 5A69     		ldr	r2, [r3, #20]
 102 001e 0A40     		ands	r2, r1
 103 0020 0192     		str	r2, [sp, #4]
 104              		.loc 1 314 3 view .LVU18
 105 0022 019A     		ldr	r2, [sp, #4]
 106              	.LBE4:
 107              		.loc 1 314 3 view .LVU19
 315:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 108              		.loc 1 315 3 view .LVU20
 109              	.LBB5:
 110              		.loc 1 315 3 view .LVU21
 111              		.loc 1 315 3 view .LVU22
 112 0024 5A69     		ldr	r2, [r3, #20]
 113 0026 8021     		movs	r1, #128
 114 0028 C902     		lsls	r1, r1, #11
 115 002a 0A43     		orrs	r2, r1
 116 002c 5A61     		str	r2, [r3, #20]
 117              		.loc 1 315 3 view .LVU23
 118 002e 5B69     		ldr	r3, [r3, #20]
 119 0030 0B40     		ands	r3, r1
 120 0032 0293     		str	r3, [sp, #8]
 121              		.loc 1 315 3 view .LVU24
 122 0034 029B     		ldr	r3, [sp, #8]
 123              	.LBE5:
 124              		.loc 1 315 3 view .LVU25
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 318:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 125              		.loc 1 318 3 view .LVU26
 126 0036 0A4D     		ldr	r5, .L3+4
 127 0038 0022     		movs	r2, #0
 128 003a 4021     		movs	r1, #64
 129 003c 2800     		movs	r0, r5
 130 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 131              	.LVL7:
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
 321:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
 132              		.loc 1 321 3 view .LVU27
 133              		.loc 1 321 23 is_stmt 0 view .LVU28
 134 0042 4023     		movs	r3, #64
 135 0044 0393     		str	r3, [sp, #12]
 322:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 322 3 is_stmt 1 view .LVU29
 137              		.loc 1 322 24 is_stmt 0 view .LVU30
ARM GAS  /tmp/cctVSz2y.s 			page 9


 138 0046 3F3B     		subs	r3, r3, #63
 139 0048 0493     		str	r3, [sp, #16]
 323:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 323 3 is_stmt 1 view .LVU31
 141              		.loc 1 323 24 is_stmt 0 view .LVU32
 142 004a 0023     		movs	r3, #0
 143 004c 0593     		str	r3, [sp, #20]
 324:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 144              		.loc 1 324 3 is_stmt 1 view .LVU33
 145              		.loc 1 324 25 is_stmt 0 view .LVU34
 146 004e 0693     		str	r3, [sp, #24]
 325:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 147              		.loc 1 325 3 is_stmt 1 view .LVU35
 148 0050 2100     		movs	r1, r4
 149 0052 2800     		movs	r0, r5
 150 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL8:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** }
 152              		.loc 1 327 1 is_stmt 0 view .LVU36
 153 0058 09B0     		add	sp, sp, #36
 154              		@ sp needed
 155 005a 30BD     		pop	{r4, r5, pc}
 156              	.L4:
 157              		.align	2
 158              	.L3:
 159 005c 00100240 		.word	1073876992
 160 0060 00040048 		.word	1207960576
 161              		.cfi_endproc
 162              	.LFE49:
 164              		.section	.text.usb_callback,"ax",%progbits
 165              		.align	1
 166              		.global	usb_callback
 167              		.syntax unified
 168              		.code	16
 169              		.thumb_func
 171              	usb_callback:
 172              	.LVL9:
 173              	.LFB44:
  77:Core/Src/main.c **** 	uint32_t l = *len;
 174              		.loc 1 77 48 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
  77:Core/Src/main.c **** 	uint32_t l = *len;
 178              		.loc 1 77 48 is_stmt 0 view .LVU38
 179 0000 10B5     		push	{r4, lr}
 180              	.LCFI3:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 4, -8
 183              		.cfi_offset 14, -4
  78:Core/Src/main.c **** 	if (l >= 1) {
 184              		.loc 1 78 2 is_stmt 1 view .LVU39
  78:Core/Src/main.c **** 	if (l >= 1) {
 185              		.loc 1 78 11 is_stmt 0 view .LVU40
 186 0002 0968     		ldr	r1, [r1]
 187              	.LVL10:
ARM GAS  /tmp/cctVSz2y.s 			page 10


  79:Core/Src/main.c **** 		uint8_t control = buf[0];
 188              		.loc 1 79 2 is_stmt 1 view .LVU41
  79:Core/Src/main.c **** 		uint8_t control = buf[0];
 189              		.loc 1 79 5 is_stmt 0 view .LVU42
 190 0004 0029     		cmp	r1, #0
 191 0006 0BD0     		beq	.L5
 192              	.LBB6:
  80:Core/Src/main.c **** 		switch (control) {
 193              		.loc 1 80 3 is_stmt 1 view .LVU43
  80:Core/Src/main.c **** 		switch (control) {
 194              		.loc 1 80 11 is_stmt 0 view .LVU44
 195 0008 0378     		ldrb	r3, [r0]
 196              	.LVL11:
  81:Core/Src/main.c **** 			case(USB_CONTROL_DATA): {
 197              		.loc 1 81 3 is_stmt 1 view .LVU45
 198 000a 552B     		cmp	r3, #85
 199 000c 06D0     		beq	.L7
 200 000e 772B     		cmp	r3, #119
 201 0010 06D1     		bne	.L5
  87:Core/Src/main.c **** 				break;
 202              		.loc 1 87 5 view .LVU46
 203 0012 0448     		ldr	r0, .L9
 204              	.LVL12:
  87:Core/Src/main.c **** 				break;
 205              		.loc 1 87 5 is_stmt 0 view .LVU47
 206 0014 0221     		movs	r1, #2
 207              	.LVL13:
  87:Core/Src/main.c **** 				break;
 208              		.loc 1 87 5 view .LVU48
 209 0016 FFF7FEFF 		bl	CDC_Transmit_FS
 210              	.LVL14:
  88:Core/Src/main.c **** 			}
 211              		.loc 1 88 5 is_stmt 1 view .LVU49
 212              	.LBE6:
  94:Core/Src/main.c **** /* USER CODE END 0 */
 213              		.loc 1 94 1 is_stmt 0 view .LVU50
 214 001a 01E0     		b	.L5
 215              	.LVL15:
 216              	.L7:
 217              	.LBB7:
  83:Core/Src/main.c **** 				break;
 218              		.loc 1 83 5 is_stmt 1 view .LVU51
 219 001c FFF7FEFF 		bl	parse_data
 220              	.LVL16:
  84:Core/Src/main.c **** 			}
 221              		.loc 1 84 5 view .LVU52
 222              	.L5:
  84:Core/Src/main.c **** 			}
 223              		.loc 1 84 5 is_stmt 0 view .LVU53
 224              	.LBE7:
  94:Core/Src/main.c **** /* USER CODE END 0 */
 225              		.loc 1 94 1 view .LVU54
 226              		@ sp needed
 227 0020 10BD     		pop	{r4, pc}
 228              	.L10:
 229 0022 C046     		.align	2
 230              	.L9:
ARM GAS  /tmp/cctVSz2y.s 			page 11


 231 0024 00000000 		.word	ack_rsp
 232              		.cfi_endproc
 233              	.LFE44:
 235              		.section	.text.Error_Handler,"ax",%progbits
 236              		.align	1
 237              		.global	Error_Handler
 238              		.syntax unified
 239              		.code	16
 240              		.thumb_func
 242              	Error_Handler:
 243              	.LFB50:
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /* USER CODE END 4 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 335:Core/Src/main.c ****   * @retval None
 336:Core/Src/main.c ****   */
 337:Core/Src/main.c **** void Error_Handler(void)
 338:Core/Src/main.c **** {
 244              		.loc 1 338 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 339:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 340:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 341:Core/Src/main.c ****   __disable_irq();
 250              		.loc 1 341 3 view .LVU56
 251              	.LBB8:
 252              	.LBI8:
 253              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  /tmp/cctVSz2y.s 			page 12


  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/cctVSz2y.s 			page 13


  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /tmp/cctVSz2y.s 			page 14


 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 254              		.loc 2 140 27 view .LVU57
 255              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 256              		.loc 2 142 3 view .LVU58
 257              		.syntax divided
 258              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 259 0000 72B6     		cpsid i
 260              	@ 0 "" 2
 261              		.thumb
 262              		.syntax unified
 263              	.L12:
 264              	.LBE9:
 265              	.LBE8:
 342:Core/Src/main.c ****   while (1)
 266              		.loc 1 342 3 view .LVU59
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****   }
 267              		.loc 1 344 3 view .LVU60
 342:Core/Src/main.c ****   while (1)
 268              		.loc 1 342 9 view .LVU61
 269 0002 FEE7     		b	.L12
 270              		.cfi_endproc
 271              	.LFE50:
 273              		.section	.text.MX_SPI1_Init,"ax",%progbits
 274              		.align	1
 275              		.syntax unified
 276              		.code	16
 277              		.thumb_func
 279              	MX_SPI1_Init:
 280              	.LFB47:
 225:Core/Src/main.c **** 
 281              		.loc 1 225 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 10B5     		push	{r4, lr}
 286              	.LCFI4:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 235:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 290              		.loc 1 235 3 view .LVU63
 235:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 291              		.loc 1 235 18 is_stmt 0 view .LVU64
 292 0002 1148     		ldr	r0, .L16
 293 0004 114B     		ldr	r3, .L16+4
 294 0006 0360     		str	r3, [r0]
 236:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 295              		.loc 1 236 3 is_stmt 1 view .LVU65
 236:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 296              		.loc 1 236 19 is_stmt 0 view .LVU66
 297 0008 8223     		movs	r3, #130
ARM GAS  /tmp/cctVSz2y.s 			page 15


 298 000a 5B00     		lsls	r3, r3, #1
 299 000c 4360     		str	r3, [r0, #4]
 237:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 300              		.loc 1 237 3 is_stmt 1 view .LVU67
 237:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 301              		.loc 1 237 24 is_stmt 0 view .LVU68
 302 000e 0023     		movs	r3, #0
 303 0010 8360     		str	r3, [r0, #8]
 238:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 304              		.loc 1 238 3 is_stmt 1 view .LVU69
 238:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 305              		.loc 1 238 23 is_stmt 0 view .LVU70
 306 0012 E022     		movs	r2, #224
 307 0014 D200     		lsls	r2, r2, #3
 308 0016 C260     		str	r2, [r0, #12]
 239:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 309              		.loc 1 239 3 is_stmt 1 view .LVU71
 239:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 310              		.loc 1 239 26 is_stmt 0 view .LVU72
 311 0018 0361     		str	r3, [r0, #16]
 240:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 312              		.loc 1 240 3 is_stmt 1 view .LVU73
 240:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 313              		.loc 1 240 23 is_stmt 0 view .LVU74
 314 001a 4361     		str	r3, [r0, #20]
 241:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 315              		.loc 1 241 3 is_stmt 1 view .LVU75
 241:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 316              		.loc 1 241 18 is_stmt 0 view .LVU76
 317 001c 8022     		movs	r2, #128
 318 001e 9200     		lsls	r2, r2, #2
 319 0020 8261     		str	r2, [r0, #24]
 242:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 320              		.loc 1 242 3 is_stmt 1 view .LVU77
 242:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 321              		.loc 1 242 32 is_stmt 0 view .LVU78
 322 0022 E93A     		subs	r2, r2, #233
 323 0024 FF3A     		subs	r2, r2, #255
 324 0026 C261     		str	r2, [r0, #28]
 243:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 325              		.loc 1 243 3 is_stmt 1 view .LVU79
 243:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 326              		.loc 1 243 23 is_stmt 0 view .LVU80
 327 0028 0362     		str	r3, [r0, #32]
 244:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 328              		.loc 1 244 3 is_stmt 1 view .LVU81
 244:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 329              		.loc 1 244 21 is_stmt 0 view .LVU82
 330 002a 4362     		str	r3, [r0, #36]
 245:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 331              		.loc 1 245 3 is_stmt 1 view .LVU83
 245:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 332              		.loc 1 245 29 is_stmt 0 view .LVU84
 333 002c 8362     		str	r3, [r0, #40]
 246:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 334              		.loc 1 246 3 is_stmt 1 view .LVU85
 246:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
ARM GAS  /tmp/cctVSz2y.s 			page 16


 335              		.loc 1 246 28 is_stmt 0 view .LVU86
 336 002e 113A     		subs	r2, r2, #17
 337 0030 C262     		str	r2, [r0, #44]
 247:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 338              		.loc 1 247 3 is_stmt 1 view .LVU87
 247:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 339              		.loc 1 247 24 is_stmt 0 view .LVU88
 340 0032 0363     		str	r3, [r0, #48]
 248:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 341              		.loc 1 248 3 is_stmt 1 view .LVU89
 248:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 342              		.loc 1 248 23 is_stmt 0 view .LVU90
 343 0034 0833     		adds	r3, r3, #8
 344 0036 4363     		str	r3, [r0, #52]
 249:Core/Src/main.c ****   {
 345              		.loc 1 249 3 is_stmt 1 view .LVU91
 249:Core/Src/main.c ****   {
 346              		.loc 1 249 7 is_stmt 0 view .LVU92
 347 0038 FFF7FEFF 		bl	HAL_SPI_Init
 348              	.LVL17:
 249:Core/Src/main.c ****   {
 349              		.loc 1 249 6 discriminator 1 view .LVU93
 350 003c 0028     		cmp	r0, #0
 351 003e 00D1     		bne	.L15
 257:Core/Src/main.c **** 
 352              		.loc 1 257 1 view .LVU94
 353              		@ sp needed
 354 0040 10BD     		pop	{r4, pc}
 355              	.L15:
 251:Core/Src/main.c ****   }
 356              		.loc 1 251 5 is_stmt 1 view .LVU95
 357 0042 FFF7FEFF 		bl	Error_Handler
 358              	.LVL18:
 359              	.L17:
 360 0046 C046     		.align	2
 361              	.L16:
 362 0048 00000000 		.word	hspi1
 363 004c 00300140 		.word	1073819648
 364              		.cfi_endproc
 365              	.LFE47:
 367              		.section	.text.MX_TIM2_Init,"ax",%progbits
 368              		.align	1
 369              		.syntax unified
 370              		.code	16
 371              		.thumb_func
 373              	MX_TIM2_Init:
 374              	.LFB48:
 265:Core/Src/main.c **** 
 375              		.loc 1 265 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 24
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379 0000 00B5     		push	{lr}
 380              	.LCFI5:
 381              		.cfi_def_cfa_offset 4
 382              		.cfi_offset 14, -4
 383 0002 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/cctVSz2y.s 			page 17


 384              	.LCFI6:
 385              		.cfi_def_cfa_offset 32
 271:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 386              		.loc 1 271 3 view .LVU97
 271:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 387              		.loc 1 271 26 is_stmt 0 view .LVU98
 388 0004 1022     		movs	r2, #16
 389 0006 0021     		movs	r1, #0
 390 0008 02A8     		add	r0, sp, #8
 391 000a FFF7FEFF 		bl	memset
 392              	.LVL19:
 272:Core/Src/main.c **** 
 393              		.loc 1 272 3 is_stmt 1 view .LVU99
 272:Core/Src/main.c **** 
 394              		.loc 1 272 27 is_stmt 0 view .LVU100
 395 000e 0822     		movs	r2, #8
 396 0010 0021     		movs	r1, #0
 397 0012 6846     		mov	r0, sp
 398 0014 FFF7FEFF 		bl	memset
 399              	.LVL20:
 277:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 400              		.loc 1 277 3 is_stmt 1 view .LVU101
 277:Core/Src/main.c ****   htim2.Init.Prescaler = 999;
 401              		.loc 1 277 18 is_stmt 0 view .LVU102
 402 0018 1448     		ldr	r0, .L25
 403 001a 8023     		movs	r3, #128
 404 001c DB05     		lsls	r3, r3, #23
 405 001e 0360     		str	r3, [r0]
 278:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 406              		.loc 1 278 3 is_stmt 1 view .LVU103
 278:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 407              		.loc 1 278 24 is_stmt 0 view .LVU104
 408 0020 134B     		ldr	r3, .L25+4
 409 0022 4360     		str	r3, [r0, #4]
 279:Core/Src/main.c ****   htim2.Init.Period = 1500;
 410              		.loc 1 279 3 is_stmt 1 view .LVU105
 279:Core/Src/main.c ****   htim2.Init.Period = 1500;
 411              		.loc 1 279 26 is_stmt 0 view .LVU106
 412 0024 0023     		movs	r3, #0
 413 0026 8360     		str	r3, [r0, #8]
 280:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 414              		.loc 1 280 3 is_stmt 1 view .LVU107
 280:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 415              		.loc 1 280 21 is_stmt 0 view .LVU108
 416 0028 124A     		ldr	r2, .L25+8
 417 002a C260     		str	r2, [r0, #12]
 281:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 418              		.loc 1 281 3 is_stmt 1 view .LVU109
 281:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 419              		.loc 1 281 28 is_stmt 0 view .LVU110
 420 002c 0361     		str	r3, [r0, #16]
 282:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 421              		.loc 1 282 3 is_stmt 1 view .LVU111
 282:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 422              		.loc 1 282 32 is_stmt 0 view .LVU112
 423 002e 8361     		str	r3, [r0, #24]
 283:Core/Src/main.c ****   {
ARM GAS  /tmp/cctVSz2y.s 			page 18


 424              		.loc 1 283 3 is_stmt 1 view .LVU113
 283:Core/Src/main.c ****   {
 425              		.loc 1 283 7 is_stmt 0 view .LVU114
 426 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
 427              	.LVL21:
 283:Core/Src/main.c ****   {
 428              		.loc 1 283 6 discriminator 1 view .LVU115
 429 0034 0028     		cmp	r0, #0
 430 0036 13D1     		bne	.L22
 287:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 431              		.loc 1 287 3 is_stmt 1 view .LVU116
 287:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 432              		.loc 1 287 34 is_stmt 0 view .LVU117
 433 0038 8023     		movs	r3, #128
 434 003a 5B01     		lsls	r3, r3, #5
 435 003c 0293     		str	r3, [sp, #8]
 288:Core/Src/main.c ****   {
 436              		.loc 1 288 3 is_stmt 1 view .LVU118
 288:Core/Src/main.c ****   {
 437              		.loc 1 288 7 is_stmt 0 view .LVU119
 438 003e 0B48     		ldr	r0, .L25
 439 0040 02A9     		add	r1, sp, #8
 440 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 441              	.LVL22:
 288:Core/Src/main.c ****   {
 442              		.loc 1 288 6 discriminator 1 view .LVU120
 443 0046 0028     		cmp	r0, #0
 444 0048 0CD1     		bne	.L23
 292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 445              		.loc 1 292 3 is_stmt 1 view .LVU121
 292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 446              		.loc 1 292 37 is_stmt 0 view .LVU122
 447 004a 6946     		mov	r1, sp
 448 004c 0023     		movs	r3, #0
 449 004e 0093     		str	r3, [sp]
 293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 450              		.loc 1 293 3 is_stmt 1 view .LVU123
 293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 451              		.loc 1 293 33 is_stmt 0 view .LVU124
 452 0050 0193     		str	r3, [sp, #4]
 294:Core/Src/main.c ****   {
 453              		.loc 1 294 3 is_stmt 1 view .LVU125
 294:Core/Src/main.c ****   {
 454              		.loc 1 294 7 is_stmt 0 view .LVU126
 455 0052 0648     		ldr	r0, .L25
 456 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 457              	.LVL23:
 294:Core/Src/main.c ****   {
 458              		.loc 1 294 6 discriminator 1 view .LVU127
 459 0058 0028     		cmp	r0, #0
 460 005a 05D1     		bne	.L24
 302:Core/Src/main.c **** 
 461              		.loc 1 302 1 view .LVU128
 462 005c 07B0     		add	sp, sp, #28
 463              		@ sp needed
 464 005e 00BD     		pop	{pc}
 465              	.L22:
ARM GAS  /tmp/cctVSz2y.s 			page 19


 285:Core/Src/main.c ****   }
 466              		.loc 1 285 5 is_stmt 1 view .LVU129
 467 0060 FFF7FEFF 		bl	Error_Handler
 468              	.LVL24:
 469              	.L23:
 290:Core/Src/main.c ****   }
 470              		.loc 1 290 5 view .LVU130
 471 0064 FFF7FEFF 		bl	Error_Handler
 472              	.LVL25:
 473              	.L24:
 296:Core/Src/main.c ****   }
 474              		.loc 1 296 5 view .LVU131
 475 0068 FFF7FEFF 		bl	Error_Handler
 476              	.LVL26:
 477              	.L26:
 478              		.align	2
 479              	.L25:
 480 006c 00000000 		.word	htim2
 481 0070 E7030000 		.word	999
 482 0074 DC050000 		.word	1500
 483              		.cfi_endproc
 484              	.LFE48:
 486              		.section	.text.SystemClock_Config,"ax",%progbits
 487              		.align	1
 488              		.global	SystemClock_Config
 489              		.syntax unified
 490              		.code	16
 491              		.thumb_func
 493              	SystemClock_Config:
 494              	.LFB46:
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 495              		.loc 1 161 1 view -0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 120
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499 0000 10B5     		push	{r4, lr}
 500              	.LCFI7:
 501              		.cfi_def_cfa_offset 8
 502              		.cfi_offset 4, -8
 503              		.cfi_offset 14, -4
 504 0002 9EB0     		sub	sp, sp, #120
 505              	.LCFI8:
 506              		.cfi_def_cfa_offset 128
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 507              		.loc 1 162 3 view .LVU133
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 508              		.loc 1 162 22 is_stmt 0 view .LVU134
 509 0004 11AC     		add	r4, sp, #68
 510 0006 3422     		movs	r2, #52
 511 0008 0021     		movs	r1, #0
 512 000a 2000     		movs	r0, r4
 513 000c FFF7FEFF 		bl	memset
 514              	.LVL27:
 163:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 515              		.loc 1 163 3 is_stmt 1 view .LVU135
 163:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 516              		.loc 1 163 22 is_stmt 0 view .LVU136
ARM GAS  /tmp/cctVSz2y.s 			page 20


 517 0010 1022     		movs	r2, #16
 518 0012 0021     		movs	r1, #0
 519 0014 0DA8     		add	r0, sp, #52
 520 0016 FFF7FEFF 		bl	memset
 521              	.LVL28:
 164:Core/Src/main.c ****   RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 522              		.loc 1 164 3 is_stmt 1 view .LVU137
 164:Core/Src/main.c ****   RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 523              		.loc 1 164 28 is_stmt 0 view .LVU138
 524 001a 1822     		movs	r2, #24
 525 001c 0021     		movs	r1, #0
 526 001e 07A8     		add	r0, sp, #28
 527 0020 FFF7FEFF 		bl	memset
 528              	.LVL29:
 165:Core/Src/main.c **** 
 529              		.loc 1 165 3 is_stmt 1 view .LVU139
 165:Core/Src/main.c **** 
 530              		.loc 1 165 22 is_stmt 0 view .LVU140
 531 0024 1822     		movs	r2, #24
 532 0026 0021     		movs	r1, #0
 533 0028 01A8     		add	r0, sp, #4
 534 002a FFF7FEFF 		bl	memset
 535              	.LVL30:
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 536              		.loc 1 170 3 is_stmt 1 view .LVU141
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 537              		.loc 1 170 36 is_stmt 0 view .LVU142
 538 002e 2223     		movs	r3, #34
 539 0030 1193     		str	r3, [sp, #68]
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 540              		.loc 1 171 3 is_stmt 1 view .LVU143
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 541              		.loc 1 171 30 is_stmt 0 view .LVU144
 542 0032 213B     		subs	r3, r3, #33
 543 0034 1493     		str	r3, [sp, #80]
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 544              		.loc 1 172 3 is_stmt 1 view .LVU145
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 545              		.loc 1 172 32 is_stmt 0 view .LVU146
 546 0036 1993     		str	r3, [sp, #100]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 547              		.loc 1 173 3 is_stmt 1 view .LVU147
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 548              		.loc 1 173 41 is_stmt 0 view .LVU148
 549 0038 1022     		movs	r2, #16
 550 003a 1592     		str	r2, [sp, #84]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 551              		.loc 1 174 3 is_stmt 1 view .LVU149
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 552              		.loc 1 174 34 is_stmt 0 view .LVU150
 553 003c 0E3A     		subs	r2, r2, #14
 554 003e 1A92     		str	r2, [sp, #104]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 555              		.loc 1 175 3 is_stmt 1 view .LVU151
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 556              		.loc 1 175 35 is_stmt 0 view .LVU152
 557 0040 8022     		movs	r2, #128
ARM GAS  /tmp/cctVSz2y.s 			page 21


 558 0042 1202     		lsls	r2, r2, #8
 559 0044 1B92     		str	r2, [sp, #108]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 560              		.loc 1 176 3 is_stmt 1 view .LVU153
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 561              		.loc 1 176 32 is_stmt 0 view .LVU154
 562 0046 A022     		movs	r2, #160
 563 0048 9203     		lsls	r2, r2, #14
 564 004a 1C92     		str	r2, [sp, #112]
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 565              		.loc 1 177 3 is_stmt 1 view .LVU155
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 566              		.loc 1 177 32 is_stmt 0 view .LVU156
 567 004c 1D93     		str	r3, [sp, #116]
 178:Core/Src/main.c ****   {
 568              		.loc 1 178 3 is_stmt 1 view .LVU157
 178:Core/Src/main.c ****   {
 569              		.loc 1 178 7 is_stmt 0 view .LVU158
 570 004e 2000     		movs	r0, r4
 571 0050 FFF7FEFF 		bl	HAL_RCC_OscConfig
 572              	.LVL31:
 178:Core/Src/main.c ****   {
 573              		.loc 1 178 6 discriminator 1 view .LVU159
 574 0054 0028     		cmp	r0, #0
 575 0056 31D1     		bne	.L31
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 576              		.loc 1 185 3 is_stmt 1 view .LVU160
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 577              		.loc 1 185 31 is_stmt 0 view .LVU161
 578 0058 0DA8     		add	r0, sp, #52
 579 005a 0723     		movs	r3, #7
 580 005c 0D93     		str	r3, [sp, #52]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 581              		.loc 1 187 3 is_stmt 1 view .LVU162
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 582              		.loc 1 187 34 is_stmt 0 view .LVU163
 583 005e 053B     		subs	r3, r3, #5
 584 0060 4360     		str	r3, [r0, #4]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 585              		.loc 1 188 3 is_stmt 1 view .LVU164
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 586              		.loc 1 188 35 is_stmt 0 view .LVU165
 587 0062 0023     		movs	r3, #0
 588 0064 8360     		str	r3, [r0, #8]
 189:Core/Src/main.c **** 
 589              		.loc 1 189 3 is_stmt 1 view .LVU166
 189:Core/Src/main.c **** 
 590              		.loc 1 189 36 is_stmt 0 view .LVU167
 591 0066 C360     		str	r3, [r0, #12]
 191:Core/Src/main.c ****   {
 592              		.loc 1 191 3 is_stmt 1 view .LVU168
 191:Core/Src/main.c ****   {
 593              		.loc 1 191 7 is_stmt 0 view .LVU169
 594 0068 0121     		movs	r1, #1
 595 006a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 596              	.LVL32:
 191:Core/Src/main.c ****   {
ARM GAS  /tmp/cctVSz2y.s 			page 22


 597              		.loc 1 191 6 discriminator 1 view .LVU170
 598 006e 0028     		cmp	r0, #0
 599 0070 26D1     		bne	.L32
 195:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 600              		.loc 1 195 3 is_stmt 1 view .LVU171
 195:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 601              		.loc 1 195 38 is_stmt 0 view .LVU172
 602 0072 07A8     		add	r0, sp, #28
 603 0074 8023     		movs	r3, #128
 604 0076 9B02     		lsls	r3, r3, #10
 605 0078 0793     		str	r3, [sp, #28]
 196:Core/Src/main.c **** 
 606              		.loc 1 196 3 is_stmt 1 view .LVU173
 196:Core/Src/main.c **** 
 607              		.loc 1 196 35 is_stmt 0 view .LVU174
 608 007a 0023     		movs	r3, #0
 609 007c 4361     		str	r3, [r0, #20]
 198:Core/Src/main.c ****   {
 610              		.loc 1 198 3 is_stmt 1 view .LVU175
 198:Core/Src/main.c ****   {
 611              		.loc 1 198 7 is_stmt 0 view .LVU176
 612 007e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 613              	.LVL33:
 198:Core/Src/main.c ****   {
 614              		.loc 1 198 6 discriminator 1 view .LVU177
 615 0082 0028     		cmp	r0, #0
 616 0084 1ED1     		bne	.L33
 205:Core/Src/main.c **** 
 617              		.loc 1 205 3 is_stmt 1 view .LVU178
 618              	.LBB10:
 205:Core/Src/main.c **** 
 619              		.loc 1 205 3 view .LVU179
 205:Core/Src/main.c **** 
 620              		.loc 1 205 3 view .LVU180
 621 0086 104B     		ldr	r3, .L34
 622 0088 DA69     		ldr	r2, [r3, #28]
 623 008a 8021     		movs	r1, #128
 624 008c 0905     		lsls	r1, r1, #20
 625 008e 0A43     		orrs	r2, r1
 626 0090 DA61     		str	r2, [r3, #28]
 205:Core/Src/main.c **** 
 627              		.loc 1 205 3 view .LVU181
 628 0092 DB69     		ldr	r3, [r3, #28]
 629 0094 0B40     		ands	r3, r1
 630 0096 0093     		str	r3, [sp]
 205:Core/Src/main.c **** 
 631              		.loc 1 205 3 view .LVU182
 632 0098 009B     		ldr	r3, [sp]
 633              	.LBE10:
 205:Core/Src/main.c **** 
 634              		.loc 1 205 3 view .LVU183
 209:Core/Src/main.c ****   RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 635              		.loc 1 209 3 view .LVU184
 209:Core/Src/main.c ****   RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 636              		.loc 1 209 31 is_stmt 0 view .LVU185
 637 009a 01A8     		add	r0, sp, #4
 638 009c 0023     		movs	r3, #0
ARM GAS  /tmp/cctVSz2y.s 			page 23


 639 009e 0193     		str	r3, [sp, #4]
 210:Core/Src/main.c ****   RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 640              		.loc 1 210 3 is_stmt 1 view .LVU186
 210:Core/Src/main.c ****   RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 641              		.loc 1 210 28 is_stmt 0 view .LVU187
 642 00a0 8022     		movs	r2, #128
 643 00a2 9205     		lsls	r2, r2, #22
 644 00a4 4260     		str	r2, [r0, #4]
 211:Core/Src/main.c ****   RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 645              		.loc 1 211 3 is_stmt 1 view .LVU188
 211:Core/Src/main.c ****   RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 646              		.loc 1 211 30 is_stmt 0 view .LVU189
 647 00a6 8360     		str	r3, [r0, #8]
 212:Core/Src/main.c ****   RCC_CRSInitStruct.ErrorLimitValue = 34;
 648              		.loc 1 212 3 is_stmt 1 view .LVU190
 212:Core/Src/main.c ****   RCC_CRSInitStruct.ErrorLimitValue = 34;
 649              		.loc 1 212 33 is_stmt 0 view .LVU191
 650 00a8 084B     		ldr	r3, .L34+4
 651 00aa C360     		str	r3, [r0, #12]
 213:Core/Src/main.c ****   RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 652              		.loc 1 213 3 is_stmt 1 view .LVU192
 213:Core/Src/main.c ****   RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 653              		.loc 1 213 37 is_stmt 0 view .LVU193
 654 00ac 2223     		movs	r3, #34
 655 00ae 0361     		str	r3, [r0, #16]
 214:Core/Src/main.c **** 
 656              		.loc 1 214 3 is_stmt 1 view .LVU194
 214:Core/Src/main.c **** 
 657              		.loc 1 214 43 is_stmt 0 view .LVU195
 658 00b0 023B     		subs	r3, r3, #2
 659 00b2 4361     		str	r3, [r0, #20]
 216:Core/Src/main.c **** }
 660              		.loc 1 216 3 is_stmt 1 view .LVU196
 661 00b4 FFF7FEFF 		bl	HAL_RCCEx_CRSConfig
 662              	.LVL34:
 217:Core/Src/main.c **** 
 663              		.loc 1 217 1 is_stmt 0 view .LVU197
 664 00b8 1EB0     		add	sp, sp, #120
 665              		@ sp needed
 666 00ba 10BD     		pop	{r4, pc}
 667              	.L31:
 180:Core/Src/main.c ****   }
 668              		.loc 1 180 5 is_stmt 1 view .LVU198
 669 00bc FFF7FEFF 		bl	Error_Handler
 670              	.LVL35:
 671              	.L32:
 193:Core/Src/main.c ****   }
 672              		.loc 1 193 5 view .LVU199
 673 00c0 FFF7FEFF 		bl	Error_Handler
 674              	.LVL36:
 675              	.L33:
 200:Core/Src/main.c ****   }
 676              		.loc 1 200 5 view .LVU200
 677 00c4 FFF7FEFF 		bl	Error_Handler
 678              	.LVL37:
 679              	.L35:
 680              		.align	2
ARM GAS  /tmp/cctVSz2y.s 			page 24


 681              	.L34:
 682 00c8 00100240 		.word	1073876992
 683 00cc 7FBB0000 		.word	47999
 684              		.cfi_endproc
 685              	.LFE46:
 687              		.section	.text.main,"ax",%progbits
 688              		.align	1
 689              		.global	main
 690              		.syntax unified
 691              		.code	16
 692              		.thumb_func
 694              	main:
 695              	.LFB45:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 696              		.loc 1 102 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700 0000 70B5     		push	{r4, r5, r6, lr}
 701              	.LCFI9:
 702              		.cfi_def_cfa_offset 16
 703              		.cfi_offset 4, -16
 704              		.cfi_offset 5, -12
 705              		.cfi_offset 6, -8
 706              		.cfi_offset 14, -4
 109:Core/Src/main.c **** 
 707              		.loc 1 109 3 view .LVU202
 708 0002 FFF7FEFF 		bl	HAL_Init
 709              	.LVL38:
 116:Core/Src/main.c **** 
 710              		.loc 1 116 3 view .LVU203
 711 0006 FFF7FEFF 		bl	SystemClock_Config
 712              	.LVL39:
 123:Core/Src/main.c ****   MX_SPI1_Init();
 713              		.loc 1 123 3 view .LVU204
 714 000a FFF7FEFF 		bl	MX_GPIO_Init
 715              	.LVL40:
 124:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 716              		.loc 1 124 3 view .LVU205
 717 000e FFF7FEFF 		bl	MX_SPI1_Init
 718              	.LVL41:
 125:Core/Src/main.c ****   MX_TIM2_Init();
 719              		.loc 1 125 3 view .LVU206
 720 0012 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 721              	.LVL42:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 722              		.loc 1 126 3 view .LVU207
 723 0016 FFF7FEFF 		bl	MX_TIM2_Init
 724              	.LVL43:
 129:Core/Src/main.c ****   if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 725              		.loc 1 129 1 view .LVU208
 726 001a 0122     		movs	r2, #1
 727 001c 4021     		movs	r1, #64
 728 001e 1448     		ldr	r0, .L48
 729 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 730              	.LVL44:
 130:Core/Src/main.c ****   {
ARM GAS  /tmp/cctVSz2y.s 			page 25


 731              		.loc 1 130 3 view .LVU209
 130:Core/Src/main.c ****   {
 732              		.loc 1 130 7 is_stmt 0 view .LVU210
 733 0024 1348     		ldr	r0, .L48+4
 734 0026 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 735              	.LVL45:
 130:Core/Src/main.c ****   {
 736              		.loc 1 130 6 discriminator 1 view .LVU211
 737 002a 0028     		cmp	r0, #0
 738 002c 01D1     		bne	.L45
 739              	.LBB11:
 135:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 740              		.loc 1 135 16 view .LVU212
 741 002e 0025     		movs	r5, #0
 742 0030 15E0     		b	.L37
 743              	.L45:
 744              	.LBE11:
 132:Core/Src/main.c ****   }
 745              		.loc 1 132 5 is_stmt 1 view .LVU213
 746 0032 FFF7FEFF 		bl	Error_Handler
 747              	.LVL46:
 748              	.L47:
 749              	.LBB14:
 750              	.LBB12:
 137:Core/Src/main.c **** 		buff[i][j].blue = 0;
 751              		.loc 1 137 18 is_stmt 0 discriminator 1 view .LVU214
 752 0036 1426     		movs	r6, #20
 753              	.L38:
 137:Core/Src/main.c **** 		buff[i][j].blue = 0;
 754              		.loc 1 137 18 discriminator 4 view .LVU215
 755 0038 0F4B     		ldr	r3, .L48+8
 756 003a 4A00     		lsls	r2, r1, #1
 757 003c 5218     		adds	r2, r2, r1
 758 003e 6C24     		movs	r4, #108
 759 0040 6C43     		muls	r4, r5
 760 0042 1219     		adds	r2, r2, r4
 761 0044 D654     		strb	r6, [r2, r3]
 138:Core/Src/main.c **** 		buff[i][j].green = 0;
 762              		.loc 1 138 3 is_stmt 1 view .LVU216
 138:Core/Src/main.c **** 		buff[i][j].green = 0;
 763              		.loc 1 138 19 is_stmt 0 view .LVU217
 764 0046 9B18     		adds	r3, r3, r2
 765 0048 0022     		movs	r2, #0
 766 004a 9A70     		strb	r2, [r3, #2]
 139:Core/Src/main.c **** 	}
 767              		.loc 1 139 3 is_stmt 1 view .LVU218
 139:Core/Src/main.c **** 	}
 768              		.loc 1 139 20 is_stmt 0 view .LVU219
 769 004c 5A70     		strb	r2, [r3, #1]
 136:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 770              		.loc 1 136 39 is_stmt 1 discriminator 2 view .LVU220
 771 004e 0131     		adds	r1, r1, #1
 772              	.LVL47:
 773              	.L40:
 136:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 774              		.loc 1 136 24 discriminator 1 view .LVU221
 775 0050 2329     		cmp	r1, #35
ARM GAS  /tmp/cctVSz2y.s 			page 26


 776 0052 03D8     		bhi	.L46
 137:Core/Src/main.c **** 		buff[i][j].blue = 0;
 777              		.loc 1 137 3 view .LVU222
 137:Core/Src/main.c **** 		buff[i][j].blue = 0;
 778              		.loc 1 137 18 is_stmt 0 view .LVU223
 779 0054 002D     		cmp	r5, #0
 780 0056 EED0     		beq	.L47
 137:Core/Src/main.c **** 		buff[i][j].blue = 0;
 781              		.loc 1 137 18 discriminator 2 view .LVU224
 782 0058 0600     		movs	r6, r0
 783 005a EDE7     		b	.L38
 784              	.L46:
 785              	.LBE12:
 135:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 786              		.loc 1 135 45 is_stmt 1 discriminator 2 view .LVU225
 787 005c 0135     		adds	r5, r5, #1
 788              	.LVL48:
 789              	.L37:
 135:Core/Src/main.c **** 	for(uint32_t j = 0; j < NUMBER_LEDS;j++) {
 790              		.loc 1 135 25 discriminator 1 view .LVU226
 791 005e 012D     		cmp	r5, #1
 792 0060 01D8     		bhi	.L41
 793              	.LBB13:
 136:Core/Src/main.c **** 		buff[i][j].red = i == 0 ? 20 : 0;
 794              		.loc 1 136 15 is_stmt 0 view .LVU227
 795 0062 0021     		movs	r1, #0
 796 0064 F4E7     		b	.L40
 797              	.L41:
 798              	.LBE13:
 799              	.LBE14:
 146:Core/Src/main.c ****   {
 800              		.loc 1 146 3 is_stmt 1 view .LVU228
 151:Core/Src/main.c ****   }
 801              		.loc 1 151 5 discriminator 1 view .LVU229
 802 0066 FA20     		movs	r0, #250
 803 0068 8000     		lsls	r0, r0, #2
 804 006a FFF7FEFF 		bl	HAL_Delay
 805              	.LVL49:
 146:Core/Src/main.c ****   {
 806              		.loc 1 146 9 view .LVU230
 807 006e FAE7     		b	.L41
 808              	.L49:
 809              		.align	2
 810              	.L48:
 811 0070 00040048 		.word	1207960576
 812 0074 00000000 		.word	htim2
 813 0078 00000000 		.word	buff.0
 814              		.cfi_endproc
 815              	.LFE45:
 817              		.section	.bss.buff.0,"aw",%nobits
 818              		.align	2
 821              	buff.0:
 822 0000 00000000 		.space	216
 822      00000000 
 822      00000000 
 822      00000000 
 822      00000000 
ARM GAS  /tmp/cctVSz2y.s 			page 27


 823              		.section	.data.ack_rsp,"aw"
 824              		.align	2
 827              	ack_rsp:
 828 0000 4849     		.ascii	"HI"
 829              		.global	htim2
 830              		.section	.bss.htim2,"aw",%nobits
 831              		.align	2
 834              	htim2:
 835 0000 00000000 		.space	72
 835      00000000 
 835      00000000 
 835      00000000 
 835      00000000 
 836              		.global	hspi1
 837              		.section	.bss.hspi1,"aw",%nobits
 838              		.align	2
 841              	hspi1:
 842 0000 00000000 		.space	100
 842      00000000 
 842      00000000 
 842      00000000 
 842      00000000 
 843              		.text
 844              	.Letext0:
 845              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 846              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 847              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 848              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 849              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 850              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 851              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 852              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 853              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 854              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 855              		.file 13 "Core/Inc/ws2811.h"
 856              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 857              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 858              		.file 16 "USB_DEVICE/App/usbd_cdc_if.h"
 859              		.file 17 "USB_DEVICE/App/usb_device.h"
 860              		.file 18 "<built-in>"
ARM GAS  /tmp/cctVSz2y.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cctVSz2y.s:19     .text.parse_data:00000000 $t
     /tmp/cctVSz2y.s:24     .text.parse_data:00000000 parse_data
     /tmp/cctVSz2y.s:62     .text.MX_GPIO_Init:00000000 $t
     /tmp/cctVSz2y.s:67     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cctVSz2y.s:159    .text.MX_GPIO_Init:0000005c $d
     /tmp/cctVSz2y.s:165    .text.usb_callback:00000000 $t
     /tmp/cctVSz2y.s:171    .text.usb_callback:00000000 usb_callback
     /tmp/cctVSz2y.s:231    .text.usb_callback:00000024 $d
     /tmp/cctVSz2y.s:827    .data.ack_rsp:00000000 ack_rsp
     /tmp/cctVSz2y.s:236    .text.Error_Handler:00000000 $t
     /tmp/cctVSz2y.s:242    .text.Error_Handler:00000000 Error_Handler
     /tmp/cctVSz2y.s:274    .text.MX_SPI1_Init:00000000 $t
     /tmp/cctVSz2y.s:279    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cctVSz2y.s:362    .text.MX_SPI1_Init:00000048 $d
     /tmp/cctVSz2y.s:841    .bss.hspi1:00000000 hspi1
     /tmp/cctVSz2y.s:368    .text.MX_TIM2_Init:00000000 $t
     /tmp/cctVSz2y.s:373    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cctVSz2y.s:480    .text.MX_TIM2_Init:0000006c $d
     /tmp/cctVSz2y.s:834    .bss.htim2:00000000 htim2
     /tmp/cctVSz2y.s:487    .text.SystemClock_Config:00000000 $t
     /tmp/cctVSz2y.s:493    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cctVSz2y.s:682    .text.SystemClock_Config:000000c8 $d
     /tmp/cctVSz2y.s:688    .text.main:00000000 $t
     /tmp/cctVSz2y.s:694    .text.main:00000000 main
     /tmp/cctVSz2y.s:811    .text.main:00000070 $d
     /tmp/cctVSz2y.s:821    .bss.buff.0:00000000 buff.0
     /tmp/cctVSz2y.s:818    .bss.buff.0:00000000 $d
     /tmp/cctVSz2y.s:824    .data.ack_rsp:00000000 $d
     /tmp/cctVSz2y.s:831    .bss.htim2:00000000 $d
     /tmp/cctVSz2y.s:838    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
ws2811_parse_buffer
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
CDC_Transmit_FS
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCCEx_CRSConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_TIM_Base_Start_IT
HAL_Delay
