<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ANN_proto_final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="activation_hid_count_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="activation_hid_count_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="activation_hid_count_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="activation_hid_count_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controller_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hidden_layer_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="hidden_layer_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hidden_layer_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/test_image.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/test_image.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shifter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1432464031" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1432464031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432657947" xil_pn:in_ck="-5452495033918318695" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1432657947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="activation_hid_count.vhd"/>
      <outfile xil_pn:name="activation_hid_count_tb.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="controller_tb.vhd"/>
      <outfile xil_pn:name="custom_pkg.vhd"/>
      <outfile xil_pn:name="hidden_layer.vhd"/>
      <outfile xil_pn:name="hidden_layer_tb.vhd"/>
      <outfile xil_pn:name="neuron_hid.vhd"/>
      <outfile xil_pn:name="shifter.vhd"/>
      <outfile xil_pn:name="shifter_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1432656575" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6619342274592782656" xil_pn:start_ts="1432656575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432656575" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6376318925784275170" xil_pn:start_ts="1432656575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432656055" xil_pn:in_ck="4264385490809803842" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7645152927035449653" xil_pn:start_ts="1432656054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/acticv_mul.ngc"/>
      <outfile xil_pn:name="ipcore_dir/acticv_mul.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mul_hid.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mul_hid.vhd"/>
      <outfile xil_pn:name="ipcore_dir/test_image.ngc"/>
      <outfile xil_pn:name="ipcore_dir/test_image.vhd"/>
      <outfile xil_pn:name="ipcore_dir/weights.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weights.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1432657947" xil_pn:in_ck="-5482389387469852613" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1432657947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="activation_hid_count.vhd"/>
      <outfile xil_pn:name="activation_hid_count_tb.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="controller_tb.vhd"/>
      <outfile xil_pn:name="custom_pkg.vhd"/>
      <outfile xil_pn:name="hidden_layer.vhd"/>
      <outfile xil_pn:name="hidden_layer_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/acticv_mul.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mul_hid.vhd"/>
      <outfile xil_pn:name="ipcore_dir/test_image.vhd"/>
      <outfile xil_pn:name="ipcore_dir/weights.vhd"/>
      <outfile xil_pn:name="neuron_hid.vhd"/>
      <outfile xil_pn:name="shifter.vhd"/>
      <outfile xil_pn:name="shifter_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1432657953" xil_pn:in_ck="-5482389387469852613" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5221307058241244144" xil_pn:start_ts="1432657947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shifter_tb_beh.prj"/>
      <outfile xil_pn:name="shifter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1432657954" xil_pn:in_ck="-6203443595618733408" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4483296174224014589" xil_pn:start_ts="1432657953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shifter_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
