

================================================================
== Vivado HLS Report for 'padding2d_fix16_3'
================================================================
* Date:           Fri Oct 25 16:03:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+
        |                 |      Latency     |    Iteration    |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |     max    |     Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|           ?| 12 ~ 8590393351 |          -|          -|          ?|    no    |
        | + Loop 1.1      |   10|  8590393349|    5 ~ 131077   |          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.1  |    2|       65537|                1|          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.2  |    4|      131074|                2|          -|          -| 2 ~ 65537 |    no    |
        |  ++ Loop 1.1.3  |    2|       65537|                1|          -|          -| 2 ~ 65537 |    no    |
        +-----------------+-----+------------+-----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    842|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     668|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     668|   1006|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp7_fu_395_p2       |     *    |      2|  0|  20|          32|          16|
    |tmp_24_fu_289_p2     |     *    |      2|  0|  20|          32|          16|
    |tmp_33_fu_386_p2     |     *    |      2|  0|  20|          16|          32|
    |depth_1_fu_283_p2    |     +    |      0|  0|  23|          16|           1|
    |grp_fu_216_p2        |     +    |      0|  0|  39|          32|          32|
    |height_1_fu_312_p2   |     +    |      0|  0|  23|          16|           1|
    |next_mul5_fu_273_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul8_fu_268_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_294_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_335_p2       |     +    |      0|  0|  24|          17|           2|
    |tmp3_fu_435_p2       |     +    |      0|  0|  24|          17|           2|
    |tmp4_fu_370_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_15_fu_228_p2     |     +    |      0|  0|  24|          17|           2|
    |tmp_16_fu_234_p2     |     +    |      0|  0|  24|          17|           1|
    |tmp_18_fu_248_p2     |     +    |      0|  0|  24|          17|           2|
    |tmp_21_fu_262_p2     |     +    |      0|  0|  24|          17|           1|
    |tmp_32_fu_329_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_35_fu_478_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_42_fu_375_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_45_fu_445_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_345_p2        |     +    |      0|  0|  39|          32|          32|
    |width_1_fu_472_p2    |     +    |      0|  0|  23|          16|           1|
    |width_2_fu_364_p2    |     +    |      0|  0|  23|          16|           1|
    |width_3_fu_413_p2    |     +    |      0|  0|  23|          16|           1|
    |exitcond_fu_278_p2   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_27_fu_307_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_28_fu_318_p2     |   icmp   |      0|  0|  13|          16|           1|
    |tmp_29_fu_324_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_31_fu_467_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_38_fu_408_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_40_fu_359_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_41_fu_419_p2     |   icmp   |      0|  0|  13|          16|           1|
    |tmp_44_fu_425_p2     |   icmp   |      0|  0|  18|          17|          17|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 842|         732|         519|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |depth_reg_125      |   9|          2|   16|         32|
    |height_reg_160     |   9|          2|   16|         32|
    |output_r_address0  |  33|          6|   12|         72|
    |output_r_d0        |  15|          3|   16|         48|
    |phi_mul4_reg_136   |   9|          2|   32|         64|
    |phi_mul7_reg_148   |   9|          2|   32|         64|
    |phi_mul_reg_171    |   9|          2|   32|         64|
    |width1_reg_194     |   9|          2|   16|         32|
    |width2_reg_183     |   9|          2|   16|         32|
    |width_reg_205      |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 164|         34|  205|        481|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   8|   0|    8|          0|
    |depth_1_reg_550        |  16|   0|   16|          0|
    |depth_reg_125          |  16|   0|   16|          0|
    |height_1_reg_569       |  16|   0|   16|          0|
    |height_reg_160         |  16|   0|   16|          0|
    |next_mul5_reg_542      |  32|   0|   32|          0|
    |next_mul8_reg_537      |  32|   0|   32|          0|
    |next_mul_reg_561       |  32|   0|   32|          0|
    |output_addr_6_reg_605  |  12|   0|   12|          0|
    |phi_mul4_reg_136       |  32|   0|   32|          0|
    |phi_mul7_reg_148       |  32|   0|   32|          0|
    |phi_mul_reg_171        |  32|   0|   32|          0|
    |tmp7_reg_610           |  32|   0|   32|          0|
    |tmp_15_reg_498         |  17|   0|   17|          0|
    |tmp_16_reg_503         |  17|   0|   17|          0|
    |tmp_17_reg_508         |  16|   0|   32|         16|
    |tmp_18_reg_513         |  17|   0|   17|          0|
    |tmp_19_reg_520         |  16|   0|   32|         16|
    |tmp_20_reg_525         |  16|   0|   32|         16|
    |tmp_21_reg_532         |  17|   0|   17|          0|
    |tmp_24_reg_555         |  32|   0|   32|          0|
    |tmp_28_reg_574         |   1|   0|    1|          0|
    |tmp_29_reg_578         |   1|   0|    1|          0|
    |tmp_32_reg_582         |  32|   0|   32|          0|
    |tmp_33_reg_600         |  32|   0|   32|          0|
    |tmp_41_reg_623         |   1|   0|    1|          0|
    |tmp_44_reg_627         |   1|   0|    1|          0|
    |tmp_47_reg_636         |  32|   0|   32|          0|
    |tmp_reg_587            |  32|   0|   32|          0|
    |tmp_s_reg_493          |  16|   0|   32|         16|
    |width1_reg_194         |  16|   0|   16|          0|
    |width2_reg_183         |  16|   0|   16|          0|
    |width_3_reg_618        |  16|   0|   16|          0|
    |width_reg_205          |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 668|   0|  732|         64|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|input_depth        |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height       |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width        |  in |   16|   ap_none  |    input_width    |    scalar    |
|input_r_address0   | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0         |  in |   16|  ap_memory |      input_r      |     array    |
|output_height      |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   12|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

