--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
Spartan3EMaster.ucf -ucf top_better.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1422 paths analyzed, 320 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.708ns.
--------------------------------------------------------------------------------

Paths for end point urx/bit_timer_2 (SLICE_X16Y63.G4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_one_and_half_bit (FF)
  Destination:          urx/bit_timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.708ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_one_and_half_bit to urx/bit_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.YQ      Tcko                  0.652   urx/bit_timer<1>
                                                       urx/rx_one_and_half_bit
    SLICE_X30Y56.G2      net (fanout=3)        1.929   urx/rx_one_and_half_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.G4      net (fanout=6)        1.210   urx/N5
    SLICE_X16Y63.CLK     Tgck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<9>1
                                                       urx/bit_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      8.708ns (3.766ns logic, 4.942ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_bit (FF)
  Destination:          urx/bit_timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.052 - 0.055)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_bit to urx/bit_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.YQ      Tcko                  0.652   urx/rx_bit
                                                       urx/rx_bit
    SLICE_X30Y56.G4      net (fanout=12)       1.405   urx/rx_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.G4      net (fanout=6)        1.210   urx/N5
    SLICE_X16Y63.CLK     Tgck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<9>1
                                                       urx/bit_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      8.184ns (3.766ns logic, 4.418ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/state_reg_FSM_FFd3 (FF)
  Destination:          urx/bit_timer_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.052 - 0.092)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/state_reg_FSM_FFd3 to urx/bit_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   urx/state_reg_FSM_FFd3
                                                       urx/state_reg_FSM_FFd3
    SLICE_X30Y56.G1      net (fanout=11)       0.552   urx/state_reg_FSM_FFd3
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.G4      net (fanout=6)        1.210   urx/N5
    SLICE_X16Y63.CLK     Tgck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<9>1
                                                       urx/bit_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (3.705ns logic, 3.565ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point urx/bit_timer_3 (SLICE_X16Y63.F4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_one_and_half_bit (FF)
  Destination:          urx/bit_timer_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_one_and_half_bit to urx/bit_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.YQ      Tcko                  0.652   urx/bit_timer<1>
                                                       urx/rx_one_and_half_bit
    SLICE_X30Y56.G2      net (fanout=3)        1.929   urx/rx_one_and_half_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y63.CLK     Tfck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<8>1
                                                       urx/bit_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (3.766ns logic, 4.877ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_bit (FF)
  Destination:          urx/bit_timer_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.119ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.052 - 0.055)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_bit to urx/bit_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.YQ      Tcko                  0.652   urx/rx_bit
                                                       urx/rx_bit
    SLICE_X30Y56.G4      net (fanout=12)       1.405   urx/rx_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y63.CLK     Tfck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<8>1
                                                       urx/bit_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      8.119ns (3.766ns logic, 4.353ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/state_reg_FSM_FFd3 (FF)
  Destination:          urx/bit_timer_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.052 - 0.092)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/state_reg_FSM_FFd3 to urx/bit_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   urx/state_reg_FSM_FFd3
                                                       urx/state_reg_FSM_FFd3
    SLICE_X30Y56.G1      net (fanout=11)       0.552   urx/state_reg_FSM_FFd3
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y63.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y63.CLK     Tfck                  0.892   urx/bit_timer<3>
                                                       urx/bit_timer_mux0003<8>1
                                                       urx/bit_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.705ns logic, 3.500ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point urx/bit_timer_5 (SLICE_X16Y62.F4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_one_and_half_bit (FF)
  Destination:          urx/bit_timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_one_and_half_bit to urx/bit_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.YQ      Tcko                  0.652   urx/bit_timer<1>
                                                       urx/rx_one_and_half_bit
    SLICE_X30Y56.G2      net (fanout=3)        1.929   urx/rx_one_and_half_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y62.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y62.CLK     Tfck                  0.892   urx/bit_timer<5>
                                                       urx/bit_timer_mux0003<6>1
                                                       urx/bit_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (3.766ns logic, 4.877ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/rx_bit (FF)
  Destination:          urx/bit_timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.119ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.052 - 0.055)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/rx_bit to urx/bit_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.YQ      Tcko                  0.652   urx/rx_bit
                                                       urx/rx_bit
    SLICE_X30Y56.G4      net (fanout=12)       1.405   urx/rx_bit
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y62.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y62.CLK     Tfck                  0.892   urx/bit_timer<5>
                                                       urx/bit_timer_mux0003<6>1
                                                       urx/bit_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      8.119ns (3.766ns logic, 4.353ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               urx/state_reg_FSM_FFd3 (FF)
  Destination:          urx/bit_timer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.052 - 0.092)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: urx/state_reg_FSM_FFd3 to urx/bit_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.XQ      Tcko                  0.591   urx/state_reg_FSM_FFd3
                                                       urx/state_reg_FSM_FFd3
    SLICE_X30Y56.G1      net (fanout=11)       0.552   urx/state_reg_FSM_FFd3
    SLICE_X30Y56.Y       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer_SW0
    SLICE_X30Y56.F4      net (fanout=1)        0.023   urx/clrTimer_SW0/O
    SLICE_X30Y56.X       Tilo                  0.759   urx/clrTimer
                                                       urx/clrTimer
    SLICE_X19Y64.G1      net (fanout=9)        1.780   urx/clrTimer
    SLICE_X19Y64.Y       Tilo                  0.704   urx/bit_timer<10>
                                                       urx/bit_timer_mux0003<0>3
    SLICE_X16Y62.F4      net (fanout=6)        1.145   urx/N5
    SLICE_X16Y62.CLK     Tfck                  0.892   urx/bit_timer<5>
                                                       urx/bit_timer_mux0003<6>1
                                                       urx/bit_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.705ns logic, 3.500ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point received_data3_3 (SLICE_X54Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               received_data2_3 (FF)
  Destination:          received_data3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.025 - 0.018)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: received_data2_3 to received_data3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.XQ      Tcko                  0.473   received_data2<3>
                                                       received_data2_3
    SLICE_X54Y58.BX      net (fanout=2)        0.392   received_data2<3>
    SLICE_X54Y58.CLK     Tckdi       (-Th)    -0.134   received_data3<3>
                                                       received_data3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.607ns logic, 0.392ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point received_data3_7 (SLICE_X40Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               received_data2_7 (FF)
  Destination:          received_data3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: received_data2_7 to received_data3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.XQ      Tcko                  0.473   received_data2<7>
                                                       received_data2_7
    SLICE_X40Y58.BX      net (fanout=2)        0.406   received_data2<7>
    SLICE_X40Y58.CLK     Tckdi       (-Th)    -0.134   received_data3<7>
                                                       received_data3_7
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.607ns logic, 0.406ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point utx/state_reg_FSM_FFd6 (SLICE_X54Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utx/state_reg_FSM_FFd7 (FF)
  Destination:          utx/state_reg_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utx/state_reg_FSM_FFd7 to utx/state_reg_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y21.YQ      Tcko                  0.470   utx/state_reg_FSM_FFd8
                                                       utx/state_reg_FSM_FFd7
    SLICE_X54Y21.BX      net (fanout=2)        0.417   utx/state_reg_FSM_FFd7
    SLICE_X54Y21.CLK     Tckdi       (-Th)    -0.134   utx/state_reg_FSM_FFd6
                                                       utx/state_reg_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.604ns logic, 0.417ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<0>/SR
  Logical resource: debounce_timer_0/SR
  Location pin: SLICE_X67Y63.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<0>/SR
  Logical resource: debounce_timer_0/SR
  Location pin: SLICE_X67Y63.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: debounce_timer<0>/SR
  Logical resource: debounce_timer_1/SR
  Location pin: SLICE_X67Y63.SR
  Clock network: debounce_timer_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.708|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1422 paths, 0 nets, and 470 connections

Design statistics:
   Minimum period:   8.708ns{1}   (Maximum frequency: 114.837MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 04 12:35:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



