// Seed: 3532609011
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2
);
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 (
    input wire id_0
    , id_7,
    output tri0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5
);
  initial id_7 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  wire id_2;
  supply1 id_3;
  module_2 modCall_1 (id_3);
  assign id_3 = 1;
endmodule
