// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "09/26/2019 21:18:16"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RISC_CPU (
	clk,
	rst,
	data,
	rd,
	wr,
	addr,
	HALT,
	fetch);
input 	clk;
input 	rst;
inout 	[7:0] data;
output 	rd;
output 	wr;
output 	[12:0] addr;
output 	HALT;
output 	fetch;

// Design Ports Information
// rd	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HALT	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fetch	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RISC_CPU_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \rd~output_o ;
wire \wr~output_o ;
wire \addr[0]~output_o ;
wire \addr[1]~output_o ;
wire \addr[2]~output_o ;
wire \addr[3]~output_o ;
wire \addr[4]~output_o ;
wire \addr[5]~output_o ;
wire \addr[6]~output_o ;
wire \addr[7]~output_o ;
wire \addr[8]~output_o ;
wire \addr[9]~output_o ;
wire \addr[10]~output_o ;
wire \addr[11]~output_o ;
wire \addr[12]~output_o ;
wire \HALT~output_o ;
wire \fetch~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \data[0]~input_o ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \data[7]~input_o ;
wire \clk_gen_m|count[0]~2_combout ;
wire \clk_gen_m|count[1]~1_combout ;
wire \clk_gen_m|count[2]~0_combout ;
wire \clk_gen_m|fetch~0_combout ;
wire \clk_gen_m|fetch~q ;
wire \controller_ena_m|ena_controller~0_combout ;
wire \controller_ena_m|ena_controller~q ;
wire \controller_m|state.010~q ;
wire \controller_m|state.011~q ;
wire \controller_m|state.100~feeder_combout ;
wire \controller_m|state.100~q ;
wire \controller_m|state.101~q ;
wire \controller_m|state.110~feeder_combout ;
wire \controller_m|state.110~q ;
wire \controller_m|state.111~q ;
wire \controller_m|state.000~0_combout ;
wire \controller_m|state.000~q ;
wire \controller_m|state.001~0_combout ;
wire \controller_m|state.001~q ;
wire \controller_m|rd~0_combout ;
wire \controller_m|load_ir~q ;
wire \IR_m|state~0_combout ;
wire \IR_m|state~q ;
wire \IR_m|instr[8]~1_combout ;
wire \data[6]~input_o ;
wire \IR_m|instr[14]~feeder_combout ;
wire \controller_m|Selector2~2_combout ;
wire \controller_m|load_acc~q ;
wire \alu_cpu_m|Add0~0_combout ;
wire \data[5]~input_o ;
wire \alu_cpu_m|Mux7~0_combout ;
wire \alu_cpu_m|alu_out[0]~0_combout ;
wire \controller_m|controller_cycle~0_combout ;
wire \clk_gen_m|Decoder0~0_combout ;
wire \clk_gen_m|con_alu~q ;
wire \controller_m|Selector3~2_combout ;
wire \controller_m|Selector3~3_combout ;
wire \controller_m|datactr_ena~q ;
wire \data[1]~input_o ;
wire \alu_cpu_m|Add0~1 ;
wire \alu_cpu_m|Add0~2_combout ;
wire \alu_cpu_m|Mux6~1_combout ;
wire \alu_cpu_m|Mux6~0_combout ;
wire \alu_cpu_m|Mux6~2_combout ;
wire \data[2]~input_o ;
wire \alu_cpu_m|Add0~3 ;
wire \alu_cpu_m|Add0~4_combout ;
wire \alu_cpu_m|Mux5~1_combout ;
wire \alu_cpu_m|Mux5~0_combout ;
wire \alu_cpu_m|Mux5~2_combout ;
wire \data[3]~input_o ;
wire \alu_cpu_m|Add0~5 ;
wire \alu_cpu_m|Add0~6_combout ;
wire \alu_cpu_m|Mux4~0_combout ;
wire \alu_cpu_m|Mux4~1_combout ;
wire \alu_cpu_m|Mux4~2_combout ;
wire \data[4]~input_o ;
wire \alu_cpu_m|Add0~7 ;
wire \alu_cpu_m|Add0~8_combout ;
wire \alu_cpu_m|Mux3~1_combout ;
wire \alu_cpu_m|Mux3~0_combout ;
wire \alu_cpu_m|Mux3~2_combout ;
wire \alu_cpu_m|Add0~9 ;
wire \alu_cpu_m|Add0~10_combout ;
wire \alu_cpu_m|Mux2~1_combout ;
wire \alu_cpu_m|Mux2~0_combout ;
wire \alu_cpu_m|Mux2~2_combout ;
wire \alu_cpu_m|Add0~11 ;
wire \alu_cpu_m|Add0~12_combout ;
wire \alu_cpu_m|Mux1~1_combout ;
wire \alu_cpu_m|Mux1~0_combout ;
wire \alu_cpu_m|Mux1~2_combout ;
wire \alu_cpu_m|Add0~13 ;
wire \alu_cpu_m|Add0~14_combout ;
wire \alu_cpu_m|Mux0~2_combout ;
wire \alu_cpu_m|Mux0~3_combout ;
wire \alu_cpu_m|Mux0~4_combout ;
wire \controller_m|Equal0~0_combout ;
wire \controller_m|Selector2~0_combout ;
wire \controller_m|Selector2~1_combout ;
wire \controller_m|rd~q ;
wire \controller_m|wr~0_combout ;
wire \controller_m|wr~q ;
wire \IR_m|instr[0]~0_combout ;
wire \controller_m|Selector0~0_combout ;
wire \controller_m|Selector0~2_combout ;
wire \controller_m|Selector0~3_combout ;
wire \controller_m|Selector0~1_combout ;
wire \controller_m|Selector0~4_combout ;
wire \controller_m|inc_pc~q ;
wire \pc_counter_m|pc_addr[0]~13_combout ;
wire \controller_m|Selector1~0_combout ;
wire \controller_m|load_pc~q ;
wire \addr_m|addr[0]~0_combout ;
wire \pc_counter_m|pc_addr[0]~14 ;
wire \pc_counter_m|pc_addr[1]~15_combout ;
wire \addr_m|addr[1]~1_combout ;
wire \IR_m|instr[2]~feeder_combout ;
wire \pc_counter_m|pc_addr[1]~16 ;
wire \pc_counter_m|pc_addr[2]~17_combout ;
wire \addr_m|addr[2]~2_combout ;
wire \pc_counter_m|pc_addr[2]~18 ;
wire \pc_counter_m|pc_addr[3]~19_combout ;
wire \addr_m|addr[3]~3_combout ;
wire \pc_counter_m|pc_addr[3]~20 ;
wire \pc_counter_m|pc_addr[4]~21_combout ;
wire \addr_m|addr[4]~4_combout ;
wire \pc_counter_m|pc_addr[4]~22 ;
wire \pc_counter_m|pc_addr[5]~23_combout ;
wire \addr_m|addr[5]~5_combout ;
wire \pc_counter_m|pc_addr[5]~24 ;
wire \pc_counter_m|pc_addr[6]~25_combout ;
wire \addr_m|addr[6]~6_combout ;
wire \pc_counter_m|pc_addr[6]~26 ;
wire \pc_counter_m|pc_addr[7]~27_combout ;
wire \addr_m|addr[7]~7_combout ;
wire \pc_counter_m|pc_addr[7]~28 ;
wire \pc_counter_m|pc_addr[8]~29_combout ;
wire \addr_m|addr[8]~8_combout ;
wire \pc_counter_m|pc_addr[8]~30 ;
wire \pc_counter_m|pc_addr[9]~31_combout ;
wire \addr_m|addr[9]~9_combout ;
wire \pc_counter_m|pc_addr[9]~32 ;
wire \pc_counter_m|pc_addr[10]~33_combout ;
wire \addr_m|addr[10]~10_combout ;
wire \pc_counter_m|pc_addr[10]~34 ;
wire \pc_counter_m|pc_addr[11]~35_combout ;
wire \IR_m|instr[11]~feeder_combout ;
wire \addr_m|addr[11]~11_combout ;
wire \IR_m|instr[12]~feeder_combout ;
wire \pc_counter_m|pc_addr[11]~36 ;
wire \pc_counter_m|pc_addr[12]~37_combout ;
wire \addr_m|addr[12]~12_combout ;
wire \controller_m|HALT~0_combout ;
wire \controller_m|HALT~q ;
wire [7:0] \alu_cpu_m|alu_out ;
wire [12:0] \pc_counter_m|pc_addr ;
wire [2:0] \clk_gen_m|count ;
wire [7:0] \accumulator_m|accum ;
wire [15:0] \IR_m|instr ;


// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \data[0]~output (
	.i(\alu_cpu_m|alu_out [0]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \data[1]~output (
	.i(\alu_cpu_m|alu_out [1]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \data[2]~output (
	.i(\alu_cpu_m|alu_out [2]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \data[3]~output (
	.i(\alu_cpu_m|alu_out [3]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \data[4]~output (
	.i(\alu_cpu_m|alu_out [4]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \data[5]~output (
	.i(\alu_cpu_m|alu_out [5]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \data[6]~output (
	.i(\alu_cpu_m|alu_out [6]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \data[7]~output (
	.i(\alu_cpu_m|alu_out [7]),
	.oe(\controller_m|datactr_ena~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \rd~output (
	.i(\controller_m|rd~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd~output_o ),
	.obar());
// synopsys translate_off
defparam \rd~output .bus_hold = "false";
defparam \rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \wr~output (
	.i(\controller_m|wr~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr~output_o ),
	.obar());
// synopsys translate_off
defparam \wr~output .bus_hold = "false";
defparam \wr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \addr[0]~output (
	.i(\addr_m|addr[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \addr[1]~output (
	.i(\addr_m|addr[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \addr[2]~output (
	.i(\addr_m|addr[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \addr[3]~output (
	.i(\addr_m|addr[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \addr[4]~output (
	.i(\addr_m|addr[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \addr[5]~output (
	.i(\addr_m|addr[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \addr[6]~output (
	.i(\addr_m|addr[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \addr[7]~output (
	.i(\addr_m|addr[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \addr[8]~output (
	.i(\addr_m|addr[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \addr[9]~output (
	.i(\addr_m|addr[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \addr[10]~output (
	.i(\addr_m|addr[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \addr[11]~output (
	.i(\addr_m|addr[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \addr[12]~output (
	.i(\addr_m|addr[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \HALT~output (
	.i(\controller_m|HALT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HALT~output_o ),
	.obar());
// synopsys translate_off
defparam \HALT~output .bus_hold = "false";
defparam \HALT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \fetch~output (
	.i(\clk_gen_m|fetch~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fetch~output_o ),
	.obar());
// synopsys translate_off
defparam \fetch~output .bus_hold = "false";
defparam \fetch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb \clk_gen_m|count[0]~2 (
// Equation(s):
// \clk_gen_m|count[0]~2_combout  = !\clk_gen_m|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_m|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_m|count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_m|count[0]~2 .lut_mask = 16'h0F0F;
defparam \clk_gen_m|count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N15
dffeas \clk_gen_m|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_gen_m|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_m|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_m|count[0] .is_wysiwyg = "true";
defparam \clk_gen_m|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneive_lcell_comb \clk_gen_m|count[1]~1 (
// Equation(s):
// \clk_gen_m|count[1]~1_combout  = \clk_gen_m|count [0] $ (\clk_gen_m|count [1])

	.dataa(gnd),
	.datab(\clk_gen_m|count [0]),
	.datac(\clk_gen_m|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_m|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_m|count[1]~1 .lut_mask = 16'h3C3C;
defparam \clk_gen_m|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N21
dffeas \clk_gen_m|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_gen_m|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_m|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_m|count[1] .is_wysiwyg = "true";
defparam \clk_gen_m|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N2
cycloneive_lcell_comb \clk_gen_m|count[2]~0 (
// Equation(s):
// \clk_gen_m|count[2]~0_combout  = \clk_gen_m|count [2] $ (((\clk_gen_m|count [0] & \clk_gen_m|count [1])))

	.dataa(gnd),
	.datab(\clk_gen_m|count [0]),
	.datac(\clk_gen_m|count [2]),
	.datad(\clk_gen_m|count [1]),
	.cin(gnd),
	.combout(\clk_gen_m|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_m|count[2]~0 .lut_mask = 16'h3CF0;
defparam \clk_gen_m|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N3
dffeas \clk_gen_m|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_gen_m|count[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_m|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_m|count[2] .is_wysiwyg = "true";
defparam \clk_gen_m|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \clk_gen_m|fetch~0 (
// Equation(s):
// \clk_gen_m|fetch~0_combout  = !\clk_gen_m|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_gen_m|count [2]),
	.cin(gnd),
	.combout(\clk_gen_m|fetch~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_m|fetch~0 .lut_mask = 16'h00FF;
defparam \clk_gen_m|fetch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N19
dffeas \clk_gen_m|fetch (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_gen_m|fetch~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_m|fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_m|fetch .is_wysiwyg = "true";
defparam \clk_gen_m|fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cycloneive_lcell_comb \controller_ena_m|ena_controller~0 (
// Equation(s):
// \controller_ena_m|ena_controller~0_combout  = (\controller_ena_m|ena_controller~q ) # (\clk_gen_m|fetch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_ena_m|ena_controller~q ),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\controller_ena_m|ena_controller~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_ena_m|ena_controller~0 .lut_mask = 16'hFFF0;
defparam \controller_ena_m|ena_controller~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N9
dffeas \controller_ena_m|ena_controller (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\controller_ena_m|ena_controller~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_ena_m|ena_controller~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_ena_m|ena_controller .is_wysiwyg = "true";
defparam \controller_ena_m|ena_controller .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \controller_m|state.010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_m|state.001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.010 .is_wysiwyg = "true";
defparam \controller_m|state.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \controller_m|state.011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_m|state.010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.011 .is_wysiwyg = "true";
defparam \controller_m|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \controller_m|state.100~feeder (
// Equation(s):
// \controller_m|state.100~feeder_combout  = \controller_m|state.011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_m|state.011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller_m|state.100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|state.100~feeder .lut_mask = 16'hF0F0;
defparam \controller_m|state.100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \controller_m|state.100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|state.100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.100 .is_wysiwyg = "true";
defparam \controller_m|state.100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \controller_m|state.101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_m|state.100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.101 .is_wysiwyg = "true";
defparam \controller_m|state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \controller_m|state.110~feeder (
// Equation(s):
// \controller_m|state.110~feeder_combout  = \controller_m|state.101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_m|state.101~q ),
	.cin(gnd),
	.combout(\controller_m|state.110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|state.110~feeder .lut_mask = 16'hFF00;
defparam \controller_m|state.110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \controller_m|state.110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|state.110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.110 .is_wysiwyg = "true";
defparam \controller_m|state.110 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \controller_m|state.111 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_m|state.110~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.111 .is_wysiwyg = "true";
defparam \controller_m|state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \controller_m|state.000~0 (
// Equation(s):
// \controller_m|state.000~0_combout  = !\controller_m|state.111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_m|state.111~q ),
	.cin(gnd),
	.combout(\controller_m|state.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|state.000~0 .lut_mask = 16'h00FF;
defparam \controller_m|state.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \controller_m|state.000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|state.000~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.000 .is_wysiwyg = "true";
defparam \controller_m|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \controller_m|state.001~0 (
// Equation(s):
// \controller_m|state.001~0_combout  = !\controller_m|state.000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_m|state.000~q ),
	.cin(gnd),
	.combout(\controller_m|state.001~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|state.001~0 .lut_mask = 16'h00FF;
defparam \controller_m|state.001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \controller_m|state.001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|state.001~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|state.001 .is_wysiwyg = "true";
defparam \controller_m|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \controller_m|rd~0 (
// Equation(s):
// \controller_m|rd~0_combout  = (\controller_m|state.001~q ) # (!\controller_m|state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_m|state.001~q ),
	.datad(\controller_m|state.000~q ),
	.cin(gnd),
	.combout(\controller_m|rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|rd~0 .lut_mask = 16'hF0FF;
defparam \controller_m|rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \controller_m|load_ir (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|rd~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|load_ir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|load_ir .is_wysiwyg = "true";
defparam \controller_m|load_ir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \IR_m|state~0 (
// Equation(s):
// \IR_m|state~0_combout  = \IR_m|state~q  $ (\controller_m|load_ir~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR_m|state~q ),
	.datad(\controller_m|load_ir~q ),
	.cin(gnd),
	.combout(\IR_m|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|state~0 .lut_mask = 16'h0FF0;
defparam \IR_m|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \IR_m|state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_m|state~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|state .is_wysiwyg = "true";
defparam \IR_m|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \IR_m|instr[8]~1 (
// Equation(s):
// \IR_m|instr[8]~1_combout  = (!\IR_m|state~q  & \controller_m|load_ir~q )

	.dataa(gnd),
	.datab(\IR_m|state~q ),
	.datac(gnd),
	.datad(\controller_m|load_ir~q ),
	.cin(gnd),
	.combout(\IR_m|instr[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[8]~1 .lut_mask = 16'h3300;
defparam \IR_m|instr[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \IR_m|instr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[15] .is_wysiwyg = "true";
defparam \IR_m|instr[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \IR_m|instr[14]~feeder (
// Equation(s):
// \IR_m|instr[14]~feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\IR_m|instr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[14]~feeder .lut_mask = 16'hFF00;
defparam \IR_m|instr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \IR_m|instr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_m|instr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[14] .is_wysiwyg = "true";
defparam \IR_m|instr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \controller_m|Selector2~2 (
// Equation(s):
// \controller_m|Selector2~2_combout  = (\controller_m|state.101~q  & (\IR_m|instr [15] $ (\IR_m|instr [14])))

	.dataa(\IR_m|instr [15]),
	.datab(gnd),
	.datac(\controller_m|state.101~q ),
	.datad(\IR_m|instr [14]),
	.cin(gnd),
	.combout(\controller_m|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector2~2 .lut_mask = 16'h50A0;
defparam \controller_m|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \controller_m|load_acc (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|load_acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|load_acc .is_wysiwyg = "true";
defparam \controller_m|load_acc .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \accumulator_m|accum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[0] .is_wysiwyg = "true";
defparam \accumulator_m|accum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \alu_cpu_m|Add0~0 (
// Equation(s):
// \alu_cpu_m|Add0~0_combout  = (\data[0]~input_o  & (\accumulator_m|accum [0] $ (VCC))) # (!\data[0]~input_o  & (\accumulator_m|accum [0] & VCC))
// \alu_cpu_m|Add0~1  = CARRY((\data[0]~input_o  & \accumulator_m|accum [0]))

	.dataa(\data[0]~input_o ),
	.datab(\accumulator_m|accum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_cpu_m|Add0~0_combout ),
	.cout(\alu_cpu_m|Add0~1 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~0 .lut_mask = 16'h6688;
defparam \alu_cpu_m|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \IR_m|instr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[13] .is_wysiwyg = "true";
defparam \IR_m|instr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb \alu_cpu_m|Mux7~0 (
// Equation(s):
// \alu_cpu_m|Mux7~0_combout  = (\data[0]~input_o  & ((\accumulator_m|accum [0]) # (!\IR_m|instr [14])))

	.dataa(\data[0]~input_o ),
	.datab(\IR_m|instr [14]),
	.datac(gnd),
	.datad(\accumulator_m|accum [0]),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux7~0 .lut_mask = 16'hAA22;
defparam \alu_cpu_m|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cycloneive_lcell_comb \alu_cpu_m|alu_out[0]~0 (
// Equation(s):
// \alu_cpu_m|alu_out[0]~0_combout  = (\IR_m|instr [13] & ((\alu_cpu_m|Mux7~0_combout ))) # (!\IR_m|instr [13] & (\alu_cpu_m|Add0~0_combout ))

	.dataa(\alu_cpu_m|Add0~0_combout ),
	.datab(\IR_m|instr [13]),
	.datac(gnd),
	.datad(\alu_cpu_m|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|alu_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|alu_out[0]~0 .lut_mask = 16'hEE22;
defparam \alu_cpu_m|alu_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \controller_m|controller_cycle~0 (
// Equation(s):
// \controller_m|controller_cycle~0_combout  = \IR_m|instr [14] $ (\IR_m|instr [15])

	.dataa(\IR_m|instr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR_m|instr [15]),
	.cin(gnd),
	.combout(\controller_m|controller_cycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|controller_cycle~0 .lut_mask = 16'h55AA;
defparam \controller_m|controller_cycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb \clk_gen_m|Decoder0~0 (
// Equation(s):
// \clk_gen_m|Decoder0~0_combout  = (!\clk_gen_m|count [1] & (\clk_gen_m|count [0] & \clk_gen_m|count [2]))

	.dataa(gnd),
	.datab(\clk_gen_m|count [1]),
	.datac(\clk_gen_m|count [0]),
	.datad(\clk_gen_m|count [2]),
	.cin(gnd),
	.combout(\clk_gen_m|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_m|Decoder0~0 .lut_mask = 16'h3000;
defparam \clk_gen_m|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N27
dffeas \clk_gen_m|con_alu (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_gen_m|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_m|con_alu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_m|con_alu .is_wysiwyg = "true";
defparam \clk_gen_m|con_alu .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N1
dffeas \alu_cpu_m|alu_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|alu_out[0]~0_combout ),
	.asdata(\accumulator_m|accum [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller_m|controller_cycle~0_combout ),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[0] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \controller_m|Selector3~2 (
// Equation(s):
// \controller_m|Selector3~2_combout  = (\controller_m|state.110~q ) # ((\controller_m|state.100~q ) # (\controller_m|state.101~q ))

	.dataa(gnd),
	.datab(\controller_m|state.110~q ),
	.datac(\controller_m|state.100~q ),
	.datad(\controller_m|state.101~q ),
	.cin(gnd),
	.combout(\controller_m|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector3~2 .lut_mask = 16'hFFFC;
defparam \controller_m|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \controller_m|Selector3~3 (
// Equation(s):
// \controller_m|Selector3~3_combout  = (\IR_m|instr [15] & (\IR_m|instr [14] & (\controller_m|Selector3~2_combout  & !\IR_m|instr [13])))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [14]),
	.datac(\controller_m|Selector3~2_combout ),
	.datad(\IR_m|instr [13]),
	.cin(gnd),
	.combout(\controller_m|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector3~3 .lut_mask = 16'h0080;
defparam \controller_m|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \controller_m|datactr_ena (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|datactr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|datactr_ena .is_wysiwyg = "true";
defparam \controller_m|datactr_ena .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \accumulator_m|accum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[1] .is_wysiwyg = "true";
defparam \accumulator_m|accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \alu_cpu_m|Add0~2 (
// Equation(s):
// \alu_cpu_m|Add0~2_combout  = (\accumulator_m|accum [1] & ((\data[1]~input_o  & (\alu_cpu_m|Add0~1  & VCC)) # (!\data[1]~input_o  & (!\alu_cpu_m|Add0~1 )))) # (!\accumulator_m|accum [1] & ((\data[1]~input_o  & (!\alu_cpu_m|Add0~1 )) # (!\data[1]~input_o  & 
// ((\alu_cpu_m|Add0~1 ) # (GND)))))
// \alu_cpu_m|Add0~3  = CARRY((\accumulator_m|accum [1] & (!\data[1]~input_o  & !\alu_cpu_m|Add0~1 )) # (!\accumulator_m|accum [1] & ((!\alu_cpu_m|Add0~1 ) # (!\data[1]~input_o ))))

	.dataa(\accumulator_m|accum [1]),
	.datab(\data[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~1 ),
	.combout(\alu_cpu_m|Add0~2_combout ),
	.cout(\alu_cpu_m|Add0~3 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~2 .lut_mask = 16'h9617;
defparam \alu_cpu_m|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \alu_cpu_m|Mux6~1 (
// Equation(s):
// \alu_cpu_m|Mux6~1_combout  = (\IR_m|instr [15] & (((\data[1]~input_o )))) # (!\IR_m|instr [15] & (!\IR_m|instr [13] & ((\alu_cpu_m|Add0~2_combout ))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[1]~input_o ),
	.datad(\alu_cpu_m|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux6~1 .lut_mask = 16'hD1C0;
defparam \alu_cpu_m|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \alu_cpu_m|Mux6~0 (
// Equation(s):
// \alu_cpu_m|Mux6~0_combout  = (\IR_m|instr [13] & (((\data[1]~input_o )))) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & (!\data[1]~input_o )) # (!\IR_m|instr [15] & ((\alu_cpu_m|Add0~2_combout )))))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [13]),
	.datac(\data[1]~input_o ),
	.datad(\alu_cpu_m|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux6~0 .lut_mask = 16'hD3C2;
defparam \alu_cpu_m|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \alu_cpu_m|Mux6~2 (
// Equation(s):
// \alu_cpu_m|Mux6~2_combout  = (\controller_m|controller_cycle~0_combout  & ((\accumulator_m|accum [1] & ((\alu_cpu_m|Mux6~0_combout ))) # (!\accumulator_m|accum [1] & (\alu_cpu_m|Mux6~1_combout )))) # (!\controller_m|controller_cycle~0_combout  & 
// (((\accumulator_m|accum [1]))))

	.dataa(\alu_cpu_m|Mux6~1_combout ),
	.datab(\controller_m|controller_cycle~0_combout ),
	.datac(\accumulator_m|accum [1]),
	.datad(\alu_cpu_m|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux6~2 .lut_mask = 16'hF838;
defparam \alu_cpu_m|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \alu_cpu_m|alu_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[1] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \accumulator_m|accum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[2] .is_wysiwyg = "true";
defparam \accumulator_m|accum[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \alu_cpu_m|Add0~4 (
// Equation(s):
// \alu_cpu_m|Add0~4_combout  = ((\accumulator_m|accum [2] $ (\data[2]~input_o  $ (!\alu_cpu_m|Add0~3 )))) # (GND)
// \alu_cpu_m|Add0~5  = CARRY((\accumulator_m|accum [2] & ((\data[2]~input_o ) # (!\alu_cpu_m|Add0~3 ))) # (!\accumulator_m|accum [2] & (\data[2]~input_o  & !\alu_cpu_m|Add0~3 )))

	.dataa(\accumulator_m|accum [2]),
	.datab(\data[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~3 ),
	.combout(\alu_cpu_m|Add0~4_combout ),
	.cout(\alu_cpu_m|Add0~5 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~4 .lut_mask = 16'h698E;
defparam \alu_cpu_m|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cycloneive_lcell_comb \alu_cpu_m|Mux5~1 (
// Equation(s):
// \alu_cpu_m|Mux5~1_combout  = (\IR_m|instr [15] & (((\data[2]~input_o )))) # (!\IR_m|instr [15] & (!\IR_m|instr [13] & (\alu_cpu_m|Add0~4_combout )))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [13]),
	.datac(\alu_cpu_m|Add0~4_combout ),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux5~1 .lut_mask = 16'hBA10;
defparam \alu_cpu_m|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb \alu_cpu_m|Mux5~0 (
// Equation(s):
// \alu_cpu_m|Mux5~0_combout  = (\IR_m|instr [13] & (((\data[2]~input_o )))) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & ((!\data[2]~input_o ))) # (!\IR_m|instr [15] & (\alu_cpu_m|Add0~4_combout ))))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [13]),
	.datac(\alu_cpu_m|Add0~4_combout ),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux5~0 .lut_mask = 16'hDC32;
defparam \alu_cpu_m|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb \alu_cpu_m|Mux5~2 (
// Equation(s):
// \alu_cpu_m|Mux5~2_combout  = (\accumulator_m|accum [2] & (((\alu_cpu_m|Mux5~0_combout ) # (!\controller_m|controller_cycle~0_combout )))) # (!\accumulator_m|accum [2] & (\alu_cpu_m|Mux5~1_combout  & (\controller_m|controller_cycle~0_combout )))

	.dataa(\alu_cpu_m|Mux5~1_combout ),
	.datab(\accumulator_m|accum [2]),
	.datac(\controller_m|controller_cycle~0_combout ),
	.datad(\alu_cpu_m|Mux5~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux5~2 .lut_mask = 16'hEC2C;
defparam \alu_cpu_m|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \alu_cpu_m|alu_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[2] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \accumulator_m|accum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[3] .is_wysiwyg = "true";
defparam \accumulator_m|accum[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \alu_cpu_m|Add0~6 (
// Equation(s):
// \alu_cpu_m|Add0~6_combout  = (\data[3]~input_o  & ((\accumulator_m|accum [3] & (\alu_cpu_m|Add0~5  & VCC)) # (!\accumulator_m|accum [3] & (!\alu_cpu_m|Add0~5 )))) # (!\data[3]~input_o  & ((\accumulator_m|accum [3] & (!\alu_cpu_m|Add0~5 )) # 
// (!\accumulator_m|accum [3] & ((\alu_cpu_m|Add0~5 ) # (GND)))))
// \alu_cpu_m|Add0~7  = CARRY((\data[3]~input_o  & (!\accumulator_m|accum [3] & !\alu_cpu_m|Add0~5 )) # (!\data[3]~input_o  & ((!\alu_cpu_m|Add0~5 ) # (!\accumulator_m|accum [3]))))

	.dataa(\data[3]~input_o ),
	.datab(\accumulator_m|accum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~5 ),
	.combout(\alu_cpu_m|Add0~6_combout ),
	.cout(\alu_cpu_m|Add0~7 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~6 .lut_mask = 16'h9617;
defparam \alu_cpu_m|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \alu_cpu_m|Mux4~0 (
// Equation(s):
// \alu_cpu_m|Mux4~0_combout  = (\IR_m|instr [13] & (((\data[3]~input_o )))) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & (!\data[3]~input_o )) # (!\IR_m|instr [15] & ((\alu_cpu_m|Add0~6_combout )))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[3]~input_o ),
	.datad(\alu_cpu_m|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux4~0 .lut_mask = 16'hB5A4;
defparam \alu_cpu_m|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \alu_cpu_m|Mux4~1 (
// Equation(s):
// \alu_cpu_m|Mux4~1_combout  = (\IR_m|instr [15] & (((\data[3]~input_o )))) # (!\IR_m|instr [15] & (!\IR_m|instr [13] & ((\alu_cpu_m|Add0~6_combout ))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[3]~input_o ),
	.datad(\alu_cpu_m|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux4~1 .lut_mask = 16'hD1C0;
defparam \alu_cpu_m|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \alu_cpu_m|Mux4~2 (
// Equation(s):
// \alu_cpu_m|Mux4~2_combout  = (\accumulator_m|accum [3] & (((\alu_cpu_m|Mux4~0_combout )) # (!\controller_m|controller_cycle~0_combout ))) # (!\accumulator_m|accum [3] & (\controller_m|controller_cycle~0_combout  & ((\alu_cpu_m|Mux4~1_combout ))))

	.dataa(\accumulator_m|accum [3]),
	.datab(\controller_m|controller_cycle~0_combout ),
	.datac(\alu_cpu_m|Mux4~0_combout ),
	.datad(\alu_cpu_m|Mux4~1_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux4~2 .lut_mask = 16'hE6A2;
defparam \alu_cpu_m|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \alu_cpu_m|alu_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[3] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \accumulator_m|accum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[4] .is_wysiwyg = "true";
defparam \accumulator_m|accum[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \alu_cpu_m|Add0~8 (
// Equation(s):
// \alu_cpu_m|Add0~8_combout  = ((\data[4]~input_o  $ (\accumulator_m|accum [4] $ (!\alu_cpu_m|Add0~7 )))) # (GND)
// \alu_cpu_m|Add0~9  = CARRY((\data[4]~input_o  & ((\accumulator_m|accum [4]) # (!\alu_cpu_m|Add0~7 ))) # (!\data[4]~input_o  & (\accumulator_m|accum [4] & !\alu_cpu_m|Add0~7 )))

	.dataa(\data[4]~input_o ),
	.datab(\accumulator_m|accum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~7 ),
	.combout(\alu_cpu_m|Add0~8_combout ),
	.cout(\alu_cpu_m|Add0~9 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~8 .lut_mask = 16'h698E;
defparam \alu_cpu_m|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \alu_cpu_m|Mux3~1 (
// Equation(s):
// \alu_cpu_m|Mux3~1_combout  = (\IR_m|instr [15] & (\data[4]~input_o )) # (!\IR_m|instr [15] & (((\alu_cpu_m|Add0~8_combout  & !\IR_m|instr [13]))))

	.dataa(\data[4]~input_o ),
	.datab(\IR_m|instr [15]),
	.datac(\alu_cpu_m|Add0~8_combout ),
	.datad(\IR_m|instr [13]),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux3~1 .lut_mask = 16'h88B8;
defparam \alu_cpu_m|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \alu_cpu_m|Mux3~0 (
// Equation(s):
// \alu_cpu_m|Mux3~0_combout  = (\IR_m|instr [13] & (\data[4]~input_o )) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & (!\data[4]~input_o )) # (!\IR_m|instr [15] & ((\alu_cpu_m|Add0~8_combout )))))

	.dataa(\data[4]~input_o ),
	.datab(\IR_m|instr [15]),
	.datac(\alu_cpu_m|Add0~8_combout ),
	.datad(\IR_m|instr [13]),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux3~0 .lut_mask = 16'hAA74;
defparam \alu_cpu_m|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \alu_cpu_m|Mux3~2 (
// Equation(s):
// \alu_cpu_m|Mux3~2_combout  = (\controller_m|controller_cycle~0_combout  & ((\accumulator_m|accum [4] & ((\alu_cpu_m|Mux3~0_combout ))) # (!\accumulator_m|accum [4] & (\alu_cpu_m|Mux3~1_combout )))) # (!\controller_m|controller_cycle~0_combout  & 
// (\accumulator_m|accum [4]))

	.dataa(\controller_m|controller_cycle~0_combout ),
	.datab(\accumulator_m|accum [4]),
	.datac(\alu_cpu_m|Mux3~1_combout ),
	.datad(\alu_cpu_m|Mux3~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux3~2 .lut_mask = 16'hEC64;
defparam \alu_cpu_m|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \alu_cpu_m|alu_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[4] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \accumulator_m|accum[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [5]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[5] .is_wysiwyg = "true";
defparam \accumulator_m|accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \alu_cpu_m|Add0~10 (
// Equation(s):
// \alu_cpu_m|Add0~10_combout  = (\accumulator_m|accum [5] & ((\data[5]~input_o  & (\alu_cpu_m|Add0~9  & VCC)) # (!\data[5]~input_o  & (!\alu_cpu_m|Add0~9 )))) # (!\accumulator_m|accum [5] & ((\data[5]~input_o  & (!\alu_cpu_m|Add0~9 )) # (!\data[5]~input_o  
// & ((\alu_cpu_m|Add0~9 ) # (GND)))))
// \alu_cpu_m|Add0~11  = CARRY((\accumulator_m|accum [5] & (!\data[5]~input_o  & !\alu_cpu_m|Add0~9 )) # (!\accumulator_m|accum [5] & ((!\alu_cpu_m|Add0~9 ) # (!\data[5]~input_o ))))

	.dataa(\accumulator_m|accum [5]),
	.datab(\data[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~9 ),
	.combout(\alu_cpu_m|Add0~10_combout ),
	.cout(\alu_cpu_m|Add0~11 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~10 .lut_mask = 16'h9617;
defparam \alu_cpu_m|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \alu_cpu_m|Mux2~1 (
// Equation(s):
// \alu_cpu_m|Mux2~1_combout  = (\IR_m|instr [15] & (((\data[5]~input_o )))) # (!\IR_m|instr [15] & (!\IR_m|instr [13] & ((\alu_cpu_m|Add0~10_combout ))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[5]~input_o ),
	.datad(\alu_cpu_m|Add0~10_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux2~1 .lut_mask = 16'hD1C0;
defparam \alu_cpu_m|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \alu_cpu_m|Mux2~0 (
// Equation(s):
// \alu_cpu_m|Mux2~0_combout  = (\IR_m|instr [13] & (((\data[5]~input_o )))) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & (!\data[5]~input_o )) # (!\IR_m|instr [15] & ((\alu_cpu_m|Add0~10_combout )))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[5]~input_o ),
	.datad(\alu_cpu_m|Add0~10_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux2~0 .lut_mask = 16'hB5A4;
defparam \alu_cpu_m|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \alu_cpu_m|Mux2~2 (
// Equation(s):
// \alu_cpu_m|Mux2~2_combout  = (\accumulator_m|accum [5] & (((\alu_cpu_m|Mux2~0_combout )) # (!\controller_m|controller_cycle~0_combout ))) # (!\accumulator_m|accum [5] & (\controller_m|controller_cycle~0_combout  & (\alu_cpu_m|Mux2~1_combout )))

	.dataa(\accumulator_m|accum [5]),
	.datab(\controller_m|controller_cycle~0_combout ),
	.datac(\alu_cpu_m|Mux2~1_combout ),
	.datad(\alu_cpu_m|Mux2~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux2~2 .lut_mask = 16'hEA62;
defparam \alu_cpu_m|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \alu_cpu_m|alu_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[5] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \accumulator_m|accum[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [6]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[6] .is_wysiwyg = "true";
defparam \accumulator_m|accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \alu_cpu_m|Add0~12 (
// Equation(s):
// \alu_cpu_m|Add0~12_combout  = ((\data[6]~input_o  $ (\accumulator_m|accum [6] $ (!\alu_cpu_m|Add0~11 )))) # (GND)
// \alu_cpu_m|Add0~13  = CARRY((\data[6]~input_o  & ((\accumulator_m|accum [6]) # (!\alu_cpu_m|Add0~11 ))) # (!\data[6]~input_o  & (\accumulator_m|accum [6] & !\alu_cpu_m|Add0~11 )))

	.dataa(\data[6]~input_o ),
	.datab(\accumulator_m|accum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_cpu_m|Add0~11 ),
	.combout(\alu_cpu_m|Add0~12_combout ),
	.cout(\alu_cpu_m|Add0~13 ));
// synopsys translate_off
defparam \alu_cpu_m|Add0~12 .lut_mask = 16'h698E;
defparam \alu_cpu_m|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \alu_cpu_m|Mux1~1 (
// Equation(s):
// \alu_cpu_m|Mux1~1_combout  = (\IR_m|instr [15] & (((\data[6]~input_o )))) # (!\IR_m|instr [15] & (!\IR_m|instr [13] & ((\alu_cpu_m|Add0~12_combout ))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[6]~input_o ),
	.datad(\alu_cpu_m|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux1~1 .lut_mask = 16'hD1C0;
defparam \alu_cpu_m|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \alu_cpu_m|Mux1~0 (
// Equation(s):
// \alu_cpu_m|Mux1~0_combout  = (\IR_m|instr [13] & (((\data[6]~input_o )))) # (!\IR_m|instr [13] & ((\IR_m|instr [15] & (!\data[6]~input_o )) # (!\IR_m|instr [15] & ((\alu_cpu_m|Add0~12_combout )))))

	.dataa(\IR_m|instr [13]),
	.datab(\IR_m|instr [15]),
	.datac(\data[6]~input_o ),
	.datad(\alu_cpu_m|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux1~0 .lut_mask = 16'hB5A4;
defparam \alu_cpu_m|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \alu_cpu_m|Mux1~2 (
// Equation(s):
// \alu_cpu_m|Mux1~2_combout  = (\accumulator_m|accum [6] & (((\alu_cpu_m|Mux1~0_combout )) # (!\controller_m|controller_cycle~0_combout ))) # (!\accumulator_m|accum [6] & (\controller_m|controller_cycle~0_combout  & (\alu_cpu_m|Mux1~1_combout )))

	.dataa(\accumulator_m|accum [6]),
	.datab(\controller_m|controller_cycle~0_combout ),
	.datac(\alu_cpu_m|Mux1~1_combout ),
	.datad(\alu_cpu_m|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux1~2 .lut_mask = 16'hEA62;
defparam \alu_cpu_m|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \alu_cpu_m|alu_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[6] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \accumulator_m|accum[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_cpu_m|alu_out [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_m|load_acc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accumulator_m|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accumulator_m|accum[7] .is_wysiwyg = "true";
defparam \accumulator_m|accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \alu_cpu_m|Add0~14 (
// Equation(s):
// \alu_cpu_m|Add0~14_combout  = \accumulator_m|accum [7] $ (\alu_cpu_m|Add0~13  $ (\data[7]~input_o ))

	.dataa(\accumulator_m|accum [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(\alu_cpu_m|Add0~13 ),
	.combout(\alu_cpu_m|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Add0~14 .lut_mask = 16'hA55A;
defparam \alu_cpu_m|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb \alu_cpu_m|Mux0~2 (
// Equation(s):
// \alu_cpu_m|Mux0~2_combout  = (\IR_m|instr [15] & (\data[7]~input_o  $ (((!\IR_m|instr [13] & \accumulator_m|accum [7]))))) # (!\IR_m|instr [15] & (((\data[7]~input_o  & \accumulator_m|accum [7])) # (!\IR_m|instr [13])))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [13]),
	.datac(\data[7]~input_o ),
	.datad(\accumulator_m|accum [7]),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux0~2 .lut_mask = 16'hD3B1;
defparam \alu_cpu_m|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N6
cycloneive_lcell_comb \alu_cpu_m|Mux0~3 (
// Equation(s):
// \alu_cpu_m|Mux0~3_combout  = (\IR_m|instr [15] & (((\alu_cpu_m|Mux0~2_combout )))) # (!\IR_m|instr [15] & ((\IR_m|instr [13] & ((\alu_cpu_m|Mux0~2_combout ))) # (!\IR_m|instr [13] & (\alu_cpu_m|Add0~14_combout ))))

	.dataa(\IR_m|instr [15]),
	.datab(\IR_m|instr [13]),
	.datac(\alu_cpu_m|Add0~14_combout ),
	.datad(\alu_cpu_m|Mux0~2_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux0~3 .lut_mask = 16'hFE10;
defparam \alu_cpu_m|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \alu_cpu_m|Mux0~4 (
// Equation(s):
// \alu_cpu_m|Mux0~4_combout  = (\IR_m|instr [15] & ((\IR_m|instr [14] & (\accumulator_m|accum [7])) # (!\IR_m|instr [14] & ((\alu_cpu_m|Mux0~3_combout ))))) # (!\IR_m|instr [15] & ((\IR_m|instr [14] & ((\alu_cpu_m|Mux0~3_combout ))) # (!\IR_m|instr [14] & 
// (\accumulator_m|accum [7]))))

	.dataa(\IR_m|instr [15]),
	.datab(\accumulator_m|accum [7]),
	.datac(\IR_m|instr [14]),
	.datad(\alu_cpu_m|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu_cpu_m|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_cpu_m|Mux0~4 .lut_mask = 16'hDE84;
defparam \alu_cpu_m|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \alu_cpu_m|alu_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_cpu_m|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_gen_m|con_alu~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alu_cpu_m|alu_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_cpu_m|alu_out[7] .is_wysiwyg = "true";
defparam \alu_cpu_m|alu_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \controller_m|Equal0~0 (
// Equation(s):
// \controller_m|Equal0~0_combout  = (\IR_m|instr [14] & \IR_m|instr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IR_m|instr [14]),
	.datad(\IR_m|instr [15]),
	.cin(gnd),
	.combout(\controller_m|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Equal0~0 .lut_mask = 16'hF000;
defparam \controller_m|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \controller_m|Selector2~0 (
// Equation(s):
// \controller_m|Selector2~0_combout  = (\controller_m|Equal0~0_combout  & ((\IR_m|instr [13] & (\controller_m|state.110~q )) # (!\IR_m|instr [13] & ((\controller_m|state.100~q ))))) # (!\controller_m|Equal0~0_combout  & ((\controller_m|state.110~q ) # 
// ((\controller_m|state.100~q ))))

	.dataa(\controller_m|state.110~q ),
	.datab(\controller_m|state.100~q ),
	.datac(\IR_m|instr [13]),
	.datad(\controller_m|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller_m|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector2~0 .lut_mask = 16'hACEE;
defparam \controller_m|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \controller_m|Selector2~1 (
// Equation(s):
// \controller_m|Selector2~1_combout  = (\controller_m|rd~0_combout ) # ((\controller_m|controller_cycle~0_combout  & ((\controller_m|state.101~q ) # (\controller_m|Selector2~0_combout ))))

	.dataa(\controller_m|state.101~q ),
	.datab(\controller_m|controller_cycle~0_combout ),
	.datac(\controller_m|rd~0_combout ),
	.datad(\controller_m|Selector2~0_combout ),
	.cin(gnd),
	.combout(\controller_m|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector2~1 .lut_mask = 16'hFCF8;
defparam \controller_m|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \controller_m|rd (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|rd .is_wysiwyg = "true";
defparam \controller_m|rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \controller_m|wr~0 (
// Equation(s):
// \controller_m|wr~0_combout  = (\controller_m|state.101~q  & (!\IR_m|instr [13] & (\IR_m|instr [14] & \IR_m|instr [15])))

	.dataa(\controller_m|state.101~q ),
	.datab(\IR_m|instr [13]),
	.datac(\IR_m|instr [14]),
	.datad(\IR_m|instr [15]),
	.cin(gnd),
	.combout(\controller_m|wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|wr~0 .lut_mask = 16'h2000;
defparam \controller_m|wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \controller_m|wr (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|wr~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|wr .is_wysiwyg = "true";
defparam \controller_m|wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \IR_m|instr[0]~0 (
// Equation(s):
// \IR_m|instr[0]~0_combout  = (\IR_m|state~q  & \controller_m|load_ir~q )

	.dataa(gnd),
	.datab(\IR_m|state~q ),
	.datac(gnd),
	.datad(\controller_m|load_ir~q ),
	.cin(gnd),
	.combout(\IR_m|instr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[0]~0 .lut_mask = 16'hCC00;
defparam \IR_m|instr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \IR_m|instr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[0] .is_wysiwyg = "true";
defparam \IR_m|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \controller_m|Selector0~0 (
// Equation(s):
// \controller_m|Selector0~0_combout  = (!\IR_m|instr [14] & (!\IR_m|instr [15] & ((\controller_m|state.111~q ) # (\controller_m|state.101~q ))))

	.dataa(\IR_m|instr [14]),
	.datab(\IR_m|instr [15]),
	.datac(\controller_m|state.111~q ),
	.datad(\controller_m|state.101~q ),
	.cin(gnd),
	.combout(\controller_m|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector0~0 .lut_mask = 16'h1110;
defparam \controller_m|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \controller_m|Selector0~2 (
// Equation(s):
// \controller_m|Selector0~2_combout  = (!\accumulator_m|accum [5] & (!\accumulator_m|accum [3] & (!\accumulator_m|accum [2] & !\accumulator_m|accum [4])))

	.dataa(\accumulator_m|accum [5]),
	.datab(\accumulator_m|accum [3]),
	.datac(\accumulator_m|accum [2]),
	.datad(\accumulator_m|accum [4]),
	.cin(gnd),
	.combout(\controller_m|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector0~2 .lut_mask = 16'h0001;
defparam \controller_m|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \controller_m|Selector0~3 (
// Equation(s):
// \controller_m|Selector0~3_combout  = (!\accumulator_m|accum [1] & \controller_m|Selector0~2_combout )

	.dataa(\accumulator_m|accum [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_m|Selector0~2_combout ),
	.cin(gnd),
	.combout(\controller_m|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector0~3 .lut_mask = 16'h5500;
defparam \controller_m|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \controller_m|Selector0~1 (
// Equation(s):
// \controller_m|Selector0~1_combout  = (!\accumulator_m|accum [7] & (!\accumulator_m|accum [6] & (!\accumulator_m|accum [0] & \IR_m|instr [13])))

	.dataa(\accumulator_m|accum [7]),
	.datab(\accumulator_m|accum [6]),
	.datac(\accumulator_m|accum [0]),
	.datad(\IR_m|instr [13]),
	.cin(gnd),
	.combout(\controller_m|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector0~1 .lut_mask = 16'h0100;
defparam \controller_m|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \controller_m|Selector0~4 (
// Equation(s):
// \controller_m|Selector0~4_combout  = (\controller_m|rd~0_combout ) # ((\controller_m|Selector0~0_combout  & (\controller_m|Selector0~3_combout  & \controller_m|Selector0~1_combout )))

	.dataa(\controller_m|rd~0_combout ),
	.datab(\controller_m|Selector0~0_combout ),
	.datac(\controller_m|Selector0~3_combout ),
	.datad(\controller_m|Selector0~1_combout ),
	.cin(gnd),
	.combout(\controller_m|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector0~4 .lut_mask = 16'hEAAA;
defparam \controller_m|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \controller_m|inc_pc (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|inc_pc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|inc_pc .is_wysiwyg = "true";
defparam \controller_m|inc_pc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \pc_counter_m|pc_addr[0]~13 (
// Equation(s):
// \pc_counter_m|pc_addr[0]~13_combout  = (\pc_counter_m|pc_addr [0] & (\controller_m|inc_pc~q  $ (VCC))) # (!\pc_counter_m|pc_addr [0] & (\controller_m|inc_pc~q  & VCC))
// \pc_counter_m|pc_addr[0]~14  = CARRY((\pc_counter_m|pc_addr [0] & \controller_m|inc_pc~q ))

	.dataa(\pc_counter_m|pc_addr [0]),
	.datab(\controller_m|inc_pc~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_counter_m|pc_addr[0]~13_combout ),
	.cout(\pc_counter_m|pc_addr[0]~14 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[0]~13 .lut_mask = 16'h6688;
defparam \pc_counter_m|pc_addr[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \controller_m|Selector1~0 (
// Equation(s):
// \controller_m|Selector1~0_combout  = (\IR_m|instr [13] & (\controller_m|Equal0~0_combout  & ((\controller_m|state.101~q ) # (\controller_m|state.100~q ))))

	.dataa(\controller_m|state.101~q ),
	.datab(\IR_m|instr [13]),
	.datac(\controller_m|state.100~q ),
	.datad(\controller_m|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller_m|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|Selector1~0 .lut_mask = 16'hC800;
defparam \controller_m|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \controller_m|load_pc (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|load_pc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|load_pc .is_wysiwyg = "true";
defparam \controller_m|load_pc .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \pc_counter_m|pc_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[0]~13_combout ),
	.asdata(\IR_m|instr [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[0] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \addr_m|addr[0]~0 (
// Equation(s):
// \addr_m|addr[0]~0_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [0]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [0]))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(gnd),
	.datac(\IR_m|instr [0]),
	.datad(\pc_counter_m|pc_addr [0]),
	.cin(gnd),
	.combout(\addr_m|addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[0]~0 .lut_mask = 16'hFA50;
defparam \addr_m|addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \IR_m|instr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[1] .is_wysiwyg = "true";
defparam \IR_m|instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \pc_counter_m|pc_addr[1]~15 (
// Equation(s):
// \pc_counter_m|pc_addr[1]~15_combout  = (\pc_counter_m|pc_addr [1] & (!\pc_counter_m|pc_addr[0]~14 )) # (!\pc_counter_m|pc_addr [1] & ((\pc_counter_m|pc_addr[0]~14 ) # (GND)))
// \pc_counter_m|pc_addr[1]~16  = CARRY((!\pc_counter_m|pc_addr[0]~14 ) # (!\pc_counter_m|pc_addr [1]))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[0]~14 ),
	.combout(\pc_counter_m|pc_addr[1]~15_combout ),
	.cout(\pc_counter_m|pc_addr[1]~16 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[1]~15 .lut_mask = 16'h3C3F;
defparam \pc_counter_m|pc_addr[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \pc_counter_m|pc_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[1]~15_combout ),
	.asdata(\IR_m|instr [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[1] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \addr_m|addr[1]~1 (
// Equation(s):
// \addr_m|addr[1]~1_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [1]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [1]))

	.dataa(\IR_m|instr [1]),
	.datab(\pc_counter_m|pc_addr [1]),
	.datac(gnd),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[1]~1 .lut_mask = 16'hCCAA;
defparam \addr_m|addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \IR_m|instr[2]~feeder (
// Equation(s):
// \IR_m|instr[2]~feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\IR_m|instr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[2]~feeder .lut_mask = 16'hFF00;
defparam \IR_m|instr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \IR_m|instr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_m|instr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[2] .is_wysiwyg = "true";
defparam \IR_m|instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \pc_counter_m|pc_addr[2]~17 (
// Equation(s):
// \pc_counter_m|pc_addr[2]~17_combout  = (\pc_counter_m|pc_addr [2] & (\pc_counter_m|pc_addr[1]~16  $ (GND))) # (!\pc_counter_m|pc_addr [2] & (!\pc_counter_m|pc_addr[1]~16  & VCC))
// \pc_counter_m|pc_addr[2]~18  = CARRY((\pc_counter_m|pc_addr [2] & !\pc_counter_m|pc_addr[1]~16 ))

	.dataa(\pc_counter_m|pc_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[1]~16 ),
	.combout(\pc_counter_m|pc_addr[2]~17_combout ),
	.cout(\pc_counter_m|pc_addr[2]~18 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[2]~17 .lut_mask = 16'hA50A;
defparam \pc_counter_m|pc_addr[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \pc_counter_m|pc_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[2]~17_combout ),
	.asdata(\IR_m|instr [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[2] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \addr_m|addr[2]~2 (
// Equation(s):
// \addr_m|addr[2]~2_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [2]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [2]))

	.dataa(\IR_m|instr [2]),
	.datab(gnd),
	.datac(\pc_counter_m|pc_addr [2]),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[2]~2 .lut_mask = 16'hF0AA;
defparam \addr_m|addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \IR_m|instr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[3] .is_wysiwyg = "true";
defparam \IR_m|instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \pc_counter_m|pc_addr[3]~19 (
// Equation(s):
// \pc_counter_m|pc_addr[3]~19_combout  = (\pc_counter_m|pc_addr [3] & (!\pc_counter_m|pc_addr[2]~18 )) # (!\pc_counter_m|pc_addr [3] & ((\pc_counter_m|pc_addr[2]~18 ) # (GND)))
// \pc_counter_m|pc_addr[3]~20  = CARRY((!\pc_counter_m|pc_addr[2]~18 ) # (!\pc_counter_m|pc_addr [3]))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[2]~18 ),
	.combout(\pc_counter_m|pc_addr[3]~19_combout ),
	.cout(\pc_counter_m|pc_addr[3]~20 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[3]~19 .lut_mask = 16'h3C3F;
defparam \pc_counter_m|pc_addr[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \pc_counter_m|pc_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[3]~19_combout ),
	.asdata(\IR_m|instr [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[3] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \addr_m|addr[3]~3 (
// Equation(s):
// \addr_m|addr[3]~3_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [3]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [3]))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(gnd),
	.datac(\IR_m|instr [3]),
	.datad(\pc_counter_m|pc_addr [3]),
	.cin(gnd),
	.combout(\addr_m|addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[3]~3 .lut_mask = 16'hFA50;
defparam \addr_m|addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \IR_m|instr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[4] .is_wysiwyg = "true";
defparam \IR_m|instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \pc_counter_m|pc_addr[4]~21 (
// Equation(s):
// \pc_counter_m|pc_addr[4]~21_combout  = (\pc_counter_m|pc_addr [4] & (\pc_counter_m|pc_addr[3]~20  $ (GND))) # (!\pc_counter_m|pc_addr [4] & (!\pc_counter_m|pc_addr[3]~20  & VCC))
// \pc_counter_m|pc_addr[4]~22  = CARRY((\pc_counter_m|pc_addr [4] & !\pc_counter_m|pc_addr[3]~20 ))

	.dataa(\pc_counter_m|pc_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[3]~20 ),
	.combout(\pc_counter_m|pc_addr[4]~21_combout ),
	.cout(\pc_counter_m|pc_addr[4]~22 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[4]~21 .lut_mask = 16'hA50A;
defparam \pc_counter_m|pc_addr[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \pc_counter_m|pc_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[4]~21_combout ),
	.asdata(\IR_m|instr [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[4] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \addr_m|addr[4]~4 (
// Equation(s):
// \addr_m|addr[4]~4_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [4]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [4]))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(gnd),
	.datac(\IR_m|instr [4]),
	.datad(\pc_counter_m|pc_addr [4]),
	.cin(gnd),
	.combout(\addr_m|addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[4]~4 .lut_mask = 16'hFA50;
defparam \addr_m|addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \pc_counter_m|pc_addr[5]~23 (
// Equation(s):
// \pc_counter_m|pc_addr[5]~23_combout  = (\pc_counter_m|pc_addr [5] & (!\pc_counter_m|pc_addr[4]~22 )) # (!\pc_counter_m|pc_addr [5] & ((\pc_counter_m|pc_addr[4]~22 ) # (GND)))
// \pc_counter_m|pc_addr[5]~24  = CARRY((!\pc_counter_m|pc_addr[4]~22 ) # (!\pc_counter_m|pc_addr [5]))

	.dataa(\pc_counter_m|pc_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[4]~22 ),
	.combout(\pc_counter_m|pc_addr[5]~23_combout ),
	.cout(\pc_counter_m|pc_addr[5]~24 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[5]~23 .lut_mask = 16'h5A5F;
defparam \pc_counter_m|pc_addr[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \IR_m|instr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[5] .is_wysiwyg = "true";
defparam \IR_m|instr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \pc_counter_m|pc_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[5]~23_combout ),
	.asdata(\IR_m|instr [5]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[5] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \addr_m|addr[5]~5 (
// Equation(s):
// \addr_m|addr[5]~5_combout  = (\clk_gen_m|fetch~q  & (\pc_counter_m|pc_addr [5])) # (!\clk_gen_m|fetch~q  & ((\IR_m|instr [5])))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(\pc_counter_m|pc_addr [5]),
	.datac(\IR_m|instr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_m|addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[5]~5 .lut_mask = 16'hD8D8;
defparam \addr_m|addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \IR_m|instr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[6] .is_wysiwyg = "true";
defparam \IR_m|instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \pc_counter_m|pc_addr[6]~25 (
// Equation(s):
// \pc_counter_m|pc_addr[6]~25_combout  = (\pc_counter_m|pc_addr [6] & (\pc_counter_m|pc_addr[5]~24  $ (GND))) # (!\pc_counter_m|pc_addr [6] & (!\pc_counter_m|pc_addr[5]~24  & VCC))
// \pc_counter_m|pc_addr[6]~26  = CARRY((\pc_counter_m|pc_addr [6] & !\pc_counter_m|pc_addr[5]~24 ))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[5]~24 ),
	.combout(\pc_counter_m|pc_addr[6]~25_combout ),
	.cout(\pc_counter_m|pc_addr[6]~26 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[6]~25 .lut_mask = 16'hC30C;
defparam \pc_counter_m|pc_addr[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \pc_counter_m|pc_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[6]~25_combout ),
	.asdata(\IR_m|instr [6]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[6] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \addr_m|addr[6]~6 (
// Equation(s):
// \addr_m|addr[6]~6_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [6]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [6]))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(gnd),
	.datac(\IR_m|instr [6]),
	.datad(\pc_counter_m|pc_addr [6]),
	.cin(gnd),
	.combout(\addr_m|addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[6]~6 .lut_mask = 16'hFA50;
defparam \addr_m|addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \IR_m|instr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[7] .is_wysiwyg = "true";
defparam \IR_m|instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \pc_counter_m|pc_addr[7]~27 (
// Equation(s):
// \pc_counter_m|pc_addr[7]~27_combout  = (\pc_counter_m|pc_addr [7] & (!\pc_counter_m|pc_addr[6]~26 )) # (!\pc_counter_m|pc_addr [7] & ((\pc_counter_m|pc_addr[6]~26 ) # (GND)))
// \pc_counter_m|pc_addr[7]~28  = CARRY((!\pc_counter_m|pc_addr[6]~26 ) # (!\pc_counter_m|pc_addr [7]))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[6]~26 ),
	.combout(\pc_counter_m|pc_addr[7]~27_combout ),
	.cout(\pc_counter_m|pc_addr[7]~28 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[7]~27 .lut_mask = 16'h3C3F;
defparam \pc_counter_m|pc_addr[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \pc_counter_m|pc_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[7]~27_combout ),
	.asdata(\IR_m|instr [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[7] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \addr_m|addr[7]~7 (
// Equation(s):
// \addr_m|addr[7]~7_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [7]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [7]))

	.dataa(\clk_gen_m|fetch~q ),
	.datab(gnd),
	.datac(\IR_m|instr [7]),
	.datad(\pc_counter_m|pc_addr [7]),
	.cin(gnd),
	.combout(\addr_m|addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[7]~7 .lut_mask = 16'hFA50;
defparam \addr_m|addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \pc_counter_m|pc_addr[8]~29 (
// Equation(s):
// \pc_counter_m|pc_addr[8]~29_combout  = (\pc_counter_m|pc_addr [8] & (\pc_counter_m|pc_addr[7]~28  $ (GND))) # (!\pc_counter_m|pc_addr [8] & (!\pc_counter_m|pc_addr[7]~28  & VCC))
// \pc_counter_m|pc_addr[8]~30  = CARRY((\pc_counter_m|pc_addr [8] & !\pc_counter_m|pc_addr[7]~28 ))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[7]~28 ),
	.combout(\pc_counter_m|pc_addr[8]~29_combout ),
	.cout(\pc_counter_m|pc_addr[8]~30 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[8]~29 .lut_mask = 16'hC30C;
defparam \pc_counter_m|pc_addr[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \IR_m|instr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[8] .is_wysiwyg = "true";
defparam \IR_m|instr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \pc_counter_m|pc_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[8]~29_combout ),
	.asdata(\IR_m|instr [8]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[8] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \addr_m|addr[8]~8 (
// Equation(s):
// \addr_m|addr[8]~8_combout  = (\clk_gen_m|fetch~q  & (\pc_counter_m|pc_addr [8])) # (!\clk_gen_m|fetch~q  & ((\IR_m|instr [8])))

	.dataa(\pc_counter_m|pc_addr [8]),
	.datab(\IR_m|instr [8]),
	.datac(gnd),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[8]~8 .lut_mask = 16'hAACC;
defparam \addr_m|addr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \IR_m|instr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[9] .is_wysiwyg = "true";
defparam \IR_m|instr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \pc_counter_m|pc_addr[9]~31 (
// Equation(s):
// \pc_counter_m|pc_addr[9]~31_combout  = (\pc_counter_m|pc_addr [9] & (!\pc_counter_m|pc_addr[8]~30 )) # (!\pc_counter_m|pc_addr [9] & ((\pc_counter_m|pc_addr[8]~30 ) # (GND)))
// \pc_counter_m|pc_addr[9]~32  = CARRY((!\pc_counter_m|pc_addr[8]~30 ) # (!\pc_counter_m|pc_addr [9]))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[8]~30 ),
	.combout(\pc_counter_m|pc_addr[9]~31_combout ),
	.cout(\pc_counter_m|pc_addr[9]~32 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[9]~31 .lut_mask = 16'h3C3F;
defparam \pc_counter_m|pc_addr[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \pc_counter_m|pc_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[9]~31_combout ),
	.asdata(\IR_m|instr [9]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[9] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \addr_m|addr[9]~9 (
// Equation(s):
// \addr_m|addr[9]~9_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [9]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [9]))

	.dataa(\IR_m|instr [9]),
	.datab(\pc_counter_m|pc_addr [9]),
	.datac(gnd),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[9]~9 .lut_mask = 16'hCCAA;
defparam \addr_m|addr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \pc_counter_m|pc_addr[10]~33 (
// Equation(s):
// \pc_counter_m|pc_addr[10]~33_combout  = (\pc_counter_m|pc_addr [10] & (\pc_counter_m|pc_addr[9]~32  $ (GND))) # (!\pc_counter_m|pc_addr [10] & (!\pc_counter_m|pc_addr[9]~32  & VCC))
// \pc_counter_m|pc_addr[10]~34  = CARRY((\pc_counter_m|pc_addr [10] & !\pc_counter_m|pc_addr[9]~32 ))

	.dataa(\pc_counter_m|pc_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[9]~32 ),
	.combout(\pc_counter_m|pc_addr[10]~33_combout ),
	.cout(\pc_counter_m|pc_addr[10]~34 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[10]~33 .lut_mask = 16'hA50A;
defparam \pc_counter_m|pc_addr[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \IR_m|instr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[10] .is_wysiwyg = "true";
defparam \IR_m|instr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \pc_counter_m|pc_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[10]~33_combout ),
	.asdata(\IR_m|instr [10]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[10] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \addr_m|addr[10]~10 (
// Equation(s):
// \addr_m|addr[10]~10_combout  = (\clk_gen_m|fetch~q  & (\pc_counter_m|pc_addr [10])) # (!\clk_gen_m|fetch~q  & ((\IR_m|instr [10])))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [10]),
	.datac(\IR_m|instr [10]),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[10]~10 .lut_mask = 16'hCCF0;
defparam \addr_m|addr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \pc_counter_m|pc_addr[11]~35 (
// Equation(s):
// \pc_counter_m|pc_addr[11]~35_combout  = (\pc_counter_m|pc_addr [11] & (!\pc_counter_m|pc_addr[10]~34 )) # (!\pc_counter_m|pc_addr [11] & ((\pc_counter_m|pc_addr[10]~34 ) # (GND)))
// \pc_counter_m|pc_addr[11]~36  = CARRY((!\pc_counter_m|pc_addr[10]~34 ) # (!\pc_counter_m|pc_addr [11]))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_counter_m|pc_addr[10]~34 ),
	.combout(\pc_counter_m|pc_addr[11]~35_combout ),
	.cout(\pc_counter_m|pc_addr[11]~36 ));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[11]~35 .lut_mask = 16'h3C3F;
defparam \pc_counter_m|pc_addr[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \IR_m|instr[11]~feeder (
// Equation(s):
// \IR_m|instr[11]~feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\IR_m|instr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[11]~feeder .lut_mask = 16'hFF00;
defparam \IR_m|instr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \IR_m|instr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_m|instr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[11] .is_wysiwyg = "true";
defparam \IR_m|instr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \pc_counter_m|pc_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[11]~35_combout ),
	.asdata(\IR_m|instr [11]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[11] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \addr_m|addr[11]~11 (
// Equation(s):
// \addr_m|addr[11]~11_combout  = (\clk_gen_m|fetch~q  & (\pc_counter_m|pc_addr [11])) # (!\clk_gen_m|fetch~q  & ((\IR_m|instr [11])))

	.dataa(gnd),
	.datab(\pc_counter_m|pc_addr [11]),
	.datac(\IR_m|instr [11]),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[11]~11 .lut_mask = 16'hCCF0;
defparam \addr_m|addr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \IR_m|instr[12]~feeder (
// Equation(s):
// \IR_m|instr[12]~feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\IR_m|instr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR_m|instr[12]~feeder .lut_mask = 16'hFF00;
defparam \IR_m|instr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \IR_m|instr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IR_m|instr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR_m|instr[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_m|instr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_m|instr[12] .is_wysiwyg = "true";
defparam \IR_m|instr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \pc_counter_m|pc_addr[12]~37 (
// Equation(s):
// \pc_counter_m|pc_addr[12]~37_combout  = \pc_counter_m|pc_addr [12] $ (!\pc_counter_m|pc_addr[11]~36 )

	.dataa(\pc_counter_m|pc_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc_counter_m|pc_addr[11]~36 ),
	.combout(\pc_counter_m|pc_addr[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pc_counter_m|pc_addr[12]~37 .lut_mask = 16'hA5A5;
defparam \pc_counter_m|pc_addr[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \pc_counter_m|pc_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_counter_m|pc_addr[12]~37_combout ),
	.asdata(\IR_m|instr [12]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_m|load_pc~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_counter_m|pc_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_counter_m|pc_addr[12] .is_wysiwyg = "true";
defparam \pc_counter_m|pc_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \addr_m|addr[12]~12 (
// Equation(s):
// \addr_m|addr[12]~12_combout  = (\clk_gen_m|fetch~q  & ((\pc_counter_m|pc_addr [12]))) # (!\clk_gen_m|fetch~q  & (\IR_m|instr [12]))

	.dataa(\IR_m|instr [12]),
	.datab(\pc_counter_m|pc_addr [12]),
	.datac(gnd),
	.datad(\clk_gen_m|fetch~q ),
	.cin(gnd),
	.combout(\addr_m|addr[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr_m|addr[12]~12 .lut_mask = 16'hCCAA;
defparam \addr_m|addr[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \controller_m|HALT~0 (
// Equation(s):
// \controller_m|HALT~0_combout  = (\controller_m|state.011~q  & (!\IR_m|instr [13] & (!\IR_m|instr [15] & !\IR_m|instr [14])))

	.dataa(\controller_m|state.011~q ),
	.datab(\IR_m|instr [13]),
	.datac(\IR_m|instr [15]),
	.datad(\IR_m|instr [14]),
	.cin(gnd),
	.combout(\controller_m|HALT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_m|HALT~0 .lut_mask = 16'h0002;
defparam \controller_m|HALT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \controller_m|HALT (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\controller_m|HALT~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_ena_m|ena_controller~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_m|HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_m|HALT .is_wysiwyg = "true";
defparam \controller_m|HALT .power_up = "low";
// synopsys translate_on

assign rd = \rd~output_o ;

assign wr = \wr~output_o ;

assign addr[0] = \addr[0]~output_o ;

assign addr[1] = \addr[1]~output_o ;

assign addr[2] = \addr[2]~output_o ;

assign addr[3] = \addr[3]~output_o ;

assign addr[4] = \addr[4]~output_o ;

assign addr[5] = \addr[5]~output_o ;

assign addr[6] = \addr[6]~output_o ;

assign addr[7] = \addr[7]~output_o ;

assign addr[8] = \addr[8]~output_o ;

assign addr[9] = \addr[9]~output_o ;

assign addr[10] = \addr[10]~output_o ;

assign addr[11] = \addr[11]~output_o ;

assign addr[12] = \addr[12]~output_o ;

assign HALT = \HALT~output_o ;

assign fetch = \fetch~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

endmodule
