// Seed: 3064810038
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    output wire id_10
);
endmodule
module module_0 (
    output logic id_0,
    output supply0 id_1,
    output tri0 id_2,
    output logic id_3,
    input tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    input tri0 id_7
);
  always @(posedge -1'b0 - 1)
    if (module_1) id_3 <= id_7;
    else begin : LABEL_0
      id_0 <= -1;
    end
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_1,
      id_4,
      id_4,
      id_5,
      id_6,
      id_7,
      id_7,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
