{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604704999404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604704999411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 18:23:19 2020 " "Processing started: Fri Nov 06 18:23:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604704999411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604704999411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_data_mem_Nov6 -c mejia_data_mem_Nov6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_data_mem_Nov6 -c mejia_data_mem_Nov6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604704999411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604704999716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604704999716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_data_mem_nov6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_data_mem_nov6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_data_mem_nov6-SYN " "Found design unit 1: mejia_data_mem_nov6-SYN" {  } { { "mejia_data_mem_Nov6.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604705008222 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_data_mem_Nov6 " "Found entity 1: mejia_data_mem_Nov6" {  } { { "mejia_data_mem_Nov6.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604705008222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008222 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wren\";  expecting \";\" mejia_data_mem_Nov6_tb.vhd(49) " "VHDL syntax error at mejia_data_mem_Nov6_tb.vhd(49) near text \"wren\";  expecting \";\"" {  } { { "mejia_data_mem_Nov6_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6_tb.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wren\";  expecting \";\" mejia_data_mem_Nov6_tb.vhd(54) " "VHDL syntax error at mejia_data_mem_Nov6_tb.vhd(54) near text \"wren\";  expecting \";\"" {  } { { "mejia_data_mem_Nov6_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6_tb.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wren\";  expecting \";\" mejia_data_mem_Nov6_tb.vhd(59) " "VHDL syntax error at mejia_data_mem_Nov6_tb.vhd(59) near text \"wren\";  expecting \";\"" {  } { { "mejia_data_mem_Nov6_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6_tb.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wren\";  expecting \";\" mejia_data_mem_Nov6_tb.vhd(64) " "VHDL syntax error at mejia_data_mem_Nov6_tb.vhd(64) near text \"wren\";  expecting \";\"" {  } { { "mejia_data_mem_Nov6_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6_tb.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wren\";  expecting \";\" mejia_data_mem_Nov6_tb.vhd(69) " "VHDL syntax error at mejia_data_mem_Nov6_tb.vhd(69) near text \"wren\";  expecting \";\"" {  } { { "mejia_data_mem_Nov6_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Midterm Lab/Assignment1/Data_Memory/mejia_data_mem_Nov6_tb.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_data_mem_nov6_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mejia_data_mem_nov6_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604705008329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 06 18:23:28 2020 " "Processing ended: Fri Nov 06 18:23:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604705008329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604705008329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604705008329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008329 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604705008950 ""}
