package riscq.execute

import spinal.lib.misc.pipeline._
import spinal.lib._
import spinal.lib.misc.plugin.FiberPlugin
import spinal.core._
import spinal.lib.bus.tilelink.fabric
import spinal.core.sim._
import spinal.idslplugin.PostInitCallback
import riscq.riscv.{MicroOp, RD, RfResource, SingleDecoding}
import riscq.decode.DecoderSimplePlugin
import riscq.Global._
import riscq.decode.Decode
import riscq.pulse._
import riscq.schedule.PipelinePlugin
import riscq.misc.TileLinkMemReadWriteFiber
import riscq.soc.QubicSocParams

class PulsePlugin() extends ExecutionUnit {
  import QubicSocParams._

  val logic = during setup new Area {
    val sel = out Bool()
    val start = out Bits(pulseStartWidth bits)
    val addr = out Bits(pulseAddrWidth bits)
    val duration = out Bits(pulseDurWidth bits)
    val phase = out Bits(pulsePhaseWidth bits)
    val freq = out Bits(pulseFreqWidth bits)
    val amp = out Bits(pulseAmpWidth bits)
    val id = out Bits(pulseIdWidth bits)

    val uop = addUop(SingleDecoding(M"-----------------011000001111111", Nil))
    uop.dontFlushFrom(1)
    val pp = host[PipelinePlugin]
    val buildBefore = retains(pp.elaborationLock)
    awaitBuild()
    uopRetainer.release()
    new pp.Execute(0) {
      sel := SEL && isValid
      val idS = 128 - pulseIdWidth
      val phaseS = idS - pulsePhaseWidth
      val freqS = phaseS - pulseFreqWidth
      val durationS = freqS - pulseDurWidth
      val startS = durationS - pulseStartWidth
      val addrS = startS - pulseAddrWidth
      val ampS = addrS - pulseAmpWidth
      val instruction = Decode.INSTRUCTION
      id := instruction(idS, pulseIdWidth bits)
      phase := instruction(phaseS, pulsePhaseWidth bits)
      freq := instruction(freqS, pulseFreqWidth bits)
      duration := instruction(durationS, pulseDurWidth bits)
      start := instruction(startS, pulseStartWidth bits)
      addr := instruction(addrS, pulseAddrWidth bits)
      amp := instruction(ampS, pulseAmpWidth bits) 
    }
    buildBefore.release()
  }
}
