Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c20770958fff4960a7776949079079f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot System_tb_behav xil_defaultlib.System_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.QuadratureDecoder
Compiling module xil_defaultlib.System
Compiling module xil_defaultlib.System_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot System_tb_behav
