-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_encrypt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    key_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    key_ce0 : OUT STD_LOGIC;
    key_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    key_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    key_ce1 : OUT STD_LOGIC;
    key_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    plaintext_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    plaintext_ce0 : OUT STD_LOGIC;
    plaintext_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ciphertext_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ciphertext_ce0 : OUT STD_LOGIC;
    ciphertext_we0 : OUT STD_LOGIC;
    ciphertext_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of aes_encrypt is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "aes_encrypt_aes_encrypt,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.225000,HLS_SYN_LAT=531,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=651,HLS_SYN_LUT=3656,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sbox_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_ce0 : STD_LOGIC;
    signal sbox_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_ce0 : STD_LOGIC;
    signal RoundKey_we0 : STD_LOGIC;
    signal RoundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_ce1 : STD_LOGIC;
    signal RoundKey_we1 : STD_LOGIC;
    signal RoundKey_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal RoundKey_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_ce0 : STD_LOGIC;
    signal state_we0 : STD_LOGIC;
    signal state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_ce1 : STD_LOGIC;
    signal state_we1 : STD_LOGIC;
    signal state_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_done : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_idle : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_ready : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_done : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_idle : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_ready : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_we0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_idle : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_ready : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_ce0 : STD_LOGIC;
    signal grp_cipher_fu_71_ap_start : STD_LOGIC;
    signal grp_cipher_fu_71_ap_done : STD_LOGIC;
    signal grp_cipher_fu_71_ap_idle : STD_LOGIC;
    signal grp_cipher_fu_71_ap_ready : STD_LOGIC;
    signal grp_cipher_fu_71_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cipher_fu_71_state_ce0 : STD_LOGIC;
    signal grp_cipher_fu_71_state_we0 : STD_LOGIC;
    signal grp_cipher_fu_71_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cipher_fu_71_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cipher_fu_71_state_ce1 : STD_LOGIC;
    signal grp_cipher_fu_71_state_we1 : STD_LOGIC;
    signal grp_cipher_fu_71_state_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cipher_fu_71_RoundKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cipher_fu_71_RoundKey_ce0 : STD_LOGIC;
    signal grp_cipher_fu_71_RoundKey_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cipher_fu_71_RoundKey_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_idle : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_ready : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_we0 : STD_LOGIC;
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_cipher_fu_71_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_41_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        key_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        key_ce0 : OUT STD_LOGIC;
        key_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        key_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        key_ce1 : OUT STD_LOGIC;
        key_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce0 : OUT STD_LOGIC;
        RoundKey_we0 : OUT STD_LOGIC;
        RoundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce1 : OUT STD_LOGIC;
        RoundKey_we1 : OUT STD_LOGIC;
        RoundKey_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        plaintext_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        plaintext_ce0 : OUT STD_LOGIC;
        plaintext_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RoundKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce0 : OUT STD_LOGIC;
        RoundKey_we0 : OUT STD_LOGIC;
        RoundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce1 : OUT STD_LOGIC;
        RoundKey_we1 : OUT STD_LOGIC;
        RoundKey_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        sbox_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        sbox_ce0 : OUT STD_LOGIC;
        sbox_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_cipher IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_we1 : OUT STD_LOGIC;
        state_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce0 : OUT STD_LOGIC;
        RoundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        RoundKey_ce1 : OUT STD_LOGIC;
        RoundKey_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ciphertext_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ciphertext_ce0 : OUT STD_LOGIC;
        ciphertext_we0 : OUT STD_LOGIC;
        ciphertext_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1_sbox IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_RoundKey IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_encrypt_state IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sbox_U : component aes_encrypt_cipher_Pipeline_VITIS_LOOP_136_1_sbox
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sbox_address0,
        ce0 => sbox_ce0,
        q0 => sbox_q0);

    RoundKey_U : component aes_encrypt_RoundKey
    generic map (
        DataWidth => 8,
        AddressRange => 176,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RoundKey_address0,
        ce0 => RoundKey_ce0,
        we0 => RoundKey_we0,
        d0 => RoundKey_d0,
        q0 => RoundKey_q0,
        address1 => RoundKey_address1,
        ce1 => RoundKey_ce1,
        we1 => RoundKey_we1,
        d1 => RoundKey_d1,
        q1 => RoundKey_q1);

    state_U : component aes_encrypt_state
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_address0,
        ce0 => state_ce0,
        we0 => state_we0,
        d0 => state_d0,
        q0 => state_q0,
        address1 => grp_cipher_fu_71_state_address1,
        ce1 => state_ce1,
        we1 => state_we1,
        d1 => grp_cipher_fu_71_state_d1,
        q1 => state_q1);

    grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46 : component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_41_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start,
        ap_done => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_done,
        ap_idle => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_idle,
        ap_ready => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_ready,
        key_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address0,
        key_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce0,
        key_q0 => key_q0,
        key_address1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address1,
        key_ce1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce1,
        key_q1 => key_q1,
        RoundKey_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address0,
        RoundKey_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce0,
        RoundKey_we0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we0,
        RoundKey_d0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d0,
        RoundKey_address1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address1,
        RoundKey_ce1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce1,
        RoundKey_we1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we1,
        RoundKey_d1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d1);

    grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54 : component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start,
        ap_done => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_done,
        ap_idle => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_idle,
        ap_ready => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_ready,
        state_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_address0,
        state_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_ce0,
        state_we0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_we0,
        state_d0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_d0,
        plaintext_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_address0,
        plaintext_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_ce0,
        plaintext_q0 => plaintext_q0);

    grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62 : component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_47_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start,
        ap_done => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done,
        ap_idle => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_idle,
        ap_ready => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_ready,
        RoundKey_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address0,
        RoundKey_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce0,
        RoundKey_we0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we0,
        RoundKey_d0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d0,
        RoundKey_q0 => RoundKey_q0,
        RoundKey_address1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address1,
        RoundKey_ce1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce1,
        RoundKey_we1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we1,
        RoundKey_d1 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d1,
        RoundKey_q1 => RoundKey_q1,
        sbox_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_address0,
        sbox_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_ce0,
        sbox_q0 => sbox_q0);

    grp_cipher_fu_71 : component aes_encrypt_cipher
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cipher_fu_71_ap_start,
        ap_done => grp_cipher_fu_71_ap_done,
        ap_idle => grp_cipher_fu_71_ap_idle,
        ap_ready => grp_cipher_fu_71_ap_ready,
        state_address0 => grp_cipher_fu_71_state_address0,
        state_ce0 => grp_cipher_fu_71_state_ce0,
        state_we0 => grp_cipher_fu_71_state_we0,
        state_d0 => grp_cipher_fu_71_state_d0,
        state_q0 => state_q0,
        state_address1 => grp_cipher_fu_71_state_address1,
        state_ce1 => grp_cipher_fu_71_state_ce1,
        state_we1 => grp_cipher_fu_71_state_we1,
        state_d1 => grp_cipher_fu_71_state_d1,
        state_q1 => state_q1,
        RoundKey_address0 => grp_cipher_fu_71_RoundKey_address0,
        RoundKey_ce0 => grp_cipher_fu_71_RoundKey_ce0,
        RoundKey_q0 => RoundKey_q0,
        RoundKey_address1 => grp_cipher_fu_71_RoundKey_address1,
        RoundKey_ce1 => grp_cipher_fu_71_RoundKey_ce1,
        RoundKey_q1 => RoundKey_q1);

    grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79 : component aes_encrypt_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start,
        ap_done => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done,
        ap_idle => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_idle,
        ap_ready => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_ready,
        state_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_address0,
        state_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_ce0,
        state_q0 => state_q0,
        ciphertext_address0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_address0,
        ciphertext_ce0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_ce0,
        ciphertext_we0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_we0,
        ciphertext_d0 => grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_ready = ap_const_logic_1)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_ready = ap_const_logic_1)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cipher_fu_71_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cipher_fu_71_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_cipher_fu_71_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cipher_fu_71_ap_ready = ap_const_logic_1)) then 
                    grp_cipher_fu_71_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done, grp_cipher_fu_71_ap_done, grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cipher_fu_71_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    RoundKey_address0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address0, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address0, grp_cipher_fu_71_RoundKey_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_address0 <= grp_cipher_fu_71_RoundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address0;
        else 
            RoundKey_address0 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_address1_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address1, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address1, grp_cipher_fu_71_RoundKey_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_address1 <= grp_cipher_fu_71_RoundKey_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_address1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_address1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_address1;
        else 
            RoundKey_address1 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_ce0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce0, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce0, grp_cipher_fu_71_RoundKey_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_ce0 <= grp_cipher_fu_71_RoundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce0;
        else 
            RoundKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_ce1_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce1, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce1, grp_cipher_fu_71_RoundKey_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RoundKey_ce1 <= grp_cipher_fu_71_RoundKey_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_ce1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_ce1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_ce1;
        else 
            RoundKey_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_d0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d0, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_d0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_d0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d0;
        else 
            RoundKey_d0 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_d1_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d1, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_d1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_d1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_d1;
        else 
            RoundKey_d1 <= "XXXXXXXX";
        end if; 
    end process;


    RoundKey_we0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we0, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_we0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_we0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we0;
        else 
            RoundKey_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RoundKey_we1_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we1, grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RoundKey_we1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_RoundKey_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RoundKey_we1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_RoundKey_we1;
        else 
            RoundKey_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done)
    begin
        if ((grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_cipher_fu_71_ap_done)
    begin
        if ((grp_cipher_fu_71_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done)
    begin
        if ((grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_done, grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_done = ap_const_logic_0) or (grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ciphertext_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_address0;
    ciphertext_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_ce0;
    ciphertext_d0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_d0;
    ciphertext_we0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ciphertext_we0;
    grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg;
    grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg;
    grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg;
    grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg;
    grp_cipher_fu_71_ap_start <= grp_cipher_fu_71_ap_start_reg;
    key_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address0;
    key_address1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_address1;
    key_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce0;
    key_ce1 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_key_ce1;
    plaintext_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_address0;
    plaintext_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_plaintext_ce0;

    sbox_address0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sbox_address0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sbox_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_address0;
        else 
            sbox_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sbox_ce0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sbox_ce0 <= ap_const_logic_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sbox_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_sbox_ce0;
        else 
            sbox_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_address0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_address0, grp_cipher_fu_71_state_address0, grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            state_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_address0 <= grp_cipher_fu_71_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_address0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_address0;
        else 
            state_address0 <= "XXXX";
        end if; 
    end process;


    state_ce0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_ce0, grp_cipher_fu_71_state_ce0, grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            state_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_ce0 <= grp_cipher_fu_71_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_ce0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_ce0;
        else 
            state_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_ce1_assign_proc : process(grp_cipher_fu_71_state_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_ce1 <= grp_cipher_fu_71_state_ce1;
        else 
            state_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_d0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_d0, grp_cipher_fu_71_state_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_d0 <= grp_cipher_fu_71_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_d0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_d0;
        else 
            state_d0 <= "XXXXXXXX";
        end if; 
    end process;


    state_we0_assign_proc : process(grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_we0, grp_cipher_fu_71_state_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_we0 <= grp_cipher_fu_71_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_we0 <= grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_state_we0;
        else 
            state_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_we1_assign_proc : process(grp_cipher_fu_71_state_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_we1 <= grp_cipher_fu_71_state_we1;
        else 
            state_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
