Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Thu Dec  8 00:07:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          21.897 ns |         45.668 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.5996%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 2.597 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snake_len_i6_3842__i6/D       |   -1.065 ns 
board_inst/snake_len_i6_3842__i5/D       |   -0.788 ns 
board_inst/snake_len_i6_3842__i4/D       |   -0.511 ns 
board_inst/snake_len_i6_3842__i3/D       |   -0.234 ns 
board_inst/snake_len_i6_3842__i2/D       |    0.043 ns 
board_inst/snake_len_i6_3842__i1/D       |    0.320 ns 
board_inst/apple_id_i3/D                 |    0.677 ns 
board_inst/apple_id_i6/D                 |    1.206 ns 
board_inst/apple_id_i7/D                 |    1.272 ns 
board_inst/apple_id_i5/D                 |    1.272 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/apple_id_i0/D                 |    1.715 ns 
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/apple_id_i7/D                 |    1.715 ns 
board_inst/snake_len_i6_3842__i1/D       |    1.882 ns 
board_inst/snake_len_i6_3842__i2/D       |    1.882 ns 
board_inst/snake_len_i6_3842__i3/D       |    1.882 ns 
board_inst/snake_len_i6_3842__i4/D       |    1.882 ns 
board_inst/snake_len_i6_3842__i5/D       |    1.882 ns 
board_inst/snake_len_i6_3842__i6/D       |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_dir_i0_i0/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_dir_i0_i1/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i87/Q|          No required time
board_inst/snakePos_inst/snake_arr_i62/Q|          No required time
board_inst/snakePos_inst/snake_arr_i34/Q|          No required time
board_inst/snakePos_inst/snake_arr_i7/Q |          No required time
board_inst/snakePos_inst/snake_arr_i68/Q|          No required time
board_inst/snakePos_inst/snake_arr_i70/Q|          No required time
board_inst/snakePos_inst/snake_arr_i94/Q|          No required time
board_inst/snakePos_inst/snake_arr_i71/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_3266__i4/D  |    No arrival or required
display_inst/vga_init/x_pos_3266__i3/D  |    No arrival or required
{display_inst/vga_init/x_pos_3266__i3/SR   display_inst/vga_init/x_pos_3266__i4/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_3266__i2/D  |    No arrival or required
display_inst/vga_init/x_pos_3266__i1/D  |    No arrival or required
{display_inst/vga_init/x_pos_3266__i1/SR   display_inst/vga_init/x_pos_3266__i2/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_3266__i0/D  |    No arrival or required
display_inst/vga_init/x_pos_3266__i0/SR |    No arrival or required
display_inst/vga_init/y_pos_3265__i9/D  |    No arrival or required
display_inst/vga_init/y_pos_3265__i9/SP |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       243
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
VSYNC                                   |                    output
HSYNC                                   |                    output
continCLK                               |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i2  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i4  |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       107
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i6/D  (SLICE_R6C16D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 13
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.064 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY      1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY            2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY       0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY            2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY       0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY            2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY       0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY            2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY       0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY            3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY       0.449                 21.835  1       
board_inst/n19934                                            NET DELAY            2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY    0.357                 24.677  2       
board_inst/n17671                                            NET DELAY            0.000                 24.677  2       
board_inst/snake_len_i6_3842_add_4_3/CI0->board_inst/snake_len_i6_3842_add_4_3/CO0
                                          SLICE_R6C16B       CIN0_TO_COUT0_DELAY  0.277                 24.954  2       
board_inst/n23735                                            NET DELAY            0.000                 24.954  2       
board_inst/snake_len_i6_3842_add_4_3/CI1->board_inst/snake_len_i6_3842_add_4_3/CO1
                                          SLICE_R6C16B       CIN1_TO_COUT1_DELAY  0.277                 25.231  2       
board_inst/n17673                                            NET DELAY            0.000                 25.231  2       
board_inst/snake_len_i6_3842_add_4_5/CI0->board_inst/snake_len_i6_3842_add_4_5/CO0
                                          SLICE_R6C16C       CIN0_TO_COUT0_DELAY  0.277                 25.508  2       
board_inst/n23738                                            NET DELAY            0.000                 25.508  2       
board_inst/snake_len_i6_3842_add_4_5/CI1->board_inst/snake_len_i6_3842_add_4_5/CO1
                                          SLICE_R6C16C       CIN1_TO_COUT1_DELAY  0.277                 25.785  2       
board_inst/n17675                                            NET DELAY            0.000                 25.785  2       
board_inst/snake_len_i6_3842_add_4_7/CI0->board_inst/snake_len_i6_3842_add_4_7/CO0
                                          SLICE_R6C16D       CIN0_TO_COUT0_DELAY  0.277                 26.062  2       
board_inst/n23741                                            NET DELAY            0.661                 26.723  2       
board_inst/snake_len_i6_3842_add_4_7/D1->board_inst/snake_len_i6_3842_add_4_7/S1
                                          SLICE_R6C16D       D1_TO_F1_DELAY       0.476                 27.199  1       
board_inst/n33[6] ( DI1 )                                    NET DELAY            0.000                 27.199  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -27.198  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -1.064  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i5/D  (SLICE_R6C16D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.787 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY      1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY            2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY       0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY            2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY       0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY            2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY       0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY            2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY       0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY            3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY       0.449                 21.835  1       
board_inst/n19934                                            NET DELAY            2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY    0.357                 24.677  2       
board_inst/n17671                                            NET DELAY            0.000                 24.677  2       
board_inst/snake_len_i6_3842_add_4_3/CI0->board_inst/snake_len_i6_3842_add_4_3/CO0
                                          SLICE_R6C16B       CIN0_TO_COUT0_DELAY  0.277                 24.954  2       
board_inst/n23735                                            NET DELAY            0.000                 24.954  2       
board_inst/snake_len_i6_3842_add_4_3/CI1->board_inst/snake_len_i6_3842_add_4_3/CO1
                                          SLICE_R6C16B       CIN1_TO_COUT1_DELAY  0.277                 25.231  2       
board_inst/n17673                                            NET DELAY            0.000                 25.231  2       
board_inst/snake_len_i6_3842_add_4_5/CI0->board_inst/snake_len_i6_3842_add_4_5/CO0
                                          SLICE_R6C16C       CIN0_TO_COUT0_DELAY  0.277                 25.508  2       
board_inst/n23738                                            NET DELAY            0.000                 25.508  2       
board_inst/snake_len_i6_3842_add_4_5/CI1->board_inst/snake_len_i6_3842_add_4_5/CO1
                                          SLICE_R6C16C       CIN1_TO_COUT1_DELAY  0.277                 25.785  2       
board_inst/n17675                                            NET DELAY            0.661                 26.446  2       
board_inst/snake_len_i6_3842_add_4_7/D0->board_inst/snake_len_i6_3842_add_4_7/S0
                                          SLICE_R6C16D       D0_TO_F0_DELAY       0.476                 26.922  1       
board_inst/n33[5] ( DI0 )                                    NET DELAY            0.000                 26.922  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.921  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -0.787  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i4/D  (SLICE_R6C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 11
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.510 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY      1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY            2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY       0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY            2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY       0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY            2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY       0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY            2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY       0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY            3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY       0.449                 21.835  1       
board_inst/n19934                                            NET DELAY            2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY    0.357                 24.677  2       
board_inst/n17671                                            NET DELAY            0.000                 24.677  2       
board_inst/snake_len_i6_3842_add_4_3/CI0->board_inst/snake_len_i6_3842_add_4_3/CO0
                                          SLICE_R6C16B       CIN0_TO_COUT0_DELAY  0.277                 24.954  2       
board_inst/n23735                                            NET DELAY            0.000                 24.954  2       
board_inst/snake_len_i6_3842_add_4_3/CI1->board_inst/snake_len_i6_3842_add_4_3/CO1
                                          SLICE_R6C16B       CIN1_TO_COUT1_DELAY  0.277                 25.231  2       
board_inst/n17673                                            NET DELAY            0.000                 25.231  2       
board_inst/snake_len_i6_3842_add_4_5/CI0->board_inst/snake_len_i6_3842_add_4_5/CO0
                                          SLICE_R6C16C       CIN0_TO_COUT0_DELAY  0.277                 25.508  2       
board_inst/n23738                                            NET DELAY            0.661                 26.169  2       
board_inst/snake_len_i6_3842_add_4_5/D1->board_inst/snake_len_i6_3842_add_4_5/S1
                                          SLICE_R6C16C       D1_TO_F1_DELAY       0.476                 26.645  1       
board_inst/n33[4] ( DI1 )                                    NET DELAY            0.000                 26.645  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.644  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -0.510  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i3/D  (SLICE_R6C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 10
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.233 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY      1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY            2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY       0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY            2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY       0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY            2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY       0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY            2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY       0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY            3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY       0.449                 21.835  1       
board_inst/n19934                                            NET DELAY            2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY    0.357                 24.677  2       
board_inst/n17671                                            NET DELAY            0.000                 24.677  2       
board_inst/snake_len_i6_3842_add_4_3/CI0->board_inst/snake_len_i6_3842_add_4_3/CO0
                                          SLICE_R6C16B       CIN0_TO_COUT0_DELAY  0.277                 24.954  2       
board_inst/n23735                                            NET DELAY            0.000                 24.954  2       
board_inst/snake_len_i6_3842_add_4_3/CI1->board_inst/snake_len_i6_3842_add_4_3/CO1
                                          SLICE_R6C16B       CIN1_TO_COUT1_DELAY  0.277                 25.231  2       
board_inst/n17673                                            NET DELAY            0.661                 25.892  2       
board_inst/snake_len_i6_3842_add_4_5/D0->board_inst/snake_len_i6_3842_add_4_5/S0
                                          SLICE_R6C16C       D0_TO_F0_DELAY       0.476                 26.368  1       
board_inst/n33[3] ( DI0 )                                    NET DELAY            0.000                 26.368  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.367  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -0.233  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i2/D  (SLICE_R6C16B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 9
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.043 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY      1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY            2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY       0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY            2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY       0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY            2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY       0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY            2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY       0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY            3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY       0.449                 21.835  1       
board_inst/n19934                                            NET DELAY            2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY    0.357                 24.677  2       
board_inst/n17671                                            NET DELAY            0.000                 24.677  2       
board_inst/snake_len_i6_3842_add_4_3/CI0->board_inst/snake_len_i6_3842_add_4_3/CO0
                                          SLICE_R6C16B       CIN0_TO_COUT0_DELAY  0.277                 24.954  2       
board_inst/n23735                                            NET DELAY            0.661                 25.615  2       
board_inst/snake_len_i6_3842_add_4_3/D1->board_inst/snake_len_i6_3842_add_4_3/S1
                                          SLICE_R6C16B       D1_TO_F1_DELAY       0.476                 26.091  1       
board_inst/n33[2] ( DI1 )                                    NET DELAY            0.000                 26.091  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.090  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     0.043  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/snake_len_i6_3842__i1/D  (SLICE_R6C16B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.320 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY          5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY    1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY          2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY     0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY          2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY     0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY          2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY     0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY          2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY     0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY          3.080                 21.386  5       
board_inst/i18120_4_lut/B->board_inst/i18120_4_lut/Z
                                          SLICE_R6C15B       B1_TO_F1_DELAY     0.449                 21.835  1       
board_inst/n19934                                            NET DELAY          2.485                 24.320  1       
board_inst/snake_len_i6_3842_add_4_1/B1->board_inst/snake_len_i6_3842_add_4_1/CO1
                                          SLICE_R6C16A       B1_TO_COUT1_DELAY  0.357                 24.677  2       
board_inst/n17671                                            NET DELAY          0.661                 25.338  2       
board_inst/snake_len_i6_3842_add_4_3/D0->board_inst/snake_len_i6_3842_add_4_3/S0
                                          SLICE_R6C16B       D0_TO_F0_DELAY     0.476                 25.814  1       
board_inst/n33[1] ( DI0 )                                    NET DELAY          0.000                 25.814  1       


Destination Clock Path

                                                             CONSTRAINT         0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY          5.499                 26.332  137     
                                                             Uncertainty        0.000                 26.332  
                                                             Setup time         0.198                 26.134  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         26.134  
Arrival Time                                                                                         -25.813  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.320  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/apple_id_i3/D  (SLICE_R4C15A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.677 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY  1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY   0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY        2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY   0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY        3.080                 21.386  5       
board_inst/i1_2_lut_3_lut/C->board_inst/i1_2_lut_3_lut/Z
                                          SLICE_R5C13D       B0_TO_F0_DELAY   0.449                 21.835  3       
board_inst/n8030                                             NET DELAY        3.146                 24.981  3       
board_inst/i6289_4_lut_4_lut/C->board_inst/i6289_4_lut_4_lut/Z
                                          SLICE_R4C15A       A1_TO_F1_DELAY   0.476                 25.457  1       
board_inst/n8758 ( DI1 )                                     NET DELAY        0.000                 25.457  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.456  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.677  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/apple_id_i6/D  (SLICE_R6C13A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.206 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY  1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY   0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY        2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY   0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY        3.146                 21.452  5       
i1_3_lut_3_lut/C->i1_3_lut_3_lut/Z        SLICE_R6C14D       A0_TO_F0_DELAY   0.449                 21.901  3       
board_inst/n2                                                NET DELAY        2.551                 24.452  3       
board_inst/i6324_3_lut_4_lut/C->board_inst/i6324_3_lut_4_lut/Z
                                          SLICE_R6C13A       A1_TO_F1_DELAY   0.476                 24.928  1       
board_inst/n8793 ( DI1 )                                     NET DELAY        0.000                 24.928  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.206  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/apple_id_i7/D  (SLICE_R6C13B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY  1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY   0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY        2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY   0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY        3.146                 21.452  5       
i1_3_lut_3_lut/C->i1_3_lut_3_lut/Z        SLICE_R6C14D       A0_TO_F0_DELAY   0.449                 21.901  3       
board_inst/n2                                                NET DELAY        2.485                 24.386  3       
board_inst/i12_3_lut_4_lut/C->board_inst/i12_3_lut_4_lut/Z
                                          SLICE_R6C13B       B0_TO_F0_DELAY   0.476                 24.862  1       
board_inst/n19736 ( DI0 )                                    NET DELAY        0.000                 24.862  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.861  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.272  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3263_3561__i15/Q  (SLICE_R4C13D)
Path End         : board_inst/apple_id_i5/D  (SLICE_R6C13A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_3263_3561__i15/CK->NES_inst/count_3263_3561__i15/Q
                                          SLICE_R4C13D       CLK_TO_Q1_DELAY  1.388                  6.887  4       
NES_inst/NEScount[6]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R5C13B       A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n34                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R5C14B       A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n18799                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C15A       D0_TO_F0_DELAY   0.449                 15.094  6       
NES_inst/digital[3]                                          NET DELAY        2.763                 17.857  6       
board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/A->board_inst/snakePos_inst/i18087_2_lut_3_lut_4_lut/Z
                                          SLICE_R5C14C       D0_TO_F0_DELAY   0.449                 18.306  5       
board_inst/snakePos_inst/n8082                               NET DELAY        3.080                 21.386  5       
board_inst/i1_2_lut_3_lut/C->board_inst/i1_2_lut_3_lut/Z
                                          SLICE_R5C13D       B0_TO_F0_DELAY   0.449                 21.835  3       
board_inst/n8030                                             NET DELAY        2.551                 24.386  3       
board_inst/i1_3_lut_4_lut_4_lut/C->board_inst/i1_3_lut_4_lut_4_lut/Z
                                          SLICE_R6C13A       A0_TO_F0_DELAY   0.476                 24.862  1       
board_inst/n19754 ( DI0 )                                    NET DELAY        0.000                 24.862  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.861  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.272  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R5C16B)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R5C16B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R5C16B       CLK_TO_Q1_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
board_inst/snakePos_inst/i1_3_lut_4_lut/D->board_inst/snakePos_inst/i1_3_lut_4_lut/Z
                                          SLICE_R5C16B       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n19905 ( DI1 )                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i0/Q  (SLICE_R4C15B)
Path End         : board_inst/apple_id_i0/D  (SLICE_R4C15B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/apple_id_i0/CK->board_inst/apple_id_i0/Q
                                          SLICE_R4C15B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[0]
                                                             NET DELAY        0.701                  4.502  2       
board_inst/i6288_4_lut/A->board_inst/i6288_4_lut/Z
                                          SLICE_R4C15B       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n8757 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R9C14A)
Path End         : board_inst/game_State_i0/D  (SLICE_R9C14A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R9C14A       CLK_TO_Q0_DELAY  0.766                  3.801  20      
board_inst/snakePos_inst/game_State[1]                       NET DELAY        0.701                  4.502  20      
board_inst/i6286_3_lut_3_lut/B->board_inst/i6286_3_lut_3_lut/Z
                                          SLICE_R9C14A       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n8755 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i7/Q  (SLICE_R6C13B)
Path End         : board_inst/apple_id_i7/D  (SLICE_R6C13B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/apple_id_i7/CK->board_inst/apple_id_i7/Q
                                          SLICE_R6C13B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[7]
                                                             NET DELAY        0.701                  4.502  2       
board_inst/i12_3_lut_4_lut/D->board_inst/i12_3_lut_4_lut/Z
                                          SLICE_R6C13B       D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n19736 ( DI0 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i1/Q  (SLICE_R6C16B)
Path End         : board_inst/snake_len_i6_3842__i1/D  (SLICE_R6C16B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i1/CK->board_inst/snake_len_i6_3842__i1/Q
                                          SLICE_R6C16B       CLK_TO_Q0_DELAY  0.766                  3.801  19      
board_inst/snakePos_inst/snake_len[1]                        NET DELAY        0.868                  4.669  19      
board_inst/snake_len_i6_3842_add_4_3/C0->board_inst/snake_len_i6_3842_add_4_3/S0
                                          SLICE_R6C16B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[1] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i2/Q  (SLICE_R6C16B)
Path End         : board_inst/snake_len_i6_3842__i2/D  (SLICE_R6C16B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i2/CK->board_inst/snake_len_i6_3842__i2/Q
                                          SLICE_R6C16B       CLK_TO_Q1_DELAY  0.766                  3.801  19      
board_inst/snakePos_inst/snake_len[2]                        NET DELAY        0.868                  4.669  19      
board_inst/snake_len_i6_3842_add_4_3/C1->board_inst/snake_len_i6_3842_add_4_3/S1
                                          SLICE_R6C16B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[2] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i3/Q  (SLICE_R6C16C)
Path End         : board_inst/snake_len_i6_3842__i3/D  (SLICE_R6C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i3/CK->board_inst/snake_len_i6_3842__i3/Q
                                          SLICE_R6C16C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
board_inst/snakePos_inst/snake_len[3]                        NET DELAY        0.868                  4.669  2       
board_inst/snake_len_i6_3842_add_4_5/C0->board_inst/snake_len_i6_3842_add_4_5/S0
                                          SLICE_R6C16C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[3] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i4/Q  (SLICE_R6C16C)
Path End         : board_inst/snake_len_i6_3842__i4/D  (SLICE_R6C16C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i4/CK->board_inst/snake_len_i6_3842__i4/Q
                                          SLICE_R6C16C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
board_inst/snakePos_inst/snake_len[4]                        NET DELAY        0.868                  4.669  2       
board_inst/snake_len_i6_3842_add_4_5/C1->board_inst/snake_len_i6_3842_add_4_5/S1
                                          SLICE_R6C16C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[4] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i5/Q  (SLICE_R6C16D)
Path End         : board_inst/snake_len_i6_3842__i5/D  (SLICE_R6C16D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i5/CK->board_inst/snake_len_i6_3842__i5/Q
                                          SLICE_R6C16D       CLK_TO_Q0_DELAY  0.766                  3.801  2       
board_inst/snakePos_inst/snake_len[5]                        NET DELAY        0.868                  4.669  2       
board_inst/snake_len_i6_3842_add_4_7/C0->board_inst/snake_len_i6_3842_add_4_7/S0
                                          SLICE_R6C16D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[5] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_3842__i6/Q  (SLICE_R6C16D)
Path End         : board_inst/snake_len_i6_3842__i6/D  (SLICE_R6C16D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_3842__i6/CK->board_inst/snake_len_i6_3842__i6/Q
                                          SLICE_R6C16D       CLK_TO_Q1_DELAY  0.766                  3.801  2       
board_inst/snakePos_inst/snake_len[6]                        NET DELAY        0.868                  4.669  2       
board_inst/snake_len_i6_3842_add_4_7/C1->board_inst/snake_len_i6_3842_add_4_7/S1
                                          SLICE_R6C16D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[6] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

