
New_Servo_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f10  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800a0f0  0800a0f0  0001a0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a51c  0800a51c  00020438  2**0
                  CONTENTS
  4 .ARM          00000008  0800a51c  0800a51c  0001a51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a524  0800a524  00020438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a524  0800a524  0001a524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a528  0800a528  0001a528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000438  20000000  0800a52c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022fc  20000438  0800a964  00020438  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002734  0800a964  00022734  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
 12 .debug_line   00048e50  00000000  00000000  00020468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0004d4dd  00000000  00000000  000692b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009329  00000000  00000000  000b6795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002020  00000000  00000000  000bfac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001085a0  00000000  00000000  000c1ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00006968  00000000  00000000  001ca080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    00032152  00000000  00000000  001d09e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0000b3dc  00000000  00000000  00202b3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0020df16  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005fd8  00000000  00000000  0020df68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000438 	.word	0x20000438
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a0d8 	.word	0x0800a0d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000043c 	.word	0x2000043c
 800021c:	0800a0d8 	.word	0x0800a0d8

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	468e      	mov	lr, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14d      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025e:	428a      	cmp	r2, r1
 8000260:	4694      	mov	ip, r2
 8000262:	d969      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b152      	cbz	r2, 8000280 <__udivmoddi4+0x30>
 800026a:	fa01 f302 	lsl.w	r3, r1, r2
 800026e:	f1c2 0120 	rsb	r1, r2, #32
 8000272:	fa20 f101 	lsr.w	r1, r0, r1
 8000276:	fa0c fc02 	lsl.w	ip, ip, r2
 800027a:	ea41 0e03 	orr.w	lr, r1, r3
 800027e:	4094      	lsls	r4, r2
 8000280:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000284:	0c21      	lsrs	r1, r4, #16
 8000286:	fbbe f6f8 	udiv	r6, lr, r8
 800028a:	fa1f f78c 	uxth.w	r7, ip
 800028e:	fb08 e316 	mls	r3, r8, r6, lr
 8000292:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000296:	fb06 f107 	mul.w	r1, r6, r7
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002a6:	f080 811f 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 811c 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b0:	3e02      	subs	r6, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a5b      	subs	r3, r3, r1
 80002b6:	b2a4      	uxth	r4, r4
 80002b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002bc:	fb08 3310 	mls	r3, r8, r0, r3
 80002c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c4:	fb00 f707 	mul.w	r7, r0, r7
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	d90a      	bls.n	80002e2 <__udivmoddi4+0x92>
 80002cc:	eb1c 0404 	adds.w	r4, ip, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 810a 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002d8:	42a7      	cmp	r7, r4
 80002da:	f240 8107 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002de:	4464      	add	r4, ip
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	2600      	movs	r6, #0
 80002ea:	b11d      	cbz	r5, 80002f4 <__udivmoddi4+0xa4>
 80002ec:	40d4      	lsrs	r4, r2
 80002ee:	2300      	movs	r3, #0
 80002f0:	e9c5 4300 	strd	r4, r3, [r5]
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xc2>
 80002fe:	2d00      	cmp	r5, #0
 8000300:	f000 80ef 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000304:	2600      	movs	r6, #0
 8000306:	e9c5 0100 	strd	r0, r1, [r5]
 800030a:	4630      	mov	r0, r6
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f683 	clz	r6, r3
 8000316:	2e00      	cmp	r6, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469e      	mov	lr, r3
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa4>
 8000332:	e9c5 4e00 	strd	r4, lr, [r5]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa4>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8092 	bne.w	800046a <__udivmoddi4+0x21a>
 8000346:	eba1 010c 	sub.w	r1, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2601      	movs	r6, #1
 8000354:	0c20      	lsrs	r0, r4, #16
 8000356:	fbb1 f3f7 	udiv	r3, r1, r7
 800035a:	fb07 1113 	mls	r1, r7, r3, r1
 800035e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	4288      	cmp	r0, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0101 	adds.w	r1, ip, r1
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	4288      	cmp	r0, r1
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb1 f0f7 	udiv	r0, r1, r7
 8000384:	fb07 1110 	mls	r1, r7, r0, r1
 8000388:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 31ff 	add.w	r1, r0, #4294967295
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4608      	mov	r0, r1
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79c      	b.n	80002ea <__udivmoddi4+0x9a>
 80003b0:	f1c6 0720 	rsb	r7, r6, #32
 80003b4:	40b3      	lsls	r3, r6
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa01 f306 	lsl.w	r3, r1, r6
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40f9      	lsrs	r1, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f306 	lsl.w	r3, r0, r6
 80003d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 1118 	mls	r1, r9, r8, r1
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	4288      	cmp	r0, r1
 80003ea:	fa02 f206 	lsl.w	r2, r2, r6
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0101 	adds.w	r1, ip, r1
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	4288      	cmp	r0, r1
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4461      	add	r1, ip
 8000408:	1a09      	subs	r1, r1, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000410:	fb09 1110 	mls	r1, r9, r0, r1
 8000414:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	458e      	cmp	lr, r1
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0101 	adds.w	r1, ip, r1
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	458e      	cmp	lr, r1
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4461      	add	r1, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba1 010e 	sub.w	r1, r1, lr
 800043e:	42a1      	cmp	r1, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15d      	cbz	r5, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb61 010e 	sbc.w	r1, r1, lr
 8000452:	fa01 f707 	lsl.w	r7, r1, r7
 8000456:	fa22 f306 	lsr.w	r3, r2, r6
 800045a:	40f1      	lsrs	r1, r6
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c5 7100 	strd	r7, r1, [r5]
 8000462:	2600      	movs	r6, #0
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	f1c2 0320 	rsb	r3, r2, #32
 800046e:	40d8      	lsrs	r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa21 f303 	lsr.w	r3, r1, r3
 8000478:	4091      	lsls	r1, r2
 800047a:	4301      	orrs	r1, r0
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f0f7 	udiv	r0, r3, r7
 8000488:	fb07 3610 	mls	r6, r7, r0, r3
 800048c:	0c0b      	lsrs	r3, r1, #16
 800048e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000492:	fb00 f60e 	mul.w	r6, r0, lr
 8000496:	429e      	cmp	r6, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	429e      	cmp	r6, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3802      	subs	r0, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1b9b      	subs	r3, r3, r6
 80004b2:	b289      	uxth	r1, r1
 80004b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b8:	fb07 3316 	mls	r3, r7, r6, r3
 80004bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c0:	fb06 f30e 	mul.w	r3, r6, lr
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0101 	adds.w	r1, ip, r1
 80004cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3e02      	subs	r6, #2
 80004d8:	4461      	add	r1, ip
 80004da:	1ac9      	subs	r1, r1, r3
 80004dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	462e      	mov	r6, r5
 80004e4:	4628      	mov	r0, r5
 80004e6:	e705      	b.n	80002f4 <__udivmoddi4+0xa4>
 80004e8:	4606      	mov	r6, r0
 80004ea:	e6e3      	b.n	80002b4 <__udivmoddi4+0x64>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6f8      	b.n	80002e2 <__udivmoddi4+0x92>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4646      	mov	r6, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4640      	mov	r0, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4461      	add	r1, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4630      	mov	r0, r6
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000524:	480d      	ldr	r0, [pc, #52]	; (800055c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000526:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000528:	480d      	ldr	r0, [pc, #52]	; (8000560 <LoopForever+0x6>)
  ldr r1, =_edata
 800052a:	490e      	ldr	r1, [pc, #56]	; (8000564 <LoopForever+0xa>)
  ldr r2, =_sidata
 800052c:	4a0e      	ldr	r2, [pc, #56]	; (8000568 <LoopForever+0xe>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000530:	e002      	b.n	8000538 <LoopCopyDataInit>

08000532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000536:	3304      	adds	r3, #4

08000538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800053c:	d3f9      	bcc.n	8000532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053e:	4a0b      	ldr	r2, [pc, #44]	; (800056c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000540:	4c0b      	ldr	r4, [pc, #44]	; (8000570 <LoopForever+0x16>)
  movs r3, #0
 8000542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000544:	e001      	b.n	800054a <LoopFillZerobss>

08000546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000548:	3204      	adds	r2, #4

0800054a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800054c:	d3fb      	bcc.n	8000546 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800054e:	f003 ff4d 	bl	80043ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000552:	f009 fd87 	bl	800a064 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000556:	f000 ffbb 	bl	80014d0 <main>

0800055a <LoopForever>:

LoopForever:
    b LoopForever
 800055a:	e7fe      	b.n	800055a <LoopForever>
  ldr   r0, =_estack
 800055c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000564:	20000438 	.word	0x20000438
  ldr r2, =_sidata
 8000568:	0800a52c 	.word	0x0800a52c
  ldr r2, =_sbss
 800056c:	20000438 	.word	0x20000438
  ldr r4, =_ebss
 8000570:	20002734 	.word	0x20002734

08000574 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000574:	e7fe      	b.n	8000574 <BusFault_Handler>
	...

08000578 <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 800057c:	6940      	ldr	r0, [r0, #20]
 800057e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000580:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000582:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000584:	6d65      	ldr	r5, [r4, #84]	; 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000586:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800058a:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800058e:	6960      	ldr	r0, [r4, #20]
 8000590:	f104 011c 	add.w	r1, r4, #28
 8000594:	462b      	mov	r3, r5
 8000596:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000598:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800059c:	4718      	bx	r3
 800059e:	bf00      	nop

080005a0 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 80005a0:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80005a2:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 80005a4:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80005a6:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005aa:	4c1e      	ldr	r4, [pc, #120]	; (8000624 <ASPEP_sendBeacon+0x84>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80005ac:	01db      	lsls	r3, r3, #7
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005ae:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80005b2:	784a      	ldrb	r2, [r1, #1]
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80005b8:	78ca      	ldrb	r2, [r1, #3]
 80005ba:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
 80005be:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005c8:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005cc:	5ca2      	ldrb	r2, [r4, r2]
 80005ce:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005d2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005d4:	5ca2      	ldrb	r2, [r4, r2]
 80005d6:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005da:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005dc:	5ca2      	ldrb	r2, [r4, r2]
 80005de:	4c12      	ldr	r4, [pc, #72]	; (8000628 <ASPEP_sendBeacon+0x88>)
 80005e0:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005e4:	5ca2      	ldrb	r2, [r4, r2]
 80005e6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005ea:	f043 0305 	orr.w	r3, r3, #5
 80005ee:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f0:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005f2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80005f4:	b14b      	cbz	r3, 800060a <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80005f6:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005f8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80005fc:	b913      	cbnz	r3, 8000604 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005fe:	2302      	movs	r3, #2
 8000600:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000608:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800060a:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800060e:	2303      	movs	r3, #3
 8000610:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000614:	6481      	str	r1, [r0, #72]	; 0x48
 8000616:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000618:	2204      	movs	r2, #4
 800061a:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 800061c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000620:	6940      	ldr	r0, [r0, #20]
 8000622:	4718      	bx	r3
 8000624:	0800a128 	.word	0x0800a128
 8000628:	0800a118 	.word	0x0800a118

0800062c <ASPEP_sendPing>:
{
 800062c:	b530      	push	{r4, r5, lr}
              | (uint32_t)((uint32_t)cBit << 5U)
 800062e:	ea4f 1c41 	mov.w	ip, r1, lsl #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000632:	f890 e060 	ldrb.w	lr, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000636:	f890 4063 	ldrb.w	r4, [r0, #99]	; 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800063a:	4d1e      	ldr	r5, [pc, #120]	; (80006b4 <ASPEP_sendPing+0x88>)
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800063c:	ea4c 1c01 	orr.w	ip, ip, r1, lsl #4
              | (uint32_t)((uint32_t)Nbit << 6U)
 8000640:	f00e 0e01 	and.w	lr, lr, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000644:	ea4c 3c02 	orr.w	ip, ip, r2, lsl #12
 8000648:	ea4c 138e 	orr.w	r3, ip, lr, lsl #6
 800064c:	ea43 13ce 	orr.w	r3, r3, lr, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 8000650:	f004 040f 	and.w	r4, r4, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000654:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4c17      	ldr	r4, [pc, #92]	; (80006b8 <ASPEP_sendPing+0x8c>)
 800065c:	f042 0206 	orr.w	r2, r2, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000660:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000664:	5ca2      	ldrb	r2, [r4, r2]
 8000666:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800066a:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800066c:	5ca2      	ldrb	r2, [r4, r2]
 800066e:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000672:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000674:	5ca2      	ldrb	r2, [r4, r2]
 8000676:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800067a:	5ceb      	ldrb	r3, [r5, r3]
 800067c:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000680:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000682:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000684:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000686:	b13b      	cbz	r3, 8000698 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000688:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800068a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800068e:	b913      	cbnz	r3, 8000696 <ASPEP_sendPing+0x6a>
          pHandle->ctrlBuffer.state = pending;
 8000690:	2302      	movs	r3, #2
 8000692:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000696:	bd30      	pop	{r4, r5, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000698:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800069c:	2303      	movs	r3, #3
 800069e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80006a2:	6481      	str	r1, [r0, #72]	; 0x48
 80006a4:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80006a6:	2204      	movs	r2, #4
 80006a8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80006aa:	6940      	ldr	r0, [r0, #20]
}
 80006ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80006b0:	4718      	bx	r3
 80006b2:	bf00      	nop
 80006b4:	0800a118 	.word	0x0800a118
 80006b8:	0800a128 	.word	0x0800a128

080006bc <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 80006bc:	2a0a      	cmp	r2, #10
{
 80006be:	b410      	push	{r4}
 80006c0:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 80006c2:	d00b      	beq.n	80006dc <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006c4:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 80006c8:	2a01      	cmp	r2, #1
 80006ca:	d921      	bls.n	8000710 <ASPEP_getBuffer+0x54>
 80006cc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80006d0:	2a01      	cmp	r2, #1
 80006d2:	d911      	bls.n	80006f8 <ASPEP_getBuffer+0x3c>
        result = false;
 80006d4:	2000      	movs	r0, #0
}
 80006d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006da:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006dc:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80006e0:	2a01      	cmp	r2, #1
 80006e2:	d8f7      	bhi.n	80006d4 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006e4:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 80006e6:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006e8:	3204      	adds	r2, #4
 80006ea:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006ec:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80006f0:	4620      	mov	r0, r4
}
 80006f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006f6:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006f8:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006fa:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006fc:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000700:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000704:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000706:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000708:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800070c:	600a      	str	r2, [r1, #0]
}
 800070e:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000710:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000712:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000714:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000718:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 800071c:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 800071e:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000720:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000724:	600a      	str	r2, [r1, #0]
}
 8000726:	4770      	bx	lr

08000728 <ASPEP_sendPacket>:
{
 8000728:	b570      	push	{r4, r5, r6, lr}
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 800072a:	f890 4064 	ldrb.w	r4, [r0, #100]	; 0x64
 800072e:	2c02      	cmp	r4, #2
 8000730:	d002      	beq.n	8000738 <ASPEP_sendPacket+0x10>
      result = ASPEP_NOT_CONNECTED;
 8000732:	2102      	movs	r1, #2
}
 8000734:	4608      	mov	r0, r1
 8000736:	bd70      	pop	{r4, r5, r6, pc}
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000738:	ea43 1402 	orr.w	r4, r3, r2, lsl #4
      *header = tmpHeader;
 800073c:	f841 4c04 	str.w	r4, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000740:	f890 406c 	ldrb.w	r4, [r0, #108]	; 0x6c
 8000744:	2c01      	cmp	r4, #1
 8000746:	d104      	bne.n	8000752 <ASPEP_sendPacket+0x2a>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000748:	f64f 64ca 	movw	r4, #65226	; 0xfeca
 800074c:	528c      	strh	r4, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 800074e:	3202      	adds	r2, #2
 8000750:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000752:	2b0a      	cmp	r3, #10
 8000754:	d103      	bne.n	800075e <ASPEP_sendPacket+0x36>
        if (pSupHandle->MCP_PacketAvailable)
 8000756:	7c04      	ldrb	r4, [r0, #16]
 8000758:	b394      	cbz	r4, 80007c0 <ASPEP_sendPacket+0x98>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 800075a:	2400      	movs	r4, #0
 800075c:	7404      	strb	r4, [r0, #16]
  uint32_t header = *headerPtr;
 800075e:	f851 4c04 	ldr.w	r4, [r1, #-4]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000762:	4d35      	ldr	r5, [pc, #212]	; (8000838 <ASPEP_sendPacket+0x110>)
 8000764:	b2e6      	uxtb	r6, r4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000766:	f3c4 2e07 	ubfx	lr, r4, #8, #8
 800076a:	5dae      	ldrb	r6, [r5, r6]
 800076c:	ea8e 0e06 	eor.w	lr, lr, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000770:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000772:	f815 600e 	ldrb.w	r6, [r5, lr]
 8000776:	f3c4 4e07 	ubfx	lr, r4, #16, #8
 800077a:	ea8e 0e06 	eor.w	lr, lr, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 800077e:	f1a1 0c04 	sub.w	ip, r1, #4
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000782:	f815 e00e 	ldrb.w	lr, [r5, lr]
 8000786:	f3c4 6503 	ubfx	r5, r4, #24, #4
 800078a:	ea8e 0e05 	eor.w	lr, lr, r5
 800078e:	4d2b      	ldr	r5, [pc, #172]	; (800083c <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000790:	f815 500e 	ldrb.w	r5, [r5, lr]
 8000794:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000798:	b292      	uxth	r2, r2
  *headerPtr |= (uint32_t)crc << 28;
 800079a:	f841 4c04 	str.w	r4, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800079e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80007a0:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80007a2:	b1e1      	cbz	r1, 80007de <ASPEP_sendPacket+0xb6>
  __ASM volatile ("cpsie i" : : : "memory");
 80007a4:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 80007a6:	2b09      	cmp	r3, #9
 80007a8:	d00d      	beq.n	80007c6 <ASPEP_sendPacket+0x9e>
      else if (MCTL_SYNC == dataType)
 80007aa:	2b0a      	cmp	r3, #10
 80007ac:	d02e      	beq.n	800080c <ASPEP_sendPacket+0xe4>
      else if(ASPEP_CTRL == dataType)
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d132      	bne.n	8000818 <ASPEP_sendPacket+0xf0>
        if (pHandle->ctrlBuffer.state != available)
 80007b2:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 80007b6:	bb69      	cbnz	r1, 8000814 <ASPEP_sendPacket+0xec>
          pHandle->ctrlBuffer.state = pending;
 80007b8:	2302      	movs	r3, #2
 80007ba:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80007be:	e7b9      	b.n	8000734 <ASPEP_sendPacket+0xc>
          result = MCTL_SYNC_NOT_EXPECTED;
 80007c0:	2101      	movs	r1, #1
}
 80007c2:	4608      	mov	r0, r1
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80007c6:	6c03      	ldr	r3, [r0, #64]	; 0x40
        if (NULL == pHandle->asyncNextBuffer)
 80007c8:	6c44      	ldr	r4, [r0, #68]	; 0x44
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80007ca:	6819      	ldr	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 80007cc:	458c      	cmp	ip, r1
 80007ce:	bf14      	ite	ne
 80007d0:	2103      	movne	r1, #3
 80007d2:	2100      	moveq	r1, #0
        if (NULL == pHandle->asyncNextBuffer)
 80007d4:	b36c      	cbz	r4, 8000832 <ASPEP_sendPacket+0x10a>
        pHandle->lastRequestedAsyncBuff->state = pending;
 80007d6:	2002      	movs	r0, #2
 80007d8:	7198      	strb	r0, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007da:	809a      	strh	r2, [r3, #4]
 80007dc:	e7aa      	b.n	8000734 <ASPEP_sendPacket+0xc>
      if (MCTL_ASYNC == dataType)
 80007de:	2b09      	cmp	r3, #9
 80007e0:	d022      	beq.n	8000828 <ASPEP_sendPacket+0x100>
      else if (MCTL_SYNC == dataType)
 80007e2:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007e4:	f04f 0103 	mov.w	r1, #3
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80007e8:	bf0b      	itete	eq
 80007ea:	f100 0328 	addeq.w	r3, r0, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007ee:	f100 0320 	addne.w	r3, r0, #32
        pHandle->syncBuffer.state = readLock;
 80007f2:	f880 102e 	strbeq.w	r1, [r0, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007f6:	f880 1024 	strbne.w	r1, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007fa:	6483      	str	r3, [r0, #72]	; 0x48
 80007fc:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80007fe:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000800:	6940      	ldr	r0, [r0, #20]
 8000802:	4661      	mov	r1, ip
 8000804:	4798      	blx	r3
 8000806:	2100      	movs	r1, #0
}
 8000808:	4608      	mov	r0, r1
 800080a:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 800080c:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8000810:	2b01      	cmp	r3, #1
 8000812:	d003      	beq.n	800081c <ASPEP_sendPacket+0xf4>
          result = ASPEP_BUFFER_ERROR;
 8000814:	2103      	movs	r1, #3
 8000816:	e78d      	b.n	8000734 <ASPEP_sendPacket+0xc>
  uint8_t result = ASPEP_OK;
 8000818:	2100      	movs	r1, #0
 800081a:	e78b      	b.n	8000734 <ASPEP_sendPacket+0xc>
          pHandle->syncBuffer.state = pending;
 800081c:	2302      	movs	r3, #2
 800081e:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8000822:	8582      	strh	r2, [r0, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 8000824:	2100      	movs	r1, #0
 8000826:	e785      	b.n	8000734 <ASPEP_sendPacket+0xc>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000828:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800082a:	2103      	movs	r1, #3
 800082c:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800082e:	6483      	str	r3, [r0, #72]	; 0x48
 8000830:	e7e4      	b.n	80007fc <ASPEP_sendPacket+0xd4>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000832:	6443      	str	r3, [r0, #68]	; 0x44
 8000834:	e7cf      	b.n	80007d6 <ASPEP_sendPacket+0xae>
 8000836:	bf00      	nop
 8000838:	0800a128 	.word	0x0800a128
 800083c:	0800a118 	.word	0x0800a118

08000840 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000840:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000842:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000846:	2b03      	cmp	r3, #3
{
 8000848:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800084a:	d013      	beq.n	8000874 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 800084c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800084e:	2100      	movs	r1, #0
 8000850:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000852:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8000856:	2a02      	cmp	r2, #2
 8000858:	d013      	beq.n	8000882 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800085a:	2b02      	cmp	r3, #2
 800085c:	d11d      	bne.n	800089a <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800085e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000862:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000864:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000866:	2204      	movs	r2, #4
 8000868:	6940      	ldr	r0, [r0, #20]
 800086a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 800086c:	2303      	movs	r3, #3
 800086e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000872:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000874:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8000878:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800087a:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 800087c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8000880:	d10b      	bne.n	800089a <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000882:	f104 0028 	add.w	r0, r4, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000886:	6da3      	ldr	r3, [r4, #88]	; 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000888:	64a0      	str	r0, [r4, #72]	; 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800088a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800088c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800088e:	6960      	ldr	r0, [r4, #20]
 8000890:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000892:	2303      	movs	r3, #3
 8000894:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8000898:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800089a:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 800089c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800089e:	b1cb      	cbz	r3, 80008d4 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 80008a0:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 80008a2:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 80008a4:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 80008a6:	6819      	ldr	r1, [r3, #0]
 80008a8:	889a      	ldrh	r2, [r3, #4]
 80008aa:	6960      	ldr	r0, [r4, #20]
 80008ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80008ae:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 80008b0:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80008b4:	2b02      	cmp	r3, #2
 80008b6:	d007      	beq.n	80008c8 <ASPEP_HWDataTransmittedIT+0x88>
 80008b8:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d003      	beq.n	80008c8 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80008c4:	b662      	cpsie	i
}
 80008c6:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 80008c8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80008ca:	0063      	lsls	r3, r4, #1
 80008cc:	3368      	adds	r3, #104	; 0x68
 80008ce:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008d0:	6463      	str	r3, [r4, #68]	; 0x44
        {
 80008d2:	e7f7      	b.n	80008c4 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80008d4:	64a3      	str	r3, [r4, #72]	; 0x48
 80008d6:	e7f5      	b.n	80008c4 <ASPEP_HWDataTransmittedIT+0x84>

080008d8 <ASPEP_RXframeProcess>:

uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 80008d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008dc:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008e0:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80008e2:	2500      	movs	r5, #0
{
 80008e4:	4604      	mov	r4, r0
    *packetLength = 0;
 80008e6:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80008e8:	b193      	cbz	r3, 8000910 <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008ea:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008ee:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 80008f2:	2e01      	cmp	r6, #1
 80008f4:	d054      	beq.n	80009a0 <ASPEP_RXframeProcess+0xc8>
 80008f6:	2e02      	cmp	r6, #2
 80008f8:	d03e      	beq.n	8000978 <ASPEP_RXframeProcess+0xa0>
 80008fa:	2e00      	cmp	r6, #0
 80008fc:	d033      	beq.n	8000966 <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000900:	6960      	ldr	r0, [r4, #20]
 8000902:	2204      	movs	r2, #4
 8000904:	f104 011c 	add.w	r1, r4, #28
 8000908:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 800090a:	4628      	mov	r0, r5
 800090c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000910:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 8000914:	2d00      	cmp	r5, #0
 8000916:	d0f8      	beq.n	800090a <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000918:	042b      	lsls	r3, r5, #16
 800091a:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800091e:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8000922:	4995      	ldr	r1, [pc, #596]	; (8000b78 <ASPEP_RXframeProcess+0x2a0>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000924:	4895      	ldr	r0, [pc, #596]	; (8000b7c <ASPEP_RXframeProcess+0x2a4>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000926:	f083 0309 	eor.w	r3, r3, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800092a:	5cca      	ldrb	r2, [r1, r3]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800092c:	f045 030f 	orr.w	r3, r5, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000930:	ea82 4515 	eor.w	r5, r2, r5, lsr #16
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000934:	5d4a      	ldrb	r2, [r1, r5]
  *headerPtr |= (uint32_t)crc << 28;
 8000936:	5c82      	ldrb	r2, [r0, r2]
 8000938:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800093c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800093e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000940:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000942:	2b00      	cmp	r3, #0
 8000944:	d03a      	beq.n	80009bc <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 8000946:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000948:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800094c:	b913      	cbnz	r3, 8000954 <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 800094e:	2302      	movs	r3, #2
 8000950:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000954:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000956:	6960      	ldr	r0, [r4, #20]
 8000958:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 800095a:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800095e:	4798      	blx	r3
}
 8000960:	4628      	mov	r0, r5
 8000962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          if (BEACON == pHandle->rxPacketType)
 8000966:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000968:	2b05      	cmp	r3, #5
 800096a:	f000 8095 	beq.w	8000a98 <ASPEP_RXframeProcess+0x1c0>
          else if (PING == pHandle->rxPacketType)
 800096e:	2b06      	cmp	r3, #6
 8000970:	f000 80d7 	beq.w	8000b22 <ASPEP_RXframeProcess+0x24a>
  uint8_t *result = NULL;
 8000974:	4635      	mov	r5, r6
 8000976:	e7c2      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000978:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800097a:	2b05      	cmp	r3, #5
 800097c:	d05f      	beq.n	8000a3e <ASPEP_RXframeProcess+0x166>
          else if (PING == pHandle->rxPacketType)
 800097e:	2b06      	cmp	r3, #6
 8000980:	f000 80d6 	beq.w	8000b30 <ASPEP_RXframeProcess+0x258>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000984:	2b09      	cmp	r3, #9
 8000986:	d1ba      	bne.n	80008fe <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000988:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLength;
 800098c:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 8000990:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000992:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000994:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000996:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 800099a:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 800099c:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800099e:	e7ae      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 80009a0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80009a2:	2b05      	cmp	r3, #5
 80009a4:	d016      	beq.n	80009d4 <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 80009a6:	2b06      	cmp	r3, #6
 80009a8:	d1a9      	bne.n	80008fe <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80009aa:	f3c2 320f 	ubfx	r2, r2, #12, #16
 80009ae:	4631      	mov	r1, r6
 80009b0:	f7ff fe3c 	bl	800062c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 80009b4:	2302      	movs	r3, #2
 80009b6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 80009ba:	e7a0      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80009bc:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 80009c0:	2303      	movs	r3, #3
 80009c2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80009c6:	64a1      	str	r1, [r4, #72]	; 0x48
 80009c8:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80009ca:	2204      	movs	r2, #4
 80009cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80009ce:	6960      	ldr	r0, [r4, #20]
 80009d0:	4798      	blx	r3
  return (result);
 80009d2:	e7bf      	b.n	8000954 <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80009d4:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80009d6:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009d8:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009dc:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009e0:	f894 606e 	ldrb.w	r6, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009e4:	f894 706f 	ldrb.w	r7, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80009e8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80009ec:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009ee:	4281      	cmp	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009f0:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009f4:	bf28      	it	cs
 80009f6:	4601      	movcs	r1, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009f8:	42ab      	cmp	r3, r5
 80009fa:	4698      	mov	r8, r3
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80009fc:	f3c2 5e46 	ubfx	lr, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a00:	bf28      	it	cs
 8000a02:	46a8      	movcs	r8, r5
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a04:	45b4      	cmp	ip, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a06:	f884 806c 	strb.w	r8, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a0a:	46e0      	mov	r8, ip
 8000a0c:	bf28      	it	cs
 8000a0e:	46b0      	movcs	r8, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a10:	45be      	cmp	lr, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a12:	f884 806e 	strb.w	r8, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a16:	46f0      	mov	r8, lr
 8000a18:	bf28      	it	cs
 8000a1a:	46b8      	movcs	r8, r7
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a1c:	42ab      	cmp	r3, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a1e:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a22:	f884 806f 	strb.w	r8, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a26:	f240 8088 	bls.w	8000b3a <ASPEP_RXframeProcess+0x262>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a30:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8000a34:	4620      	mov	r0, r4
 8000a36:	f7ff fdb3 	bl	80005a0 <ASPEP_sendBeacon>
  uint8_t *result = NULL;
 8000a3a:	2500      	movs	r5, #0
 8000a3c:	e75f      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a3e:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a40:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a42:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a46:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a4a:	f894 c06e 	ldrb.w	ip, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a4e:	f894 706f 	ldrb.w	r7, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a52:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a56:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a58:	4281      	cmp	r1, r0
 8000a5a:	bf28      	it	cs
 8000a5c:	4601      	movcs	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a5e:	f3c2 3e86 	ubfx	lr, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a62:	42b3      	cmp	r3, r6
 8000a64:	4699      	mov	r9, r3
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000a66:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a6a:	bf28      	it	cs
 8000a6c:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a6e:	45e6      	cmp	lr, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a70:	f884 906c 	strb.w	r9, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a74:	46f1      	mov	r9, lr
 8000a76:	bf28      	it	cs
 8000a78:	46e1      	movcs	r9, ip
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a7a:	45b8      	cmp	r8, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a7c:	f884 906e 	strb.w	r9, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a80:	46c1      	mov	r9, r8
 8000a82:	bf28      	it	cs
 8000a84:	46b9      	movcs	r9, r7
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a86:	42b3      	cmp	r3, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a88:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a8c:	f884 906f 	strb.w	r9, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a90:	d964      	bls.n	8000b5c <ASPEP_RXframeProcess+0x284>
 8000a92:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 8000a96:	e7cb      	b.n	8000a30 <ASPEP_RXframeProcess+0x158>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a98:	7f65      	ldrb	r5, [r4, #29]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a9a:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a9c:	f894 306d 	ldrb.w	r3, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aa0:	f894 c06c 	ldrb.w	ip, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000aa4:	f894 e06e 	ldrb.w	lr, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aa8:	f894 806f 	ldrb.w	r8, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000aac:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000ab0:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ab2:	42ab      	cmp	r3, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000ab4:	f3c2 3786 	ubfx	r7, r2, #14, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ab8:	bf28      	it	cs
 8000aba:	462b      	movcs	r3, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000abc:	4560      	cmp	r0, ip
 8000abe:	4601      	mov	r1, r0
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000ac0:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac4:	bf28      	it	cs
 8000ac6:	4661      	movcs	r1, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ac8:	4577      	cmp	r7, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aca:	f884 106c 	strb.w	r1, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ace:	4639      	mov	r1, r7
 8000ad0:	bf28      	it	cs
 8000ad2:	4671      	movcs	r1, lr
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ad4:	45c1      	cmp	r9, r8
 8000ad6:	464e      	mov	r6, r9
 8000ad8:	bf28      	it	cs
 8000ada:	4646      	movcs	r6, r8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000adc:	4560      	cmp	r0, ip
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ade:	f884 306d 	strb.w	r3, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ae2:	f884 106e 	strb.w	r1, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ae6:	f884 606f 	strb.w	r6, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000aea:	d8a1      	bhi.n	8000a30 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000aec:	429d      	cmp	r5, r3
 8000aee:	d89f      	bhi.n	8000a30 <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000af0:	4577      	cmp	r7, lr
 8000af2:	d89d      	bhi.n	8000a30 <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000af4:	45c1      	cmp	r9, r8
 8000af6:	d89b      	bhi.n	8000a30 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000af8:	f894 0070 	ldrb.w	r0, [r4, #112]	; 0x70
 8000afc:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000b00:	4290      	cmp	r0, r2
 8000b02:	d195      	bne.n	8000a30 <ASPEP_RXframeProcess+0x158>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b04:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b06:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b08:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b0a:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b0c:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b0e:	01b6      	lsls	r6, r6, #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b10:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b12:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b14:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b16:	81e6      	strh	r6, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b18:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b1c:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8000b20:	e786      	b.n	8000a30 <ASPEP_RXframeProcess+0x158>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000b22:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b26:	4631      	mov	r1, r6
 8000b28:	f7ff fd80 	bl	800062c <ASPEP_sendPing>
  uint8_t *result = NULL;
 8000b2c:	4635      	mov	r5, r6
 8000b2e:	e6e6      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b30:	7f42      	ldrb	r2, [r0, #29]
 8000b32:	2101      	movs	r1, #1
 8000b34:	f7ff fd7a 	bl	800062c <ASPEP_sendPing>
 8000b38:	e6e1      	b.n	80008fe <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b3a:	4288      	cmp	r0, r1
 8000b3c:	f63f af75 	bhi.w	8000a2a <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b40:	45b4      	cmp	ip, r6
 8000b42:	f63f af72 	bhi.w	8000a2a <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b46:	45be      	cmp	lr, r7
 8000b48:	f63f af6f 	bhi.w	8000a2a <ASPEP_RXframeProcess+0x152>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b4c:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
 8000b50:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000b54:	4293      	cmp	r3, r2
 8000b56:	f47f af68 	bne.w	8000a2a <ASPEP_RXframeProcess+0x152>
 8000b5a:	e769      	b.n	8000a30 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b5c:	4288      	cmp	r0, r1
 8000b5e:	d898      	bhi.n	8000a92 <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b60:	45e6      	cmp	lr, ip
 8000b62:	d896      	bhi.n	8000a92 <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b64:	45b8      	cmp	r8, r7
 8000b66:	d894      	bhi.n	8000a92 <ASPEP_RXframeProcess+0x1ba>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b68:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8000b6c:	f3c2 1202 	ubfx	r2, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000b70:	1aab      	subs	r3, r5, r2
 8000b72:	425d      	negs	r5, r3
 8000b74:	415d      	adcs	r5, r3
 8000b76:	e78c      	b.n	8000a92 <ASPEP_RXframeProcess+0x1ba>
 8000b78:	0800a128 	.word	0x0800a128
 8000b7c:	0800a118 	.word	0x0800a118

08000b80 <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b80:	b510      	push	{r4, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 8000b82:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 8000b86:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b88:	b13b      	cbz	r3, 8000b9a <ASPEP_HWDataReceivedIT+0x1a>
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d104      	bne.n	8000b98 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b94:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000b98:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b9a:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b9c:	4a1e      	ldr	r2, [pc, #120]	; (8000c18 <ASPEP_HWDataReceivedIT+0x98>)
 8000b9e:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000ba0:	5cd3      	ldrb	r3, [r2, r3]
 8000ba2:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000ba6:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000ba8:	5cd3      	ldrb	r3, [r2, r3]
 8000baa:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000bae:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000bb0:	5cd3      	ldrb	r3, [r2, r3]
 8000bb2:	ea83 6111 	eor.w	r1, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000bb6:	5c53      	ldrb	r3, [r2, r1]
 8000bb8:	b95b      	cbnz	r3, 8000bd2 <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000bba:	7f03      	ldrb	r3, [r0, #28]
 8000bbc:	f003 030f 	and.w	r3, r3, #15
 8000bc0:	2b06      	cmp	r3, #6
 8000bc2:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 8000bc4:	d809      	bhi.n	8000bda <ASPEP_HWDataReceivedIT+0x5a>
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	d81e      	bhi.n	8000c08 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 8000bd0:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bd2:	2304      	movs	r3, #4
 8000bd4:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000bd8:	bd10      	pop	{r4, pc}
 8000bda:	2b09      	cmp	r3, #9
 8000bdc:	d1f5      	bne.n	8000bca <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bde:	8b83      	ldrh	r3, [r0, #28]
 8000be0:	091b      	lsrs	r3, r3, #4
 8000be2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000be6:	b17b      	cbz	r3, 8000c08 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000be8:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d30f      	bcc.n	8000c10 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bf0:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 8000bf4:	6981      	ldr	r1, [r0, #24]
 8000bf6:	6940      	ldr	r0, [r0, #20]
 8000bf8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000bfc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bfe:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000c00:	2301      	movs	r3, #1
 8000c02:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 8000c06:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8000c0e:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000c10:	2302      	movs	r3, #2
 8000c12:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000c16:	bd10      	pop	{r4, pc}
 8000c18:	0800a128 	.word	0x0800a128

08000c1c <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8000c1c:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c24:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c26:	6940      	ldr	r0, [r0, #20]
 8000c28:	2204      	movs	r2, #4
 8000c2a:	311c      	adds	r1, #28
 8000c2c:	4718      	bx	r3
 8000c2e:	bf00      	nop

08000c30 <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init(HALL_Handle_t *pHandle)
{
 8000c30:	b570      	push	{r4, r5, r6, lr}
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;

    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000c32:	f8b0 c016 	ldrh.w	ip, [r0, #22]
 8000c36:	7843      	ldrb	r3, [r0, #1]
    reliable speed */
    hMinReliableElSpeedUnit /= 4U;

    /* Adjustment factor: maximum measurable speed is x time greater than the
    maximum reliable speed */
    hMaxReliableElSpeedUnit *= 2U;
 8000c38:	8a84      	ldrh	r4, [r0, #20]

    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000c3a:	6a82      	ldr	r2, [r0, #40]	; 0x28
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000c3c:	fb1c fc03 	smulbb	ip, ip, r3
    hMaxReliableElSpeedUnit *= 2U;
 8000c40:	fb14 f403 	smulbb	r4, r4, r3
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8000c44:	fa1f fc8c 	uxth.w	ip, ip
    hMaxReliableElSpeedUnit *= 2U;
 8000c48:	0064      	lsls	r4, r4, #1
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000c4a:	0c11      	lsrs	r1, r2, #16

    /* SW Init */
    if (0U == hMinReliableElSpeedUnit)
 8000c4c:	f1bc 0f03 	cmp.w	ip, #3
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000c50:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8000c52:	f8a0 10c2 	strh.w	r1, [r0, #194]	; 0xc2
    hMaxReliableElSpeedUnit *= 2U;
 8000c56:	b2a4      	uxth	r4, r4
    if (0U == hMinReliableElSpeedUnit)
 8000c58:	d96e      	bls.n	8000d38 <HALL_Init+0x108>
    else
    {
      /* Set accordingly the min reliable speed */
      /* 1000 comes from mS
      * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
      pHandle->HallTimeout = (1000U * (uint16_t)SPEED_UNIT) / (6U * hMinReliableElSpeedUnit);
 8000c5a:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 8000c5e:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8000c62:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8000c66:	f242 7e10 	movw	lr, #10000	; 0x2710
 8000c6a:	fbbe fcfc 	udiv	ip, lr, ip
 8000c6e:	fa1f f58c 	uxth.w	r5, ip
 8000c72:	f8a0 50c0 	strh.w	r5, [r0, #192]	; 0xc0
    }

    /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8000c76:	4d32      	ldr	r5, [pc, #200]	; (8000d40 <HALL_Init+0x110>)

    /* Align MaxPeriod to a multiple of Overflow.*/
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;

    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8000c78:	f8a0 40b0 	strh.w	r4, [r0, #176]	; 0xb0
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8000c7c:	fb0c f101 	mul.w	r1, ip, r1
 8000c80:	fba5 5101 	umull	r5, r1, r5, r1

    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000c84:	4d2f      	ldr	r5, [pc, #188]	; (8000d44 <HALL_Init+0x114>)
 8000c86:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8000c8a:	fba5 5202 	umull	r5, r2, r5, r2
                              * pHandle->_Super.DPPConvFactor;
 8000c8e:	69c5      	ldr	r5, [r0, #28]
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8000c90:	0989      	lsrs	r1, r1, #6
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000c92:	0892      	lsrs	r2, r2, #2
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 8000c94:	040e      	lsls	r6, r1, #16
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000c96:	fbb2 fefc 	udiv	lr, r2, ip

    if (0U == hMaxReliableElSpeedUnit)
    {
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8000c9a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                              * pHandle->_Super.DPPConvFactor;
 8000c9e:	fb05 f50e 	mul.w	r5, r5, lr
    pHandle->HALLMaxRatio = (pHandle->HallTimeout * pHandle->OvfFreq) / 1000U ;
 8000ca2:	f8a0 10ae 	strh.w	r1, [r0, #174]	; 0xae
    pHandle->MaxPeriod = pHandle->HALLMaxRatio * 65536UL;
 8000ca6:	f8c0 60b8 	str.w	r6, [r0, #184]	; 0xb8
    pHandle->PseudoFreqConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8000caa:	b289      	uxth	r1, r1
 8000cac:	f8c0 50b4 	str.w	r5, [r0, #180]	; 0xb4
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8000cb0:	0052      	lsls	r2, r2, #1
    if (0U == hMaxReliableElSpeedUnit)
 8000cb2:	b10c      	cbz	r4, 8000cb8 <HALL_Init+0x88>
    }
    else
    {
      pHandle->MinPeriod = (((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL)) / hMaxReliableElSpeedUnit);
 8000cb4:	fbb2 f2f4 	udiv	r2, r2, r4
 8000cb8:	f8c0 20bc 	str.w	r2, [r0, #188]	; 0xbc
    }

    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000cbc:	f890 20c6 	ldrb.w	r2, [r0, #198]	; 0xc6
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8000cc0:	8c84      	ldrh	r4, [r0, #36]	; 0x24
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000cc2:	fb0c f202 	mul.w	r2, ip, r2
 8000cc6:	fbb2 f2f4 	udiv	r2, r2, r4
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000cca:	699c      	ldr	r4, [r3, #24]
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8000ccc:	3a01      	subs	r2, #1
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8000cce:	f8a0 20c4 	strh.w	r2, [r0, #196]	; 0xc4

    /* Reset speed reliability */
    pHandle->SensorIsReliable = true;

    /* Set IC filter for Channel 1 (ICF1) */
    LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, (uint32_t)(pHandle->ICx_Filter) << 20U);
 8000cd2:	f890 2048 	ldrb.w	r2, [r0, #72]	; 0x48
 8000cd6:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
    pHandle->SensorIsReliable = true;
 8000cda:	2501      	movs	r5, #1
 8000cdc:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
 8000ce0:	f880 5049 	strb.w	r5, [r0, #73]	; 0x49
 8000ce4:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000ce6:	6299      	str	r1, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000ce8:	695a      	ldr	r2, [r3, #20]
    */
    LL_TIM_SetPrescaler(TIMx, pHandle->HALLMaxRatio);
    LL_TIM_GenerateEvent_UPDATE(TIMx);

    /* Clear the TIMx's pending flags */
    WRITE_REG(TIMx->SR, 0);
 8000cea:	2100      	movs	r1, #0
 8000cec:	432a      	orrs	r2, r5
 8000cee:	615a      	str	r2, [r3, #20]
 8000cf0:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	f042 0204 	orr.w	r2, r2, #4
 8000cf8:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	f042 0202 	orr.w	r2, r2, #2
 8000d00:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	432a      	orrs	r2, r5
 8000d06:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8000d08:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8000d0a:	6a1a      	ldr	r2, [r3, #32]
 8000d0c:	432a      	orrs	r2, r5
 8000d0e:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	432a      	orrs	r2, r5
 8000d14:	601a      	str	r2, [r3, #0]

    LL_TIM_CC_EnableChannel(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_EnableCounter(TIMx);

    /* Erase speed buffer */
    bSpeedBufferSize = pHandle->SpeedBufferSize;
 8000d16:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8000d1a:	b163      	cbz	r3, 8000d36 <HALL_Init+0x106>
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	b2d9      	uxtb	r1, r3
 8000d20:	f100 0350 	add.w	r3, r0, #80	; 0x50
    {
      pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 8000d24:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8000d28:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000d2c:	304c      	adds	r0, #76	; 0x4c
 8000d2e:	f840 2f04 	str.w	r2, [r0, #4]!
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d1fb      	bne.n	8000d2e <HALL_Init+0xfe>
    }
#ifdef NULL_PTR_CHECK_HALL_SPD_POS_FDB
  }
#endif
}
 8000d36:	bd70      	pop	{r4, r5, r6, pc}
 8000d38:	f04f 0c96 	mov.w	ip, #150	; 0x96
      pHandle->HallTimeout = 150U;
 8000d3c:	4665      	mov	r5, ip
 8000d3e:	e798      	b.n	8000c72 <HALL_Init+0x42>
 8000d40:	10624dd3 	.word	0x10624dd3
 8000d44:	aaaaaaab 	.word	0xaaaaaaab

08000d48 <HALL_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000d48:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000d4a:	68d1      	ldr	r1, [r2, #12]
 8000d4c:	f021 0102 	bic.w	r1, r1, #2

    /* Mask interrupts to insure a clean intialization */
    LL_TIM_DisableIT_CC1(TIMx);

    pHandle->RatioDec = false;
 8000d50:	2300      	movs	r3, #0
{
 8000d52:	b430      	push	{r4, r5}

    /* Clear speed error counter */
    pHandle->_Super.bSpeedErrorNumber = 0;

    /* Re-initialize partly the timer */
    LL_TIM_SetPrescaler(TIMx, pHandle->HALLMaxRatio);
 8000d54:	f8b0 40ae 	ldrh.w	r4, [r0, #174]	; 0xae
 8000d58:	60d1      	str	r1, [r2, #12]
    pHandle->SensorIsReliable = true;
 8000d5a:	2101      	movs	r1, #1
    pHandle->RatioDec = false;
 8000d5c:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
    pHandle->Direction = POSITIVE;
 8000d60:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
    pHandle->RatioInc = false;
 8000d64:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
    pHandle->SpeedFIFOIdx = 0U;
 8000d68:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    pHandle->FirstCapt = 0U;
 8000d6c:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    pHandle->_Super.bSpeedErrorNumber = 0;
 8000d70:	7003      	strb	r3, [r0, #0]
    pHandle->BufferFilled = 0U;
 8000d72:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    pHandle->_Super.hMecAccelUnitP = 0;
 8000d76:	8243      	strh	r3, [r0, #18]
    pHandle->OVFCounter = 0U;
 8000d78:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
    pHandle->CompSpeed = 0;
 8000d7c:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
    pHandle->SensorIsReliable = true;
 8000d80:	f880 1049 	strb.w	r1, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 8000d84:	6294      	str	r4, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8000d86:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000d88:	6813      	ldr	r3, [r2, #0]
 8000d8a:	430b      	orrs	r3, r1
 8000d8c:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000d8e:	68d3      	ldr	r3, [r2, #12]
 8000d90:	f043 0302 	orr.w	r3, r3, #2
 8000d94:	60d3      	str	r3, [r2, #12]
    /* Nothing to do */
  }
  else
  {
#endif
    if (DEGREES_120 == pHandle->SensorPlacement)
 8000d96:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000d9a:	bb0b      	cbnz	r3, 8000de0 <HALL_Clear+0x98>
    {
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000d9c:	6c02      	ldr	r2, [r0, #64]	; 0x40
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000d9e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000da0:	6911      	ldr	r1, [r2, #16]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000da2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000da4:	691d      	ldr	r5, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000da6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000da8:	438a      	bics	r2, r1
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000daa:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 8000dae:	bf0c      	ite	eq
 8000db0:	2401      	moveq	r4, #1
 8000db2:	2400      	movne	r4, #0
 8000db4:	43ab      	bics	r3, r5
 8000db6:	6909      	ldr	r1, [r1, #16]
 8000db8:	bf0c      	ite	eq
 8000dba:	2301      	moveq	r3, #1
 8000dbc:	2300      	movne	r3, #0
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 8000dc4:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000dc6:	bf08      	it	eq
 8000dc8:	f043 0301 	orreq.w	r3, r3, #1
 8000dcc:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
    }

    switch (pHandle->HallState)
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	2b05      	cmp	r3, #5
 8000dd4:	d85e      	bhi.n	8000e94 <HALL_Clear+0x14c>
 8000dd6:	e8df f003 	tbb	[pc, r3]
 8000dda:	352b      	.short	0x352b
 8000ddc:	2153493f 	.word	0x2153493f
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8000de0:	6b82      	ldr	r2, [r0, #56]	; 0x38
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8000de2:	6c01      	ldr	r1, [r0, #64]	; 0x40
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000de4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000de6:	6914      	ldr	r4, [r2, #16]
 8000de8:	6909      	ldr	r1, [r1, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8000dea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000dec:	691d      	ldr	r5, [r3, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000dee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000df0:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8000df2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000df4:	bf0c      	ite	eq
 8000df6:	2101      	moveq	r1, #1
 8000df8:	2100      	movne	r1, #0
 8000dfa:	43ab      	bics	r3, r5
 8000dfc:	bf0c      	ite	eq
 8000dfe:	2301      	moveq	r3, #1
 8000e00:	2300      	movne	r3, #0
 8000e02:	43a2      	bics	r2, r4
 8000e04:	bf0c      	ite	eq
 8000e06:	2201      	moveq	r2, #1
 8000e08:	2200      	movne	r2, #0
 8000e0a:	0092      	lsls	r2, r2, #2
 8000e0c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8000e10:	f082 0204 	eor.w	r2, r2, #4
 8000e14:	4313      	orrs	r3, r2
 8000e16:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8000e1a:	e7d9      	b.n	8000dd0 <HALL_Clear+0x88>
        break;
      }

      case STATE_6:
      {
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8000e1c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e1e:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8000e22:	3b3f      	subs	r3, #63	; 0x3f
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	8083      	strh	r3, [r0, #4]
}
 8000e28:	bc30      	pop	{r4, r5}
        break;
      }
    }

    /* Initialize the measured angle */
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e2a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e2e:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000e30:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e32:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8000e36:	333f      	adds	r3, #63	; 0x3f
 8000e38:	b21b      	sxth	r3, r3
}
 8000e3a:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000e3c:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e3e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e42:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8000e44:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e46:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8000e4a:	3b2a      	subs	r3, #42	; 0x2a
 8000e4c:	b21b      	sxth	r3, r3
}
 8000e4e:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8000e50:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e52:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e56:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000e58:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e5a:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8000e5e:	332a      	adds	r3, #42	; 0x2a
 8000e60:	b21b      	sxth	r3, r3
}
 8000e62:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8000e64:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e66:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e6a:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8000e6c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e6e:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8000e72:	3b15      	subs	r3, #21
 8000e74:	b21b      	sxth	r3, r3
}
 8000e76:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 8000e78:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e7a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e7e:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 8000e80:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000e82:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8000e86:	3315      	adds	r3, #21
 8000e88:	b21b      	sxth	r3, r3
}
 8000e8a:	bc30      	pop	{r4, r5}
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 8000e8c:	8083      	strh	r3, [r0, #4]
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e8e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8000e92:	4770      	bx	lr
        pHandle->SensorIsReliable = false;
 8000e94:	2200      	movs	r2, #0
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8000e96:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
        pHandle->SensorIsReliable = false;
 8000e9a:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
        break;
 8000e9e:	e7c3      	b.n	8000e28 <HALL_Clear+0xe0>

08000ea0 <HALL_CalcElAngle>:
    if (pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8000ea0:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8000ea4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000ea8:	429a      	cmp	r2, r3
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000eaa:	8883      	ldrh	r3, [r0, #4]
    if (pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8000eac:	d00f      	beq.n	8000ece <HALL_CalcElAngle+0x2e>
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000eae:	f8b0 c0aa 	ldrh.w	ip, [r0, #170]	; 0xaa
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8000eb2:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000eb6:	b291      	uxth	r1, r2
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000eb8:	440b      	add	r3, r1
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000eba:	4461      	add	r1, ip
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000ebc:	f8b0 c0ac 	ldrh.w	ip, [r0, #172]	; 0xac
      pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8000ec0:	f8a0 10aa 	strh.w	r1, [r0, #170]	; 0xaa
      pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8000ec4:	4463      	add	r3, ip
 8000ec6:	b21b      	sxth	r3, r3
      pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8000ec8:	8083      	strh	r3, [r0, #4]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	4770      	bx	lr
      pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8000ece:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 8000ed2:	4413      	add	r3, r2
 8000ed4:	b21b      	sxth	r3, r3
 8000ed6:	8083      	strh	r3, [r0, #4]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	4770      	bx	lr

08000edc <HALL_CalcAvrgMecSpeedUnit>:
{
 8000edc:	b538      	push	{r3, r4, r5, lr}
 8000ede:	4604      	mov	r4, r0
    if (pHandle->SensorIsReliable)
 8000ee0:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 8000ee4:	460d      	mov	r5, r1
    if (pHandle->SensorIsReliable)
 8000ee6:	b180      	cbz	r0, 8000f0a <HALL_CalcAvrgMecSpeedUnit+0x2e>
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8000ee8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      if (LL_TIM_GetPrescaler(TIMx) >= pHandle->HALLMaxRatio)
 8000eea:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 8000eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d811      	bhi.n	8000f18 <HALL_CalcAvrgMecSpeedUnit+0x3c>
        pHandle->_Super.hElSpeedDpp = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	81e3      	strh	r3, [r4, #14]
        *hMecSpeedUnit = 0;
 8000ef8:	800b      	strh	r3, [r1, #0]
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8000efa:	4629      	mov	r1, r5
 8000efc:	4620      	mov	r0, r4
 8000efe:	f008 ffb9 	bl	8009e74 <SPD_IsMecSpeedReliable>
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8000f02:	f9b5 3000 	ldrsh.w	r3, [r5]
 8000f06:	81a3      	strh	r3, [r4, #12]
}
 8000f08:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8000f0a:	78e3      	ldrb	r3, [r4, #3]
 8000f0c:	7023      	strb	r3, [r4, #0]
      *hMecSpeedUnit = 0;
 8000f0e:	4603      	mov	r3, r0
      pHandle->_Super.hElSpeedDpp = 0;
 8000f10:	81e0      	strh	r0, [r4, #14]
      *hMecSpeedUnit = 0;
 8000f12:	8008      	strh	r0, [r1, #0]
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8000f14:	81a3      	strh	r3, [r4, #12]
}
 8000f16:	bd38      	pop	{r3, r4, r5, pc}
        pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8000f18:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 8000f1c:	81e3      	strh	r3, [r4, #14]
        if (0 ==  pHandle->AvrElSpeedDpp)
 8000f1e:	b31b      	cbz	r3, 8000f68 <HALL_CalcAvrgMecSpeedUnit+0x8c>
          if (pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED)
 8000f20:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d01d      	beq.n	8000f64 <HALL_CalcAvrgMecSpeedUnit+0x88>
            if (true == pHandle->HallMtpa)
 8000f28:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8000f2c:	b9f2      	cbnz	r2, 8000f6c <HALL_CalcAvrgMecSpeedUnit+0x90>
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8000f2e:	88a2      	ldrh	r2, [r4, #4]
 8000f30:	f8b4 10aa 	ldrh.w	r1, [r4, #170]	; 0xaa
 8000f34:	1a89      	subs	r1, r1, r2
 8000f36:	b209      	sxth	r1, r1
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8000f38:	f8b4 20c4 	ldrh.w	r2, [r4, #196]	; 0xc4
              pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8000f3c:	f8a4 10a8 	strh.w	r1, [r4, #168]	; 0xa8
              pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8000f40:	fb91 f1f2 	sdiv	r1, r1, r2
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8000f44:	8b62      	ldrh	r2, [r4, #26]
 8000f46:	f8a4 10ac 	strh.w	r1, [r4, #172]	; 0xac
 8000f4a:	fb02 f303 	mul.w	r3, r2, r3
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 8000f4e:	69e1      	ldr	r1, [r4, #28]
 8000f50:	7862      	ldrb	r2, [r4, #1]
                        * (int32_t)SPEED_UNIT )
 8000f52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000f56:	005b      	lsls	r3, r3, #1
                        / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 8000f58:	fb01 f202 	mul.w	r2, r1, r2
 8000f5c:	fb93 f3f2 	sdiv	r3, r3, r2
            *hMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8000f60:	802b      	strh	r3, [r5, #0]
 8000f62:	e7ca      	b.n	8000efa <HALL_CalcAvrgMecSpeedUnit+0x1e>
            *hMecSpeedUnit = (int16_t)pHandle->SatSpeed;
 8000f64:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 8000f68:	802b      	strh	r3, [r5, #0]
 8000f6a:	e7c6      	b.n	8000efa <HALL_CalcAvrgMecSpeedUnit+0x1e>
              pHandle->CompSpeed = 0;
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	e7e9      	b.n	8000f44 <HALL_CalcAvrgMecSpeedUnit+0x68>

08000f70 <HALL_TIMx_CC_IRQHandler>:
  if (pHandle->SensorIsReliable)
 8000f70:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d049      	beq.n	800100c <HALL_TIMx_CC_IRQHandler+0x9c>
{
 8000f78:	b4f0      	push	{r4, r5, r6, r7}
    if (DEGREES_120 == pHandle->SensorPlacement)
 8000f7a:	f890 3020 	ldrb.w	r3, [r0, #32]
  TIM_TypeDef *TIMx = pHandle->TIMx;
 8000f7e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    bPrevHallState = pHandle->HallState;
 8000f80:	f890 c0a6 	ldrb.w	ip, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8000f84:	f990 10a2 	ldrsb.w	r1, [r0, #162]	; 0xa2
    if (DEGREES_120 == pHandle->SensorPlacement)
 8000f88:	b32b      	cbz	r3, 8000fd6 <HALL_TIMx_CC_IRQHandler+0x66>
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8000f8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000f8c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8000f8e:	691e      	ldr	r6, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8000f90:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f92:	691a      	ldr	r2, [r3, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000f94:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000f96:	691f      	ldr	r7, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8000f98:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f9a:	4393      	bics	r3, r2
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000f9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000f9e:	bf0c      	ite	eq
 8000fa0:	2201      	moveq	r2, #1
 8000fa2:	2200      	movne	r2, #0
 8000fa4:	43bb      	bics	r3, r7
 8000fa6:	bf0c      	ite	eq
 8000fa8:	2301      	moveq	r3, #1
 8000faa:	2300      	movne	r3, #0
 8000fac:	43b5      	bics	r5, r6
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8000fae:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8000fb2:	bf0c      	ite	eq
 8000fb4:	2201      	moveq	r2, #1
 8000fb6:	2200      	movne	r2, #0
 8000fb8:	0092      	lsls	r2, r2, #2
 8000fba:	f082 0204 	eor.w	r2, r2, #4
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch (pHandle->HallState)
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	2b05      	cmp	r3, #5
 8000fc8:	f200 8178 	bhi.w	80012bc <HALL_TIMx_CC_IRQHandler+0x34c>
 8000fcc:	e8df f003 	tbb	[pc, r3]
 8000fd0:	505f7183 	.word	0x505f7183
 8000fd4:	203e      	.short	0x203e
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000fd6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fd8:	691a      	ldr	r2, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000fda:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000fdc:	691e      	ldr	r6, [r3, #16]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8000fde:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000fe0:	4393      	bics	r3, r2
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000fe2:	6b02      	ldr	r2, [r0, #48]	; 0x30
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8000fe4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000fe6:	6915      	ldr	r5, [r2, #16]
 8000fe8:	bf0c      	ite	eq
 8000fea:	2201      	moveq	r2, #1
 8000fec:	2200      	movne	r2, #0
 8000fee:	43b3      	bics	r3, r6
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2301      	moveq	r3, #1
 8000ff4:	2300      	movne	r3, #0
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8000ffc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8000ffe:	43aa      	bics	r2, r5
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8001000:	bf08      	it	eq
 8001002:	f043 0301 	orreq.w	r3, r3, #1
 8001006:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 800100a:	e7db      	b.n	8000fc4 <HALL_TIMx_CC_IRQHandler+0x54>
}
 800100c:	2000      	movs	r0, #0
 800100e:	4770      	bx	lr
        if (STATE_2 == bPrevHallState)
 8001010:	f1bc 0f02 	cmp.w	ip, #2
 8001014:	f000 808c 	beq.w	8001130 <HALL_TIMx_CC_IRQHandler+0x1c0>
        else if (STATE_4 == bPrevHallState)
 8001018:	f1bc 0f04 	cmp.w	ip, #4
 800101c:	f000 80ad 	beq.w	800117a <HALL_TIMx_CC_IRQHandler+0x20a>
    PrevDirection = pHandle->Direction;
 8001020:	460b      	mov	r3, r1
    if (true == pHandle->HallMtpa)
 8001022:	f890 20c7 	ldrb.w	r2, [r0, #199]	; 0xc7
 8001026:	b112      	cbz	r2, 800102e <HALL_TIMx_CC_IRQHandler+0xbe>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8001028:	f8b0 20aa 	ldrh.w	r2, [r0, #170]	; 0xaa
 800102c:	8082      	strh	r2, [r0, #4]
    if (0U == pHandle->FirstCapt)
 800102e:	f890 204c 	ldrb.w	r2, [r0, #76]	; 0x4c
 8001032:	2a00      	cmp	r2, #0
 8001034:	f040 80ad 	bne.w	8001192 <HALL_TIMx_CC_IRQHandler+0x222>
      pHandle->FirstCapt++;
 8001038:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800103c:	3301      	adds	r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8001044:	6b63      	ldr	r3, [r4, #52]	; 0x34
}
 8001046:	2000      	movs	r0, #0
 8001048:	bcf0      	pop	{r4, r5, r6, r7}
 800104a:	4770      	bx	lr
        if (STATE_4 == bPrevHallState)
 800104c:	f1bc 0f04 	cmp.w	ip, #4
 8001050:	d078      	beq.n	8001144 <HALL_TIMx_CC_IRQHandler+0x1d4>
        else if (STATE_1 == bPrevHallState)
 8001052:	f1bc 0f01 	cmp.w	ip, #1
 8001056:	d1e3      	bne.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 8001058:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800105a:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 800105e:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8001060:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 8001062:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8001066:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT);
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	e04d      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
        if (STATE_6 == bPrevHallState)
 8001070:	f1bc 0f06 	cmp.w	ip, #6
 8001074:	d077      	beq.n	8001166 <HALL_TIMx_CC_IRQHandler+0x1f6>
        else if (STATE_5 == bPrevHallState)
 8001076:	f1bc 0f05 	cmp.w	ip, #5
 800107a:	d1d1      	bne.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 800107c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800107e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8001082:	22ff      	movs	r2, #255	; 0xff
 8001084:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift);
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	e03e      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
        if (STATE_1 == bPrevHallState)
 800108e:	f1bc 0f01 	cmp.w	ip, #1
 8001092:	d05e      	beq.n	8001152 <HALL_TIMx_CC_IRQHandler+0x1e2>
        else if (STATE_2 == bPrevHallState)
 8001094:	f1bc 0f02 	cmp.w	ip, #2
 8001098:	d1c2      	bne.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 800109a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800109c:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80010a0:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 80010a2:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 80010a4:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80010a8:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	e02c      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
        if (STATE_3 == bPrevHallState)
 80010b2:	f1bc 0f03 	cmp.w	ip, #3
 80010b6:	d031      	beq.n	800111c <HALL_TIMx_CC_IRQHandler+0x1ac>
        else if (STATE_6 == bPrevHallState)
 80010b8:	f1bc 0f06 	cmp.w	ip, #6
 80010bc:	d1b0      	bne.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80010be:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80010c0:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 80010c4:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 80010c6:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80010c8:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80010cc:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 80010d0:	f04f 33ff 	mov.w	r3, #4294967295
 80010d4:	e01a      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
        if (STATE_5 == bPrevHallState)
 80010d6:	f1bc 0f05 	cmp.w	ip, #5
 80010da:	d00e      	beq.n	80010fa <HALL_TIMx_CC_IRQHandler+0x18a>
        else if (STATE_3 == bPrevHallState)
 80010dc:	f1bc 0f03 	cmp.w	ip, #3
 80010e0:	d19e      	bne.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 80010e2:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80010e4:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 80010e8:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 80010ea:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 80010ec:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80010f0:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	e008      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80010fa:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80010fc:	f502 522a 	add.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 8001100:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8001102:	322a      	adds	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8001104:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8001108:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
    if (pHandle->Direction != PrevDirection)
 800110c:	4299      	cmp	r1, r3
 800110e:	d088      	beq.n	8001022 <HALL_TIMx_CC_IRQHandler+0xb2>
      pHandle->BufferFilled = 0U ;
 8001110:	2200      	movs	r2, #0
 8001112:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0U;
 8001116:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
 800111a:	e782      	b.n	8001022 <HALL_TIMx_CC_IRQHandler+0xb2>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 800111c:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 800111e:	f502 42ff 	add.w	r2, r2, #32640	; 0x7f80
          pHandle->Direction = POSITIVE;
 8001122:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 8001124:	327f      	adds	r2, #127	; 0x7f
          pHandle->Direction = POSITIVE;
 8001126:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT);
 800112a:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 800112e:	e7ed      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 8001130:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8001132:	f5a2 42aa 	sub.w	r2, r2, #21760	; 0x5500
          pHandle->Direction = POSITIVE;
 8001136:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 8001138:	3a55      	subs	r2, #85	; 0x55
          pHandle->Direction = POSITIVE;
 800113a:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT);
 800113e:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8001142:	e7e3      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8001144:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8001146:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 800114a:	2301      	movs	r3, #1
 800114c:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8001150:	e7dc      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 8001152:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8001154:	f880 c0a2 	strb.w	ip, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT);
 8001158:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 800115c:	3355      	adds	r3, #85	; 0x55
 800115e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8001162:	4663      	mov	r3, ip
 8001164:	e7d2      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8001166:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8001168:	f5a2 522a 	sub.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 800116c:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 800116e:	3a2a      	subs	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8001170:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8001174:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8001178:	e7c8      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 800117a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800117c:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8001180:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8001182:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 8001184:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8001188:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT);
 800118c:	f04f 33ff 	mov.w	r3, #4294967295
 8001190:	e7bc      	b.n	800110c <HALL_TIMx_CC_IRQHandler+0x19c>
      if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 8001192:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8001196:	f890 c026 	ldrb.w	ip, [r0, #38]	; 0x26
 800119a:	4562      	cmp	r2, ip
 800119c:	d205      	bcs.n	80011aa <HALL_TIMx_CC_IRQHandler+0x23a>
        pHandle->BufferFilled++;
 800119e:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 80011a2:	3201      	adds	r2, #1
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
 80011aa:	6b66      	ldr	r6, [r4, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 80011ac:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 80011ae:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
      if (pHandle->OVFCounter != 0U)
 80011b2:	f890 504e 	ldrb.w	r5, [r0, #78]	; 0x4e
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 80011b6:	0412      	lsls	r2, r2, #16
      hPrscBuf = (uint16_t)LL_TIM_GetPrescaler(TIMx);
 80011b8:	b289      	uxth	r1, r1
      wCaptBuf += ((uint32_t)pHandle->OVFCounter) * 0x10000UL;
 80011ba:	fa12 f286 	uxtah	r2, r2, r6
      if (pHandle->OVFCounter != 0U)
 80011be:	f005 07ff 	and.w	r7, r5, #255	; 0xff
 80011c2:	2d00      	cmp	r5, #0
 80011c4:	d044      	beq.n	8001250 <HALL_TIMx_CC_IRQHandler+0x2e0>
        hAux = hPrscBuf + 1U;
 80011c6:	3101      	adds	r1, #1
        wCaptBuf *= hAux;
 80011c8:	b289      	uxth	r1, r1
 80011ca:	fb01 f202 	mul.w	r2, r1, r2
        if (pHandle->RatioInc)
 80011ce:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 80011d2:	2900      	cmp	r1, #0
 80011d4:	d046      	beq.n	8001264 <HALL_TIMx_CC_IRQHandler+0x2f4>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 80011d6:	2100      	movs	r1, #0
 80011d8:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
      if (wCaptBuf < pHandle->MinPeriod)
 80011dc:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 80011e0:	4291      	cmp	r1, r2
 80011e2:	d82f      	bhi.n	8001244 <HALL_TIMx_CC_IRQHandler+0x2d4>
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80011e4:	f890 1098 	ldrb.w	r1, [r0, #152]	; 0x98
        if (wCaptBuf >= pHandle->MaxPeriod)
 80011e8:	f8d0 50b8 	ldr.w	r5, [r0, #184]	; 0xb8
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80011ec:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 80011f0:	eb00 0781 	add.w	r7, r0, r1, lsl #2
        if (wCaptBuf >= pHandle->MaxPeriod)
 80011f4:	4295      	cmp	r5, r2
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80011f6:	6d3e      	ldr	r6, [r7, #80]	; 0x50
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 80011f8:	bf88      	it	hi
 80011fa:	fb03 f502 	mulhi.w	r5, r3, r2
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80011fe:	eba4 0406 	sub.w	r4, r4, r6
        pHandle->SpeedFIFOIdx++;
 8001202:	f101 0101 	add.w	r1, r1, #1
 8001206:	b2c9      	uxtb	r1, r1
        pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8001208:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 800120c:	bf8a      	itet	hi
 800120e:	1964      	addhi	r4, r4, r5
          pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 8001210:	435d      	mulls	r5, r3
          pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8001212:	f8c0 409c 	strhi.w	r4, [r0, #156]	; 0x9c
        if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
 8001216:	458c      	cmp	ip, r1
 8001218:	653d      	str	r5, [r7, #80]	; 0x50
          pHandle->SpeedFIFOIdx = 0U;
 800121a:	bf08      	it	eq
 800121c:	2100      	moveq	r1, #0
 800121e:	f880 1098 	strb.w	r1, [r0, #152]	; 0x98
        if (pHandle->SensorIsReliable)
 8001222:	f890 1049 	ldrb.w	r1, [r0, #73]	; 0x49
 8001226:	b349      	cbz	r1, 800127c <HALL_TIMx_CC_IRQHandler+0x30c>
          if ((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U))
 8001228:	f890 104d 	ldrb.w	r1, [r0, #77]	; 0x4d
 800122c:	458c      	cmp	ip, r1
 800122e:	d93a      	bls.n	80012a6 <HALL_TIMx_CC_IRQHandler+0x336>
 8001230:	2a00      	cmp	r2, #0
 8001232:	d038      	beq.n	80012a6 <HALL_TIMx_CC_IRQHandler+0x336>
            uint32_t tempReg = (pHandle->PseudoFreqConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 8001234:	f8d0 10b4 	ldr.w	r1, [r0, #180]	; 0xb4
 8001238:	fbb1 f2f2 	udiv	r2, r1, r2
 800123c:	fb02 f303 	mul.w	r3, r2, r3
            pHandle->AvrElSpeedDpp = (int16_t)tempReg;
 8001240:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0U;
 8001244:	2300      	movs	r3, #0
 8001246:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 800124a:	bcf0      	pop	{r4, r5, r6, r7}
 800124c:	2000      	movs	r0, #0
 800124e:	4770      	bx	lr
        if (pHandle->RatioDec) /* and don't decrease it again */
 8001250:	f890 504a 	ldrb.w	r5, [r0, #74]	; 0x4a
 8001254:	b1ad      	cbz	r5, 8001282 <HALL_TIMx_CC_IRQHandler+0x312>
          hAux = hPrscBuf + 2U;
 8001256:	3102      	adds	r1, #2
          wCaptBuf *= hAux;
 8001258:	b289      	uxth	r1, r1
          pHandle->RatioDec = false;
 800125a:	f880 704a 	strb.w	r7, [r0, #74]	; 0x4a
          wCaptBuf *= hAux;
 800125e:	fb01 f202 	mul.w	r2, r1, r2
          pHandle->RatioDec = false;
 8001262:	e7bb      	b.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
 8001264:	6aa1      	ldr	r1, [r4, #40]	; 0x28
          if (LL_TIM_GetPrescaler(TIMx) < pHandle->HALLMaxRatio) /* Avoid OVF w/ very low freq */
 8001266:	f8b0 50ae 	ldrh.w	r5, [r0, #174]	; 0xae
 800126a:	428d      	cmp	r5, r1
 800126c:	d9b6      	bls.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
 800126e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) + 1U); /* To avoid OVF during speed decrease */
 8001270:	3101      	adds	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8001272:	62a1      	str	r1, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8001274:	2101      	movs	r1, #1
 8001276:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
 800127a:	e7af      	b.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
          pHandle->AvrElSpeedDpp = 0;
 800127c:	f8a0 10a4 	strh.w	r1, [r0, #164]	; 0xa4
 8001280:	e7e0      	b.n	8001244 <HALL_TIMx_CC_IRQHandler+0x2d4>
          uint16_t hAux = hPrscBuf + 1U;
 8001282:	3101      	adds	r1, #1
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 8001284:	b2b6      	uxth	r6, r6
          wCaptBuf *= hAux;
 8001286:	b289      	uxth	r1, r1
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 8001288:	f5b6 4faa 	cmp.w	r6, #21760	; 0x5500
          wCaptBuf *= hAux;
 800128c:	fb01 f202 	mul.w	r2, r1, r2
          if (hHighSpeedCapture < LOW_RES_THRESHOLD) /* If capture range correct */
 8001290:	d2a4      	bcs.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8001292:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            if (LL_TIM_GetPrescaler(TIMx) > 0U) /* or prescaler cannot be further reduced */
 8001294:	2900      	cmp	r1, #0
 8001296:	d0a1      	beq.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
 8001298:	6aa1      	ldr	r1, [r4, #40]	; 0x28
              LL_TIM_SetPrescaler(TIMx, LL_TIM_GetPrescaler(TIMx) - 1U); /* Increase accuracy by decreasing prsc */
 800129a:	3901      	subs	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 800129c:	62a1      	str	r1, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 800129e:	2101      	movs	r1, #1
 80012a0:	f880 104a 	strb.w	r1, [r0, #74]	; 0x4a
 80012a4:	e79a      	b.n	80011dc <HALL_TIMx_CC_IRQHandler+0x26c>
                                               (pHandle->ElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 80012a6:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 80012aa:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
                                               (pHandle->ElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 80012ae:	fb92 fcfc 	sdiv	ip, r2, ip
            pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoFreqConv /
 80012b2:	fb93 f3fc 	sdiv	r3, r3, ip
 80012b6:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
 80012ba:	e7c3      	b.n	8001244 <HALL_TIMx_CC_IRQHandler+0x2d4>
        pHandle->SensorIsReliable = false;
 80012bc:	2300      	movs	r3, #0
 80012be:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 80012c2:	e6ad      	b.n	8001020 <HALL_TIMx_CC_IRQHandler+0xb0>

080012c4 <HALL_TIMx_UP_IRQHandler>:
  if (pHandle->SensorIsReliable)
 80012c4:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 80012c8:	b1e3      	cbz	r3, 8001304 <HALL_TIMx_UP_IRQHandler+0x40>
{
 80012ca:	b430      	push	{r4, r5}
    pHandle->OVFCounter++;
 80012cc:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
  TIM_TypeDef *TIMx = pHandle->TIMx;
 80012d0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    pHandle->OVFCounter++;
 80012d2:	3301      	adds	r3, #1
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 80012da:	6a94      	ldr	r4, [r2, #40]	; 0x28
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 80012dc:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	; 0xc0
 80012e0:	f8b0 20c2 	ldrh.w	r2, [r0, #194]	; 0xc2
    if (pHandle->OVFCounter >= hMaxTimerOverflow)
 80012e4:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
    hMaxTimerOverflow = (uint16_t)(((uint32_t)pHandle->HallTimeout * pHandle->OvfFreq)
 80012e8:	fb02 f303 	mul.w	r3, r2, r3
                                 / ((LL_TIM_GetPrescaler(TIMx) + 1U) * 1000U));
 80012ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012f0:	fb04 2202 	mla	r2, r4, r2, r2
 80012f4:	fbb3 f3f2 	udiv	r3, r3, r2
    if (pHandle->OVFCounter >= hMaxTimerOverflow)
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	4299      	cmp	r1, r3
 80012fc:	d204      	bcs.n	8001308 <HALL_TIMx_UP_IRQHandler+0x44>
}
 80012fe:	2000      	movs	r0, #0
 8001300:	bc30      	pop	{r4, r5}
 8001302:	4770      	bx	lr
 8001304:	2000      	movs	r0, #0
 8001306:	4770      	bx	lr
    if (DEGREES_120 == pHandle->SensorPlacement)
 8001308:	f890 3020 	ldrb.w	r3, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 800130c:	2200      	movs	r2, #0
 800130e:	81c2      	strh	r2, [r0, #14]
    if (DEGREES_120 == pHandle->SensorPlacement)
 8001310:	bb0b      	cbnz	r3, 8001356 <HALL_TIMx_UP_IRQHandler+0x92>
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8001312:	6c02      	ldr	r2, [r0, #64]	; 0x40
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8001314:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001316:	6911      	ldr	r1, [r2, #16]
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 8001318:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800131a:	691d      	ldr	r5, [r3, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 800131c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800131e:	438a      	bics	r2, r1
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8001320:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 8001324:	bf0c      	ite	eq
 8001326:	2401      	moveq	r4, #1
 8001328:	2400      	movne	r4, #0
 800132a:	43ab      	bics	r3, r5
 800132c:	6909      	ldr	r1, [r1, #16]
 800132e:	bf0c      	ite	eq
 8001330:	2301      	moveq	r3, #1
 8001332:	2300      	movne	r3, #0
                                      | (LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) << 1U)
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 800133a:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)((LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 2U)
 800133c:	bf08      	it	eq
 800133e:	f043 0301 	orreq.w	r3, r3, #1
 8001342:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch (pHandle->HallState)
 8001346:	3b01      	subs	r3, #1
 8001348:	2b05      	cmp	r3, #5
 800134a:	d871      	bhi.n	8001430 <HALL_TIMx_UP_IRQHandler+0x16c>
 800134c:	e8df f003 	tbb	[pc, r3]
 8001350:	545b6269 	.word	0x545b6269
 8001354:	214d      	.short	0x214d
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8001356:	6b82      	ldr	r2, [r0, #56]	; 0x38
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8001358:	6c01      	ldr	r1, [r0, #64]	; 0x40
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 800135a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800135c:	6914      	ldr	r4, [r2, #16]
 800135e:	6909      	ldr	r1, [r1, #16]
                                      | (LL_GPIO_IsInputPinSet(pHandle->H3Port, pHandle->H3Pin) << 1U)
 8001360:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001362:	691d      	ldr	r5, [r3, #16]
                                      | LL_GPIO_IsInputPinSet(pHandle->H1Port, pHandle->H1Pin));
 8001364:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001366:	438a      	bics	r2, r1
      pHandle->HallState  = (uint8_t)(((LL_GPIO_IsInputPinSet(pHandle->H2Port, pHandle->H2Pin) ^ 1U) << 2U)
 8001368:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800136a:	bf0c      	ite	eq
 800136c:	2101      	moveq	r1, #1
 800136e:	2100      	movne	r1, #0
 8001370:	43ab      	bics	r3, r5
 8001372:	bf0c      	ite	eq
 8001374:	2301      	moveq	r3, #1
 8001376:	2300      	movne	r3, #0
 8001378:	43a2      	bics	r2, r4
 800137a:	bf0c      	ite	eq
 800137c:	2201      	moveq	r2, #1
 800137e:	2200      	movne	r2, #0
 8001380:	0092      	lsls	r2, r2, #2
 8001382:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001386:	f082 0204 	eor.w	r2, r2, #4
 800138a:	4313      	orrs	r3, r2
 800138c:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8001390:	e7d9      	b.n	8001346 <HALL_TIMx_UP_IRQHandler+0x82>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_60_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8001392:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8001394:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8001398:	3b3f      	subs	r3, #63	; 0x3f
 800139a:	b21b      	sxth	r3, r3
 800139c:	8083      	strh	r3, [r0, #4]
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 800139e:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80013a2:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0U;
 80013a6:	2200      	movs	r2, #0
 80013a8:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
      pHandle->FirstCapt = 0U;
 80013ac:	f880 204c 	strb.w	r2, [r0, #76]	; 0x4c
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 80013b0:	b17c      	cbz	r4, 80013d2 <HALL_TIMx_UP_IRQHandler+0x10e>
 80013b2:	1e62      	subs	r2, r4, #1
 80013b4:	b2d3      	uxtb	r3, r2
        pHandle->SensorPeriod[bIndex]  = (int32_t)pHandle->MaxPeriod;
 80013b6:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
 80013ba:	f100 0250 	add.w	r2, r0, #80	; 0x50
 80013be:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80013c2:	f100 034c 	add.w	r3, r0, #76	; 0x4c
 80013c6:	f843 1f04 	str.w	r1, [r3, #4]!
      for (bIndex = 0U; bIndex < pHandle->SpeedBufferSize; bIndex++)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d1fb      	bne.n	80013c6 <HALL_TIMx_UP_IRQHandler+0x102>
      uint32_t tempReg = pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 80013ce:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0U ;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0U;
 80013d8:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum = (int32_t)tempReg;
 80013dc:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 80013e0:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 80013e4:	bc30      	pop	{r4, r5}
 80013e6:	2000      	movs	r0, #0
 80013e8:	4770      	bx	lr
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + (S16_60_PHASE_SHIFT / 2));
 80013ea:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80013ec:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 80013f0:	3315      	adds	r3, #21
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	8083      	strh	r3, [r0, #4]
        break;
 80013f6:	e7d2      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - (S16_60_PHASE_SHIFT / 2));
 80013f8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80013fa:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 80013fe:	3b15      	subs	r3, #21
 8001400:	b21b      	sxth	r3, r3
 8001402:	8083      	strh	r3, [r0, #4]
        break;
 8001404:	e7cb      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_120_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8001406:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8001408:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 800140c:	332a      	adds	r3, #42	; 0x2a
 800140e:	b21b      	sxth	r3, r3
 8001410:	8083      	strh	r3, [r0, #4]
        break;
 8001412:	e7c4      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift - S16_120_PHASE_SHIFT - (S16_60_PHASE_SHIFT / 2));
 8001414:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8001416:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 800141a:	3b2a      	subs	r3, #42	; 0x2a
 800141c:	b21b      	sxth	r3, r3
 800141e:	8083      	strh	r3, [r0, #4]
        break;
 8001420:	e7bd      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
        pHandle->_Super.hElAngle = (int16_t)(pHandle->PhaseShift + S16_60_PHASE_SHIFT + (S16_60_PHASE_SHIFT / 2));
 8001422:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8001424:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001428:	333f      	adds	r3, #63	; 0x3f
 800142a:	b21b      	sxth	r3, r3
 800142c:	8083      	strh	r3, [r0, #4]
        break;
 800142e:	e7b6      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
        pHandle->SensorIsReliable = false;
 8001430:	2200      	movs	r2, #0
    pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8001432:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
        pHandle->SensorIsReliable = false;
 8001436:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
        break;
 800143a:	e7b0      	b.n	800139e <HALL_TIMx_UP_IRQHandler+0xda>
 800143c:	0000      	movs	r0, r0
	...

08001440 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001440:	b500      	push	{lr}
 8001442:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001444:	2238      	movs	r2, #56	; 0x38
 8001446:	2100      	movs	r1, #0
 8001448:	a806      	add	r0, sp, #24
 800144a:	f008 fe3d 	bl	800a0c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144e:	2000      	movs	r0, #0
 8001450:	e9cd 0000 	strd	r0, r0, [sp]
 8001454:	e9cd 0002 	strd	r0, r0, [sp, #8]
 8001458:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800145a:	f004 f8e3 	bl	8005624 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800145e:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80014b8 <SystemClock_Config+0x78>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001462:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001464:	2103      	movs	r1, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001466:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001468:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800146c:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800146e:	2155      	movs	r1, #85	; 0x55
 8001470:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001472:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001474:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001478:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800147c:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	f004 f956 	bl	8005730 <HAL_RCC_OscConfig>
 8001484:	b108      	cbz	r0, 800148a <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001486:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001488:	e7fe      	b.n	8001488 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80014c0 <SystemClock_Config+0x80>
 800148e:	ed8d 7b00 	vstr	d7, [sp]
 8001492:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80014c8 <SystemClock_Config+0x88>
 8001496:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001498:	2104      	movs	r1, #4
 800149a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149c:	ed8d 7b02 	vstr	d7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a0:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014a2:	f004 fbc9 	bl	8005c38 <HAL_RCC_ClockConfig>
 80014a6:	b108      	cbz	r0, 80014ac <SystemClock_Config+0x6c>
 80014a8:	b672      	cpsid	i
  while (1)
 80014aa:	e7fe      	b.n	80014aa <SystemClock_Config+0x6a>
  HAL_RCC_EnableCSS();
 80014ac:	f004 fd22 	bl	8005ef4 <HAL_RCC_EnableCSS>
}
 80014b0:	b015      	add	sp, #84	; 0x54
 80014b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80014b6:	bf00      	nop
 80014b8:	00000001 	.word	0x00000001
 80014bc:	00010000 	.word	0x00010000
 80014c0:	0000000f 	.word	0x0000000f
 80014c4:	00000003 	.word	0x00000003
	...

080014d0 <main>:
{
 80014d0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	2400      	movs	r4, #0
{
 80014d6:	b0ad      	sub	sp, #180	; 0xb4
  HAL_Init();
 80014d8:	f002 ff92 	bl	8004400 <HAL_Init>
  SystemClock_Config();
 80014dc:	f7ff ffb0 	bl	8001440 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e4:	4dae      	ldr	r5, [pc, #696]	; (80017a0 <main+0x2d0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	9420      	str	r4, [sp, #128]	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80014ea:	48ae      	ldr	r0, [pc, #696]	; (80017a4 <main+0x2d4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	64eb      	str	r3, [r5, #76]	; 0x4c
 80014f2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80014f4:	f003 0304 	and.w	r3, r3, #4
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014fc:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80014fe:	f043 0320 	orr.w	r3, r3, #32
 8001502:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001504:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001506:	f003 0320 	and.w	r3, r3, #32
 800150a:	9303      	str	r3, [sp, #12]
 800150c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001516:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	9304      	str	r3, [sp, #16]
 800151e:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001520:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001528:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001530:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001534:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001538:	a91c      	add	r1, sp, #112	; 0x70
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 800153a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153e:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001540:	f003 ff78 	bl	8005434 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001544:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001546:	f043 0304 	orr.w	r3, r3, #4
 800154a:	64ab      	str	r3, [r5, #72]	; 0x48
 800154c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001556:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	64ab      	str	r3, [r5, #72]	; 0x48
 800155e:	6cab      	ldr	r3, [r5, #72]	; 0x48
  hadc1.Instance = ADC1;
 8001560:	4d91      	ldr	r5, [pc, #580]	; (80017a8 <main+0x2d8>)
  ADC_MultiModeTypeDef multimode = {0};
 8001562:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001564:	f003 0301 	and.w	r3, r3, #1
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001568:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800156a:	9301      	str	r3, [sp, #4]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800156c:	223c      	movs	r2, #60	; 0x3c
 800156e:	a81c      	add	r0, sp, #112	; 0x70
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001570:	9b01      	ldr	r3, [sp, #4]
  ADC_MultiModeTypeDef multimode = {0};
 8001572:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001576:	f008 fda7 	bl	800a0c8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 800157a:	4621      	mov	r1, r4
 800157c:	2220      	movs	r2, #32
 800157e:	a814      	add	r0, sp, #80	; 0x50
 8001580:	f008 fda2 	bl	800a0c8 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001584:	f44f 4800 	mov.w	r8, #32768	; 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001588:	e9c5 4401 	strd	r4, r4, [r5, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800158c:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
  hadc1.Init.GainCompensation = 0;
 8001590:	612c      	str	r4, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001592:	83ac      	strh	r4, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001594:	f885 4024 	strb.w	r4, [r5, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001598:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800159c:	63ec      	str	r4, [r5, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800159e:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
  hadc1.Instance = ADC1;
 80015a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a6:	2401      	movs	r4, #1
 80015a8:	2604      	movs	r6, #4
  hadc1.Init.NbrOfConversion = 2;
 80015aa:	2702      	movs	r7, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ac:	4628      	mov	r0, r5
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015ae:	e9c5 4605 	strd	r4, r6, [r5, #20]
  hadc1.Instance = ADC1;
 80015b2:	602b      	str	r3, [r5, #0]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80015b4:	f8c5 800c 	str.w	r8, [r5, #12]
  hadc1.Init.NbrOfConversion = 2;
 80015b8:	622f      	str	r7, [r5, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ba:	f002 ff43 	bl	8004444 <HAL_ADC_Init>
 80015be:	b108      	cbz	r0, 80015c4 <main+0xf4>
 80015c0:	b672      	cpsid	i
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <main+0xf2>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015c4:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015c6:	a90e      	add	r1, sp, #56	; 0x38
 80015c8:	4628      	mov	r0, r5
 80015ca:	f003 fda5 	bl	8005118 <HAL_ADCEx_MultiModeConfigChannel>
 80015ce:	b108      	cbz	r0, 80015d4 <main+0x104>
 80015d0:	b672      	cpsid	i
  while (1)
 80015d2:	e7fe      	b.n	80015d2 <main+0x102>
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80015d4:	ed9f 8b6e 	vldr	d8, [pc, #440]	; 8001790 <main+0x2c0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80015d8:	4b74      	ldr	r3, [pc, #464]	; (80017ac <main+0x2dc>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80015da:	f8ad 0094 	strh.w	r0, [sp, #148]	; 0x94
  sConfigInjected.InjectedOffset = 0;
 80015de:	e9cd 6020 	strd	r6, r0, [sp, #128]	; 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 80015e2:	f88d 0096 	strb.w	r0, [sp, #150]	; 0x96
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80015e6:	f88d 00a0 	strb.w	r0, [sp, #160]	; 0xa0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80015ea:	f04f 0a09 	mov.w	sl, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80015ee:	f04f 097f 	mov.w	r9, #127	; 0x7f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80015f2:	a91c      	add	r1, sp, #112	; 0x70
 80015f4:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80015f6:	e9cd 3a1c 	strd	r3, sl, [sp, #112]	; 0x70
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80015fa:	ed8d 8b26 	vstr	d8, [sp, #152]	; 0x98
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80015fe:	941e      	str	r4, [sp, #120]	; 0x78
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001600:	9724      	str	r7, [sp, #144]	; 0x90
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001602:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001606:	f003 fa8d 	bl	8004b24 <HAL_ADCEx_InjectedConfigChannel>
 800160a:	b108      	cbz	r0, 8001610 <main+0x140>
 800160c:	b672      	cpsid	i
  while (1)
 800160e:	e7fe      	b.n	800160e <main+0x13e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8001610:	a361      	add	r3, pc, #388	; (adr r3, 8001798 <main+0x2c8>)
 8001612:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001616:	a91c      	add	r1, sp, #112	; 0x70
 8001618:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800161a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800161e:	f003 fa81 	bl	8004b24 <HAL_ADCEx_InjectedConfigChannel>
 8001622:	b108      	cbz	r0, 8001628 <main+0x158>
 8001624:	b672      	cpsid	i
  while (1)
 8001626:	e7fe      	b.n	8001626 <main+0x156>
  sConfig.Channel = ADC_CHANNEL_2;
 8001628:	4a61      	ldr	r2, [pc, #388]	; (80017b0 <main+0x2e0>)
 800162a:	2306      	movs	r3, #6
 800162c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8001630:	2204      	movs	r2, #4
 8001632:	237f      	movs	r3, #127	; 0x7f
 8001634:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001638:	a914      	add	r1, sp, #80	; 0x50
  sConfig.Channel = ADC_CHANNEL_2;
 800163a:	2204      	movs	r2, #4
 800163c:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800163e:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_2;
 8001640:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001644:	f003 f802 	bl	800464c <HAL_ADC_ConfigChannel>
 8001648:	b108      	cbz	r0, 800164e <main+0x17e>
 800164a:	b672      	cpsid	i
  while (1)
 800164c:	e7fe      	b.n	800164c <main+0x17c>
  sConfig.Channel = ADC_CHANNEL_8;
 800164e:	4a59      	ldr	r2, [pc, #356]	; (80017b4 <main+0x2e4>)
 8001650:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001652:	4628      	mov	r0, r5
 8001654:	a914      	add	r1, sp, #80	; 0x50
  sConfig.Channel = ADC_CHANNEL_8;
 8001656:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800165a:	f002 fff7 	bl	800464c <HAL_ADC_ConfigChannel>
 800165e:	4683      	mov	fp, r0
 8001660:	b108      	cbz	r0, 8001666 <main+0x196>
 8001662:	b672      	cpsid	i
  while (1)
 8001664:	e7fe      	b.n	8001664 <main+0x194>
  hadc2.Instance = ADC2;
 8001666:	4d54      	ldr	r5, [pc, #336]	; (80017b8 <main+0x2e8>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001668:	4601      	mov	r1, r0
 800166a:	223c      	movs	r2, #60	; 0x3c
 800166c:	a81c      	add	r0, sp, #112	; 0x70
 800166e:	f008 fd2b 	bl	800a0c8 <memset>
  hadc2.Instance = ADC2;
 8001672:	4b52      	ldr	r3, [pc, #328]	; (80017bc <main+0x2ec>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001674:	f8a5 b01c 	strh.w	fp, [r5, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001678:	4628      	mov	r0, r5
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800167a:	e9c5 bb01 	strd	fp, fp, [r5, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800167e:	e9c5 b404 	strd	fp, r4, [r5, #16]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001682:	f8c5 800c 	str.w	r8, [r5, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001686:	61ae      	str	r6, [r5, #24]
  hadc2.Init.NbrOfConversion = 1;
 8001688:	622c      	str	r4, [r5, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800168a:	f885 b024 	strb.w	fp, [r5, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800168e:	f885 b038 	strb.w	fp, [r5, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001692:	f8c5 b03c 	str.w	fp, [r5, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001696:	f885 b040 	strb.w	fp, [r5, #64]	; 0x40
  hadc2.Instance = ADC2;
 800169a:	602b      	str	r3, [r5, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800169c:	f002 fed2 	bl	8004444 <HAL_ADC_Init>
 80016a0:	b108      	cbz	r0, 80016a6 <main+0x1d6>
 80016a2:	b672      	cpsid	i
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <main+0x1d4>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80016a6:	4b46      	ldr	r3, [pc, #280]	; (80017c0 <main+0x2f0>)
  sConfigInjected.InjectedOffset = 0;
 80016a8:	9021      	str	r0, [sp, #132]	; 0x84
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80016aa:	f8ad 0094 	strh.w	r0, [sp, #148]	; 0x94
  sConfigInjected.QueueInjectedContext = DISABLE;
 80016ae:	f88d 0096 	strb.w	r0, [sp, #150]	; 0x96
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80016b2:	f88d 00a0 	strb.w	r0, [sp, #160]	; 0xa0
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80016b6:	a91c      	add	r1, sp, #112	; 0x70
 80016b8:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80016ba:	ed8d 8b26 	vstr	d8, [sp, #152]	; 0x98
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80016be:	e9cd a41d 	strd	sl, r4, [sp, #116]	; 0x74
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80016c2:	e9cd 961f 	strd	r9, r6, [sp, #124]	; 0x7c
  sConfigInjected.InjectedNbrOfConversion = 2;
 80016c6:	9724      	str	r7, [sp, #144]	; 0x90
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80016c8:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80016ca:	f003 fa2b 	bl	8004b24 <HAL_ADCEx_InjectedConfigChannel>
 80016ce:	b108      	cbz	r0, 80016d4 <main+0x204>
 80016d0:	b672      	cpsid	i
  while (1)
 80016d2:	e7fe      	b.n	80016d2 <main+0x202>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 80016d4:	4a3b      	ldr	r2, [pc, #236]	; (80017c4 <main+0x2f4>)
 80016d6:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80016da:	4628      	mov	r0, r5
 80016dc:	a91c      	add	r1, sp, #112	; 0x70
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 80016de:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80016e2:	f003 fa1f 	bl	8004b24 <HAL_ADCEx_InjectedConfigChannel>
 80016e6:	b108      	cbz	r0, 80016ec <main+0x21c>
 80016e8:	b672      	cpsid	i
  while (1)
 80016ea:	e7fe      	b.n	80016ea <main+0x21a>
  hcordic.Instance = CORDIC;
 80016ec:	4836      	ldr	r0, [pc, #216]	; (80017c8 <main+0x2f8>)
 80016ee:	4b37      	ldr	r3, [pc, #220]	; (80017cc <main+0x2fc>)
 80016f0:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80016f2:	f003 fd77 	bl	80051e4 <HAL_CORDIC_Init>
 80016f6:	b108      	cbz	r0, 80016fc <main+0x22c>
 80016f8:	b672      	cpsid	i
  while (1)
 80016fa:	e7fe      	b.n	80016fa <main+0x22a>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80016fc:	2400      	movs	r4, #0
  htim1.Instance = TIM1;
 80016fe:	4d34      	ldr	r5, [pc, #208]	; (80017d0 <main+0x300>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001700:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001702:	4621      	mov	r1, r4
 8001704:	2234      	movs	r2, #52	; 0x34
 8001706:	a81c      	add	r0, sp, #112	; 0x70
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001708:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 800170c:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001710:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
 8001714:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8001718:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	e9cd 4407 	strd	r4, r4, [sp, #28]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001720:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001724:	9406      	str	r4, [sp, #24]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001726:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001728:	941a      	str	r4, [sp, #104]	; 0x68
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800172a:	f008 fccd 	bl	800a0c8 <memset>
  htim1.Instance = TIM1;
 800172e:	4b29      	ldr	r3, [pc, #164]	; (80017d4 <main+0x304>)
 8001730:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001732:	2720      	movs	r7, #32
 8001734:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
 8001738:	e9c5 7302 	strd	r7, r3, [r5, #8]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800173c:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173e:	61ac      	str	r4, [r5, #24]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001740:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001744:	2401      	movs	r4, #1
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001746:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001748:	e9c5 3404 	strd	r3, r4, [r5, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800174c:	f004 fde2 	bl	8006314 <HAL_TIM_Base_Init>
 8001750:	b108      	cbz	r0, 8001756 <main+0x286>
 8001752:	b672      	cpsid	i
  while (1)
 8001754:	e7fe      	b.n	8001754 <main+0x284>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001756:	4628      	mov	r0, r5
 8001758:	f004 fea0 	bl	800649c <HAL_TIM_PWM_Init>
 800175c:	b108      	cbz	r0, 8001762 <main+0x292>
 800175e:	b672      	cpsid	i
  while (1)
 8001760:	e7fe      	b.n	8001760 <main+0x290>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001762:	2206      	movs	r2, #6
 8001764:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001766:	a90e      	add	r1, sp, #56	; 0x38
 8001768:	4628      	mov	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800176a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800176e:	f004 fff1 	bl	8006754 <HAL_TIM_SlaveConfigSynchro>
 8001772:	b108      	cbz	r0, 8001778 <main+0x2a8>
 8001774:	b672      	cpsid	i
  while (1)
 8001776:	e7fe      	b.n	8001776 <main+0x2a6>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001778:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800177a:	2270      	movs	r2, #112	; 0x70
 800177c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800177e:	a906      	add	r1, sp, #24
 8001780:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001782:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001786:	f005 fbd3 	bl	8006f30 <HAL_TIMEx_MasterConfigSynchronization>
 800178a:	b328      	cbz	r0, 80017d8 <main+0x308>
 800178c:	b672      	cpsid	i
  while (1)
 800178e:	e7fe      	b.n	800178e <main+0x2be>
 8001790:	00000080 	.word	0x00000080
 8001794:	00000080 	.word	0x00000080
 8001798:	1d500080 	.word	0x1d500080
 800179c:	0000010f 	.word	0x0000010f
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48000800 	.word	0x48000800
 80017a8:	20000454 	.word	0x20000454
 80017ac:	04300002 	.word	0x04300002
 80017b0:	08600004 	.word	0x08600004
 80017b4:	21800100 	.word	0x21800100
 80017b8:	200004c0 	.word	0x200004c0
 80017bc:	50000100 	.word	0x50000100
 80017c0:	1d500080 	.word	0x1d500080
 80017c4:	19200040 	.word	0x19200040
 80017c8:	2000052c 	.word	0x2000052c
 80017cc:	40020c00 	.word	0x40020c00
 80017d0:	20000614 	.word	0x20000614
 80017d4:	40012c00 	.word	0x40012c00
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80017d8:	aa0a      	add	r2, sp, #40	; 0x28
 80017da:	4621      	mov	r1, r4
 80017dc:	4628      	mov	r0, r5
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80017de:	2601      	movs	r6, #1
 80017e0:	2701      	movs	r7, #1
 80017e2:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 80017e6:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80017e8:	f005 fc3a 	bl	8007060 <HAL_TIMEx_ConfigBreakInput>
 80017ec:	4602      	mov	r2, r0
 80017ee:	b108      	cbz	r0, 80017f4 <main+0x324>
 80017f0:	b672      	cpsid	i
  while (1)
 80017f2:	e7fe      	b.n	80017f2 <main+0x322>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017f4:	2660      	movs	r6, #96	; 0x60
 80017f6:	f44f 6726 	mov.w	r7, #2656	; 0xa60
 80017fa:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
 80017fe:	2600      	movs	r6, #0
 8001800:	2708      	movs	r7, #8
 8001802:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001806:	f44f 7300 	mov.w	r3, #512	; 0x200
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800180a:	2600      	movs	r6, #0
 800180c:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800180e:	a914      	add	r1, sp, #80	; 0x50
 8001810:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001812:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001816:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001818:	f005 f9ec 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 800181c:	b108      	cbz	r0, 8001822 <main+0x352>
 800181e:	b672      	cpsid	i
  while (1)
 8001820:	e7fe      	b.n	8001820 <main+0x350>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001822:	2204      	movs	r2, #4
 8001824:	a914      	add	r1, sp, #80	; 0x50
 8001826:	4628      	mov	r0, r5
 8001828:	f005 f9e4 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 800182c:	b108      	cbz	r0, 8001832 <main+0x362>
 800182e:	b672      	cpsid	i
  while (1)
 8001830:	e7fe      	b.n	8001830 <main+0x360>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001832:	2208      	movs	r2, #8
 8001834:	a914      	add	r1, sp, #80	; 0x50
 8001836:	4628      	mov	r0, r5
 8001838:	f005 f9dc 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 800183c:	b108      	cbz	r0, 8001842 <main+0x372>
 800183e:	b672      	cpsid	i
  while (1)
 8001840:	e7fe      	b.n	8001840 <main+0x370>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001842:	9017      	str	r0, [sp, #92]	; 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001844:	901a      	str	r0, [sp, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001846:	220c      	movs	r2, #12
 8001848:	a914      	add	r1, sp, #80	; 0x50
 800184a:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800184c:	f04f 0870 	mov.w	r8, #112	; 0x70
 8001850:	f241 49bf 	movw	r9, #5311	; 0x14bf
 8001854:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001858:	f005 f9cc 	bl	8006bf4 <HAL_TIM_PWM_ConfigChannel>
 800185c:	4603      	mov	r3, r0
 800185e:	b108      	cbz	r0, 8001864 <main+0x394>
 8001860:	b672      	cpsid	i
  while (1)
 8001862:	e7fe      	b.n	8001862 <main+0x392>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001864:	f44f 6200 	mov.w	r2, #2048	; 0x800
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001868:	9328      	str	r3, [sp, #160]	; 0xa0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800186a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800186e:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8001872:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001876:	2348      	movs	r3, #72	; 0x48
 8001878:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 800187c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001884:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8001888:	2203      	movs	r2, #3
 800188a:	2300      	movs	r3, #0
 800188c:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001890:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001892:	2200      	movs	r2, #0
 8001894:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001898:	a91c      	add	r1, sp, #112	; 0x70
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800189a:	e9cd 6726 	strd	r6, r7, [sp, #152]	; 0x98
 800189e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018a2:	f005 fb8f 	bl	8006fc4 <HAL_TIMEx_ConfigBreakDeadTime>
 80018a6:	b108      	cbz	r0, 80018ac <main+0x3dc>
 80018a8:	b672      	cpsid	i
  while (1)
 80018aa:	e7fe      	b.n	80018aa <main+0x3da>
  htim2.Instance = TIM2;
 80018ac:	4c61      	ldr	r4, [pc, #388]	; (8001a34 <main+0x564>)
  HAL_TIM_MspPostInit(&htim1);
 80018ae:	4862      	ldr	r0, [pc, #392]	; (8001a38 <main+0x568>)
 80018b0:	f002 fb14 	bl	8003edc <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018b4:	2300      	movs	r3, #0
 80018b6:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 80018ba:	e9cd 331e 	strd	r3, r3, [sp, #120]	; 0x78
  TIM_HallSensor_InitTypeDef sConfig = {0};
 80018be:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
 80018c2:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c6:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ca:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ce:	9310      	str	r3, [sp, #64]	; 0x40
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d0:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d2:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 80018d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018d8:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018da:	4620      	mov	r0, r4
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 80018dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e0:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018e2:	f004 fd17 	bl	8006314 <HAL_TIM_Base_Init>
 80018e6:	b108      	cbz	r0, 80018ec <main+0x41c>
 80018e8:	b672      	cpsid	i
  while (1)
 80018ea:	e7fe      	b.n	80018ea <main+0x41a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018f0:	a91c      	add	r1, sp, #112	; 0x70
 80018f2:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f4:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018f6:	f004 fe59 	bl	80065ac <HAL_TIM_ConfigClockSource>
 80018fa:	b108      	cbz	r0, 8001900 <main+0x430>
 80018fc:	b672      	cpsid	i
  while (1)
 80018fe:	e7fe      	b.n	80018fe <main+0x42e>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001900:	2200      	movs	r2, #0
 8001902:	2300      	movs	r3, #0
 8001904:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001908:	a914      	add	r1, sp, #80	; 0x50
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800190a:	220c      	movs	r2, #12
 800190c:	2300      	movs	r3, #0
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800190e:	4620      	mov	r0, r4
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001910:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8001914:	f005 faa2 	bl	8006e5c <HAL_TIMEx_HallSensor_Init>
 8001918:	b108      	cbz	r0, 800191e <main+0x44e>
 800191a:	b672      	cpsid	i
  while (1)
 800191c:	e7fe      	b.n	800191c <main+0x44c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800191e:	2350      	movs	r3, #80	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001920:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001922:	a90e      	add	r1, sp, #56	; 0x38
 8001924:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001926:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001928:	f005 fb02 	bl	8006f30 <HAL_TIMEx_MasterConfigSynchronization>
 800192c:	4603      	mov	r3, r0
 800192e:	b108      	cbz	r0, 8001934 <main+0x464>
 8001930:	b672      	cpsid	i
  while (1)
 8001932:	e7fe      	b.n	8001932 <main+0x462>
  huart2.Instance = USART2;
 8001934:	4c41      	ldr	r4, [pc, #260]	; (8001a3c <main+0x56c>)
  huart2.Init.BaudRate = 1843200;
 8001936:	4942      	ldr	r1, [pc, #264]	; (8001a40 <main+0x570>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001938:	62a3      	str	r3, [r4, #40]	; 0x28
  huart2.Init.BaudRate = 1843200;
 800193a:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
 800193e:	e9c4 1200 	strd	r1, r2, [r4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001942:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001944:	e9c4 0002 	strd	r0, r0, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001948:	e9c4 0204 	strd	r0, r2, [r4, #16]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800194c:	4620      	mov	r0, r4
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800194e:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001952:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001956:	f005 fe2d 	bl	80075b4 <HAL_UART_Init>
 800195a:	4601      	mov	r1, r0
 800195c:	b108      	cbz	r0, 8001962 <main+0x492>
 800195e:	b672      	cpsid	i
  while (1)
 8001960:	e7fe      	b.n	8001960 <main+0x490>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001962:	4620      	mov	r0, r4
 8001964:	f005 feb0 	bl	80076c8 <HAL_UARTEx_SetTxFifoThreshold>
 8001968:	4601      	mov	r1, r0
 800196a:	b108      	cbz	r0, 8001970 <main+0x4a0>
 800196c:	b672      	cpsid	i
  while (1)
 800196e:	e7fe      	b.n	800196e <main+0x49e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001970:	4620      	mov	r0, r4
 8001972:	f005 feeb 	bl	800774c <HAL_UARTEx_SetRxFifoThreshold>
 8001976:	b108      	cbz	r0, 800197c <main+0x4ac>
 8001978:	b672      	cpsid	i
  while (1)
 800197a:	e7fe      	b.n	800197a <main+0x4aa>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800197c:	4620      	mov	r0, r4
 800197e:	f005 fe85 	bl	800768c <HAL_UARTEx_DisableFifoMode>
 8001982:	4605      	mov	r5, r0
 8001984:	b108      	cbz	r0, 800198a <main+0x4ba>
 8001986:	b672      	cpsid	i
  while (1)
 8001988:	e7fe      	b.n	8001988 <main+0x4b8>
  MX_MotorControl_Init();
 800198a:	f000 fe49 	bl	8002620 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 8, 0);
 800198e:	462a      	mov	r2, r5
 8001990:	2108      	movs	r1, #8
 8001992:	2026      	movs	r0, #38	; 0x26
 8001994:	f003 fc52 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001998:	2026      	movs	r0, #38	; 0x26
 800199a:	f003 fc8d 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 8, 0);
 800199e:	462a      	mov	r2, r5
 80019a0:	2108      	movs	r1, #8
 80019a2:	200b      	movs	r0, #11
 80019a4:	f003 fc4a 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80019a8:	200b      	movs	r0, #11
 80019aa:	f003 fc85 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 9, 0);
 80019ae:	462a      	mov	r2, r5
 80019b0:	2109      	movs	r1, #9
 80019b2:	2018      	movs	r0, #24
 80019b4:	f003 fc42 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80019b8:	2018      	movs	r0, #24
 80019ba:	f003 fc7d 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80019be:	462a      	mov	r2, r5
 80019c0:	2105      	movs	r1, #5
 80019c2:	2019      	movs	r0, #25
 80019c4:	f003 fc3a 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80019c8:	2019      	movs	r0, #25
 80019ca:	f003 fc75 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 7, 0);
 80019ce:	462a      	mov	r2, r5
 80019d0:	2107      	movs	r1, #7
 80019d2:	2012      	movs	r0, #18
 80019d4:	f003 fc32 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80019d8:	2012      	movs	r0, #18
 80019da:	f003 fc6d 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 8, 0);
 80019de:	462a      	mov	r2, r5
 80019e0:	2108      	movs	r1, #8
 80019e2:	201c      	movs	r0, #28
 80019e4:	f003 fc2a 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019e8:	201c      	movs	r0, #28
 80019ea:	f003 fc65 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 80019ee:	4c15      	ldr	r4, [pc, #84]	; (8001a44 <main+0x574>)
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 80019f0:	462a      	mov	r2, r5
 80019f2:	2108      	movs	r1, #8
 80019f4:	2028      	movs	r0, #40	; 0x28
 80019f6:	f003 fc21 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019fa:	2028      	movs	r0, #40	; 0x28
 80019fc:	f003 fc5c 	bl	80052b8 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8001a00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a02:	ae14      	add	r6, sp, #80	; 0x50
 8001a04:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a06:	f854 3b04 	ldr.w	r3, [r4], #4
 8001a0a:	6033      	str	r3, [r6, #0]
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8001a0c:	4629      	mov	r1, r5
 8001a0e:	a814      	add	r0, sp, #80	; 0x50
 8001a10:	f005 fee4 	bl	80077dc <osThreadCreate>
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <main+0x578>)
 8001a16:	6018      	str	r0, [r3, #0]
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8001a18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a1a:	ae1c      	add	r6, sp, #112	; 0x70
 8001a1c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a1e:	6823      	ldr	r3, [r4, #0]
 8001a20:	6033      	str	r3, [r6, #0]
  safetyHandle = osThreadCreate(osThread(safety), NULL);
 8001a22:	4629      	mov	r1, r5
 8001a24:	a81c      	add	r0, sp, #112	; 0x70
 8001a26:	f005 fed9 	bl	80077dc <osThreadCreate>
 8001a2a:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <main+0x57c>)
 8001a2c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001a2e:	f005 fecf 	bl	80077d0 <osKernelStart>
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <main+0x562>
 8001a34:	20000660 	.word	0x20000660
 8001a38:	20000614 	.word	0x20000614
 8001a3c:	200006ac 	.word	0x200006ac
 8001a40:	40004400 	.word	0x40004400
 8001a44:	0800a0f0 	.word	0x0800a0f0
 8001a48:	2000073c 	.word	0x2000073c
 8001a4c:	20000740 	.word	0x20000740

08001a50 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 8001a50:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001a52:	6802      	ldr	r2, [r0, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d000      	beq.n	8001a5a <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001a58:	4770      	bx	lr
    HAL_IncTick();
 8001a5a:	f002 bce1 	b.w	8004420 <HAL_IncTick>
 8001a5e:	bf00      	nop
 8001a60:	40001000 	.word	0x40001000

08001a64 <Error_Handler>:
 8001a64:	b672      	cpsid	i
  while (1)
 8001a66:	e7fe      	b.n	8001a66 <Error_Handler+0x2>

08001a68 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001a68:	4b01      	ldr	r3, [pc, #4]	; (8001a70 <MC_StartMotor1+0x8>)
 8001a6a:	6818      	ldr	r0, [r3, #0]
 8001a6c:	f000 b896 	b.w	8001b9c <MCI_StartMotor>
 8001a70:	20001930 	.word	0x20001930

08001a74 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8001a74:	4b01      	ldr	r3, [pc, #4]	; (8001a7c <MC_StopMotor1+0x8>)
 8001a76:	6818      	ldr	r0, [r3, #0]
 8001a78:	f000 b8a6 	b.w	8001bc8 <MCI_StopMotor>
 8001a7c:	20001930 	.word	0x20001930

08001a80 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8001a80:	4b01      	ldr	r3, [pc, #4]	; (8001a88 <MC_GetSTMStateMotor1+0x8>)
 8001a82:	6818      	ldr	r0, [r3, #0]
 8001a84:	f000 b884 	b.w	8001b90 <MCI_GetSTMState>
 8001a88:	20001930 	.word	0x20001930

08001a8c <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */
__weak uint8_t MC_ProfilerCommand (uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return MCP_CMD_UNKNOWN;
}
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	4770      	bx	lr

08001a90 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop

08001a94 <MC_APP_PostMediumFrequencyHook_M1>:
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop

08001a98 <MCI_GetCntPhA>:

/* Functions -----------------------------------------------*/
extern uint16_t CntPhA;
uint16_t MCI_GetCntPhA(void)
{
  return CntPhA;
 8001a98:	4b01      	ldr	r3, [pc, #4]	; (8001aa0 <MCI_GetCntPhA+0x8>)
}
 8001a9a:	8818      	ldrh	r0, [r3, #0]
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20001934 	.word	0x20001934

08001aa4 <MCI_Init>:
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001aa4:	f04f 0c00 	mov.w	ip, #0
    pHandle->pFOCVars = pFOCVars;
 8001aa8:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pPWM = pPWMHandle;
 8001aac:	6083      	str	r3, [r0, #8]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001aae:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8001ab2:	f8c0 c00e 	str.w	ip, [r0, #14]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 8001ab6:	f8a0 c016 	strh.w	ip, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001aba:	f880 c01e 	strb.w	ip, [r0, #30]
    pHandle->DirectCommand = MCI_NO_COMMAND;
 8001abe:	f8a0 c018 	strh.w	ip, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 8001ac2:	f8c0 c01a 	str.w	ip, [r0, #26]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001ac6:	4770      	bx	lr

08001ac8 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001ac8:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001acc:	f240 3301 	movw	r3, #769	; 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001ad0:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 8001ad4:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 8001ad6:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ad8:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001ada:	4770      	bx	lr

08001adc <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001adc:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001ae0:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001ae4:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 8001ae8:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 8001aea:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001aec:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001aee:	4770      	bx	lr

08001af0 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8001af0:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001af2:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001af4:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001af8:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 8001afa:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001afe:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001b00:	b002      	add	sp, #8
 8001b02:	4770      	bx	lr

08001b04 <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001b04:	8b43      	ldrh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 8001b06:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001b0a:	430b      	orrs	r3, r1
 8001b0c:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 8001b10:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001b14:	8343      	strh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 8001b16:	8381      	strh	r1, [r0, #28]

  return;
}
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop

08001b1c <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001b1c:	7f83      	ldrb	r3, [r0, #30]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d000      	beq.n	8001b24 <MCI_ExecBufferedCommands+0x8>
 8001b22:	4770      	bx	lr
{
 8001b24:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8001b26:	7b02      	ldrb	r2, [r0, #12]
 8001b28:	2a02      	cmp	r2, #2
 8001b2a:	4604      	mov	r4, r0
 8001b2c:	d006      	beq.n	8001b3c <MCI_ExecBufferedCommands+0x20>
 8001b2e:	2a03      	cmp	r2, #3
 8001b30:	d026      	beq.n	8001b80 <MCI_ExecBufferedCommands+0x64>
 8001b32:	2a01      	cmp	r2, #1
 8001b34:	d015      	beq.n	8001b62 <MCI_ExecBufferedCommands+0x46>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8001b36:	2303      	movs	r3, #3
 8001b38:	77a3      	strb	r3, [r4, #30]
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001b3a:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001b3c:	6843      	ldr	r3, [r0, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001b44:	6800      	ldr	r0, [r0, #0]
 8001b46:	2104      	movs	r1, #4
 8001b48:	f008 f9fc 	bl	8009f44 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001b4c:	8ae2      	ldrh	r2, [r4, #22]
 8001b4e:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001b52:	6820      	ldr	r0, [r4, #0]
 8001b54:	f008 f9fa 	bl	8009f4c <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d0ec      	beq.n	8001b36 <MCI_ExecBufferedCommands+0x1a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	77a3      	strb	r3, [r4, #30]
}
 8001b60:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001b62:	6843      	ldr	r3, [r0, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8001b6a:	6800      	ldr	r0, [r0, #0]
 8001b6c:	2103      	movs	r1, #3
 8001b6e:	f008 f9e9 	bl	8009f44 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8001b72:	8ae2      	ldrh	r2, [r4, #22]
 8001b74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b78:	6820      	ldr	r0, [r4, #0]
 8001b7a:	f008 f9e7 	bl	8009f4c <STC_ExecRamp>
          break;
 8001b7e:	e7eb      	b.n	8001b58 <MCI_ExecBufferedCommands+0x3c>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001b80:	6842      	ldr	r2, [r0, #4]
 8001b82:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001b86:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001b8a:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8001b8c:	e7e6      	b.n	8001b5c <MCI_ExecBufferedCommands+0x40>
 8001b8e:	bf00      	nop

08001b90 <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 8001b90:	7e40      	ldrb	r0, [r0, #25]
 8001b92:	4770      	bx	lr

08001b94 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8001b94:	8b80      	ldrh	r0, [r0, #28]
 8001b96:	4770      	bx	lr

08001b98 <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 8001b98:	8b40      	ldrh	r0, [r0, #26]
 8001b9a:	4770      	bx	lr

08001b9c <MCI_StartMotor>:
{
 8001b9c:	b510      	push	{r4, lr}
 8001b9e:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001ba0:	f7ff fff6 	bl	8001b90 <MCI_GetSTMState>
 8001ba4:	b108      	cbz	r0, 8001baa <MCI_StartMotor+0xe>
    RetVal = false;
 8001ba6:	2000      	movs	r0, #0
}
 8001ba8:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001baa:	4620      	mov	r0, r4
 8001bac:	f7ff fff2 	bl	8001b94 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001bb0:	2800      	cmp	r0, #0
 8001bb2:	d1f8      	bne.n	8001ba6 <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	f7ff ffef 	bl	8001b98 <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001bba:	2800      	cmp	r0, #0
 8001bbc:	d1f3      	bne.n	8001ba6 <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001bc2:	77a0      	strb	r0, [r4, #30]
}
 8001bc4:	bd10      	pop	{r4, pc}
 8001bc6:	bf00      	nop

08001bc8 <MCI_StopMotor>:
{
 8001bc8:	b538      	push	{r3, r4, r5, lr}
 8001bca:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 8001bcc:	f7ff ffe0 	bl	8001b90 <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 8001bd0:	b150      	cbz	r0, 8001be8 <MCI_StopMotor+0x20>
 8001bd2:	f1b0 040c 	subs.w	r4, r0, #12
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001bd6:	4628      	mov	r0, r5
  if (IDLE == State  || ICLWAIT == State)
 8001bd8:	bf18      	it	ne
 8001bda:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001bdc:	f7ff ffda 	bl	8001b94 <MCI_GetOccurredFaults>
 8001be0:	b140      	cbz	r0, 8001bf4 <MCI_StopMotor+0x2c>
    RetVal = false;
 8001be2:	2400      	movs	r4, #0
}
 8001be4:	4620      	mov	r0, r4
 8001be6:	bd38      	pop	{r3, r4, r5, pc}
    status = false;
 8001be8:	4604      	mov	r4, r0
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001bea:	4628      	mov	r0, r5
 8001bec:	f7ff ffd2 	bl	8001b94 <MCI_GetOccurredFaults>
 8001bf0:	2800      	cmp	r0, #0
 8001bf2:	d1f6      	bne.n	8001be2 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001bf4:	4628      	mov	r0, r5
 8001bf6:	f7ff ffcf 	bl	8001b98 <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001bfa:	2800      	cmp	r0, #0
 8001bfc:	d1f1      	bne.n	8001be2 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001bfe:	2c00      	cmp	r4, #0
 8001c00:	d0ef      	beq.n	8001be2 <MCI_StopMotor+0x1a>
    pHandle->DirectCommand = MCI_STOP;
 8001c02:	2305      	movs	r3, #5
 8001c04:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 8001c06:	e7ed      	b.n	8001be4 <MCI_StopMotor+0x1c>

08001c08 <MCI_FaultAcknowledged>:
{
 8001c08:	b510      	push	{r4, lr}
 8001c0a:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001c0c:	f7ff ffc0 	bl	8001b90 <MCI_GetSTMState>
 8001c10:	280b      	cmp	r0, #11
 8001c12:	d001      	beq.n	8001c18 <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 8001c14:	2000      	movs	r0, #0
}
 8001c16:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001c18:	4620      	mov	r0, r4
 8001c1a:	f7ff ffbd 	bl	8001b98 <MCI_GetCurrentFaults>
 8001c1e:	2800      	cmp	r0, #0
 8001c20:	d1f8      	bne.n	8001c14 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 8001c22:	2302      	movs	r3, #2
 8001c24:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 8001c26:	83a0      	strh	r0, [r4, #28]
    RetVal = true;
 8001c28:	2001      	movs	r0, #1
}
 8001c2a:	bd10      	pop	{r4, pc}

08001c2c <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001c2c:	8b83      	ldrh	r3, [r0, #28]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001c2e:	8b40      	ldrh	r0, [r0, #26]

  return (LocalFaultState);
}
 8001c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop

08001c38 <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8001c38:	7fc0      	ldrb	r0, [r0, #31]
 8001c3a:	4770      	bx	lr

08001c3c <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001c3c:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop

08001c44 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8001c44:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001c4c:	8ac0      	ldrh	r0, [r0, #22]
 8001c4e:	4770      	bx	lr

08001c50 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001c50:	6800      	ldr	r0, [r0, #0]
 8001c52:	f008 b9bf 	b.w	8009fd4 <STC_StopRamp>
 8001c56:	bf00      	nop

08001c58 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001c58:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001c5a:	6800      	ldr	r0, [r0, #0]
 8001c5c:	f008 f960 	bl	8009f20 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 8001c60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001c64:	f008 b8fe 	b.w	8009e64 <SPD_GetAvrgMecSpeedUnit>

08001c68 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001c68:	6800      	ldr	r0, [r0, #0]
 8001c6a:	f008 b963 	b.w	8009f34 <STC_GetMecSpeedRefUnit>
 8001c6e:	bf00      	nop

08001c70 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001c70:	6842      	ldr	r2, [r0, #4]
 8001c72:	6810      	ldr	r0, [r2, #0]
 8001c74:	2300      	movs	r3, #0
 8001c76:	b282      	uxth	r2, r0
 8001c78:	f362 030f 	bfi	r3, r2, #0, #16
 8001c7c:	0c00      	lsrs	r0, r0, #16
 8001c7e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001c82:	b082      	sub	sp, #8
#endif
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	b002      	add	sp, #8
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop

08001c8c <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001c8c:	6842      	ldr	r2, [r0, #4]
 8001c8e:	6850      	ldr	r0, [r2, #4]
 8001c90:	2300      	movs	r3, #0
 8001c92:	b282      	uxth	r2, r0
 8001c94:	f362 030f 	bfi	r3, r2, #0, #16
 8001c98:	0c00      	lsrs	r0, r0, #16
 8001c9a:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001c9e:	b082      	sub	sp, #8
#endif
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	b002      	add	sp, #8
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001ca8:	6842      	ldr	r2, [r0, #4]
 8001caa:	68d0      	ldr	r0, [r2, #12]
 8001cac:	2300      	movs	r3, #0
 8001cae:	b282      	uxth	r2, r0
 8001cb0:	f362 030f 	bfi	r3, r2, #0, #16
 8001cb4:	0c00      	lsrs	r0, r0, #16
 8001cb6:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001cba:	b082      	sub	sp, #8
#endif
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	b002      	add	sp, #8
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop

08001cc4 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001cc4:	6842      	ldr	r2, [r0, #4]
 8001cc6:	6910      	ldr	r0, [r2, #16]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	b282      	uxth	r2, r0
 8001ccc:	f362 030f 	bfi	r3, r2, #0, #16
 8001cd0:	0c00      	lsrs	r0, r0, #16
 8001cd2:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001cd6:	b082      	sub	sp, #8
#endif
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	b002      	add	sp, #8
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop

08001ce0 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001ce0:	6842      	ldr	r2, [r0, #4]
 8001ce2:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	b282      	uxth	r2, r0
 8001cea:	f362 030f 	bfi	r3, r2, #0, #16
 8001cee:	0c00      	lsrs	r0, r0, #16
 8001cf0:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001cf4:	b082      	sub	sp, #8
#endif
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	b002      	add	sp, #8
 8001cfa:	4770      	bx	lr

08001cfc <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001cfc:	6842      	ldr	r2, [r0, #4]
 8001cfe:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8001d02:	2300      	movs	r3, #0
 8001d04:	b282      	uxth	r2, r0
 8001d06:	f362 030f 	bfi	r3, r2, #0, #16
 8001d0a:	0c00      	lsrs	r0, r0, #16
 8001d0c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001d10:	b082      	sub	sp, #8
#endif
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	b002      	add	sp, #8
 8001d16:	4770      	bx	lr

08001d18 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001d18:	6843      	ldr	r3, [r0, #4]
#endif
}
 8001d1a:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8001d1e:	4770      	bx	lr

08001d20 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8001d20:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 8001d22:	e9d0 0400 	ldrd	r0, r4, [r0]
 8001d26:	f008 f987 	bl	800a038 <STC_GetDefaultIqdref>
 8001d2a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001d2e:	8220      	strh	r0, [r4, #16]
 8001d30:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001d32:	bd10      	pop	{r4, pc}

08001d34 <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001d34:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8001d38:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8001d3a:	fb13 f201 	smulbb	r2, r3, r1
{
 8001d3e:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001d42:	fb10 f101 	smulbb	r1, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001d46:	4250      	negs	r0, r2
 8001d48:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001d4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8001d50:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 8001d52:	da05      	bge.n	8001d60 <MCM_Clarke+0x2c>
 8001d54:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001d56:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 8001d5a:	da0c      	bge.n	8001d76 <MCM_Clarke+0x42>
 8001d5c:	4a09      	ldr	r2, [pc, #36]	; (8001d84 <MCM_Clarke+0x50>)
 8001d5e:	e001      	b.n	8001d64 <MCM_Clarke+0x30>
 8001d60:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	2000      	movs	r0, #0
 8001d68:	f363 000f 	bfi	r0, r3, #0, #16
 8001d6c:	b293      	uxth	r3, r2
 8001d6e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001d72:	b004      	add	sp, #16
 8001d74:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001d76:	4803      	ldr	r0, [pc, #12]	; (8001d84 <MCM_Clarke+0x50>)
 8001d78:	b20a      	sxth	r2, r1
 8001d7a:	4282      	cmp	r2, r0
 8001d7c:	bfb8      	it	lt
 8001d7e:	4602      	movlt	r2, r0
 8001d80:	e7f0      	b.n	8001d64 <MCM_Clarke+0x30>
 8001d82:	bf00      	nop
 8001d84:	ffff8001 	.word	0xffff8001

08001d88 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001d88:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001d8a:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001d8e:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001d92:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001d96:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001d98:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001d9a:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	f362 000f 	bfi	r0, r2, #0, #16
 8001da4:	0c1b      	lsrs	r3, r3, #16
{
 8001da6:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8001da8:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001dac:	b002      	add	sp, #8
 8001dae:	4770      	bx	lr
 8001db0:	40020c00 	.word	0x40020c00

08001db4 <MCM_Park>:
{
 8001db4:	b530      	push	{r4, r5, lr}
 8001db6:	b085      	sub	sp, #20
 8001db8:	4603      	mov	r3, r0
 8001dba:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001dbc:	4608      	mov	r0, r1
 8001dbe:	141c      	asrs	r4, r3, #16
{
 8001dc0:	9301      	str	r3, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001dc2:	f7ff ffe1 	bl	8001d88 <MCM_Trig_Functions>
 8001dc6:	b22d      	sxth	r5, r5
 8001dc8:	fa0f fc80 	sxth.w	ip, r0
 8001dcc:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001dce:	fb05 f10c 	mul.w	r1, r5, ip
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001dd2:	fb04 1113 	mls	r1, r4, r3, r1
  if (wqd_tmp > INT16_MAX)
 8001dd6:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8001dda:	da05      	bge.n	8001de8 <MCM_Park+0x34>
 8001ddc:	13ca      	asrs	r2, r1, #15
  else if (wqd_tmp < (-32768))
 8001dde:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001de2:	da22      	bge.n	8001e2a <MCM_Park+0x76>
 8001de4:	4914      	ldr	r1, [pc, #80]	; (8001e38 <MCM_Park+0x84>)
 8001de6:	e001      	b.n	8001dec <MCM_Park+0x38>
 8001de8:	f647 71ff 	movw	r1, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001dec:	fb0c f404 	mul.w	r4, ip, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001df0:	fb05 4403 	mla	r4, r5, r3, r4
  if (wqd_tmp > INT16_MAX)
 8001df4:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001df8:	ea4f 32e4 	mov.w	r2, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8001dfc:	da04      	bge.n	8001e08 <MCM_Park+0x54>
  else if (wqd_tmp < (-32768))
 8001dfe:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001e02:	da0c      	bge.n	8001e1e <MCM_Park+0x6a>
 8001e04:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <MCM_Park+0x84>)
 8001e06:	e001      	b.n	8001e0c <MCM_Park+0x58>
 8001e08:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 8001e0c:	b28a      	uxth	r2, r1
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f362 000f 	bfi	r0, r2, #0, #16
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001e1a:	b005      	add	sp, #20
 8001e1c:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8001e1e:	4806      	ldr	r0, [pc, #24]	; (8001e38 <MCM_Park+0x84>)
 8001e20:	b213      	sxth	r3, r2
 8001e22:	4283      	cmp	r3, r0
 8001e24:	bfb8      	it	lt
 8001e26:	4603      	movlt	r3, r0
 8001e28:	e7f0      	b.n	8001e0c <MCM_Park+0x58>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001e2a:	4903      	ldr	r1, [pc, #12]	; (8001e38 <MCM_Park+0x84>)
 8001e2c:	b212      	sxth	r2, r2
 8001e2e:	4291      	cmp	r1, r2
 8001e30:	bfb8      	it	lt
 8001e32:	4611      	movlt	r1, r2
 8001e34:	e7da      	b.n	8001dec <MCM_Park+0x38>
 8001e36:	bf00      	nop
 8001e38:	ffff8001 	.word	0xffff8001

08001e3c <MCM_Rev_Park>:
{
 8001e3c:	b530      	push	{r4, r5, lr}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	4604      	mov	r4, r0
 8001e42:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001e44:	4608      	mov	r0, r1
{
 8001e46:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001e48:	f7ff ff9e 	bl	8001d88 <MCM_Trig_Functions>
 8001e4c:	1424      	asrs	r4, r4, #16
 8001e4e:	1402      	asrs	r2, r0, #16
 8001e50:	b22d      	sxth	r5, r5
 8001e52:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001e54:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001e58:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8001e5c:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001e60:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8001e64:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f363 000f 	bfi	r0, r3, #0, #16
 8001e6e:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001e72:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001e76:	b005      	add	sp, #20
 8001e78:	bd30      	pop	{r4, r5, pc}
 8001e7a:	bf00      	nop

08001e7c <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8001e7c:	2800      	cmp	r0, #0
 8001e7e:	dd09      	ble.n	8001e94 <MCM_Sqrt+0x18>
 8001e80:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <MCM_Sqrt+0x1c>)
 8001e84:	f240 1269 	movw	r2, #361	; 0x169
 8001e88:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001e8a:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001e8c:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001e8e:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001e90:	b662      	cpsie	i
}
 8001e92:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001e94:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001e96:	4770      	bx	lr
 8001e98:	40020c00 	.word	0x40020c00

08001e9c <FOC_Clear>:
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001e9c:	2226      	movs	r2, #38	; 0x26
{
 8001e9e:	b538      	push	{r3, r4, r5, lr}
 8001ea0:	fb00 f202 	mul.w	r2, r0, r2
 8001ea4:	4b15      	ldr	r3, [pc, #84]	; (8001efc <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001ea6:	2400      	movs	r4, #0
 8001ea8:	509c      	str	r4, [r3, r2]
{
 8001eaa:	4605      	mov	r5, r0
 8001eac:	f102 0108 	add.w	r1, r2, #8
 8001eb0:	1898      	adds	r0, r3, r2
 8001eb2:	3210      	adds	r2, #16
 8001eb4:	4419      	add	r1, r3
 8001eb6:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001eb8:	4a11      	ldr	r2, [pc, #68]	; (8001f00 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001eba:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001ebc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001ec0:	604c      	str	r4, [r1, #4]
 8001ec2:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001ec4:	f8c3 4006 	str.w	r4, [r3, #6]
 8001ec8:	f8c3 400a 	str.w	r4, [r3, #10]
 8001ecc:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001ed0:	4621      	mov	r1, r4
 8001ed2:	f006 fec3 	bl	8008c5c <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <FOC_Clear+0x68>)
 8001ed8:	4621      	mov	r1, r4
 8001eda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001ede:	f006 febd 	bl	8008c5c <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <FOC_Clear+0x6c>)
 8001ee4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001ee8:	f008 f81c 	bl	8009f24 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001eec:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <FOC_Clear+0x70>)
 8001eee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001ef2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001ef6:	f000 bcf9 	b.w	80028ec <PWMC_SwitchOffPWM>
 8001efa:	bf00      	nop
 8001efc:	20000770 	.word	0x20000770
 8001f00:	20000348 	.word	0x20000348
 8001f04:	20000344 	.word	0x20000344
 8001f08:	2000034c 	.word	0x2000034c
 8001f0c:	200007a0 	.word	0x200007a0

08001f10 <MCboot>:
  if (MC_NULL == pMCIList)
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d05f      	beq.n	8001fd4 <MCboot+0xc4>
{
 8001f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bMCBootCompleted = (uint8_t )0;
 8001f18:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 800200c <MCboot+0xfc>
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001f1c:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8002010 <MCboot+0x100>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 8001f20:	4d2d      	ldr	r5, [pc, #180]	; (8001fd8 <MCboot+0xc8>)
    RVBS_Init(&BusVoltageSensor_M1);
 8001f22:	4e2e      	ldr	r6, [pc, #184]	; (8001fdc <MCboot+0xcc>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001f24:	4f2e      	ldr	r7, [pc, #184]	; (8001fe0 <MCboot+0xd0>)
{
 8001f26:	b083      	sub	sp, #12
    bMCBootCompleted = (uint8_t )0;
 8001f28:	f04f 0800 	mov.w	r8, #0
 8001f2c:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001f2e:	482d      	ldr	r0, [pc, #180]	; (8001fe4 <MCboot+0xd4>)
 8001f30:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 8001f34:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 8001f38:	f007 facc 	bl	80094d4 <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 8001f3c:	482a      	ldr	r0, [pc, #168]	; (8001fe8 <MCboot+0xd8>)
 8001f3e:	f7fe fb1b 	bl	8000578 <ASPEP_start>
    startTimers();
 8001f42:	f006 ff33 	bl	8008dac <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001f46:	4829      	ldr	r0, [pc, #164]	; (8001fec <MCboot+0xdc>)
 8001f48:	f006 fe74 	bl	8008c34 <PID_HandleInit>
    HALL_Init (&HALL_M1);
 8001f4c:	4828      	ldr	r0, [pc, #160]	; (8001ff0 <MCboot+0xe0>)
 8001f4e:	f7fe fe6f 	bl	8000c30 <HALL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 8001f52:	4a27      	ldr	r2, [pc, #156]	; (8001ff0 <MCboot+0xe0>)
 8001f54:	4925      	ldr	r1, [pc, #148]	; (8001fec <MCboot+0xdc>)
 8001f56:	6828      	ldr	r0, [r5, #0]
 8001f58:	f007 ffcc 	bl	8009ef4 <STC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001f5c:	4825      	ldr	r0, [pc, #148]	; (8001ff4 <MCboot+0xe4>)
 8001f5e:	f006 fe69 	bl	8008c34 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001f62:	4825      	ldr	r0, [pc, #148]	; (8001ff8 <MCboot+0xe8>)
 8001f64:	f006 fe66 	bl	8008c34 <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 8001f68:	4630      	mov	r0, r6
 8001f6a:	f007 ff09 	bl	8009d80 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001f6e:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <MCboot+0xec>)
    NTC_Init(&TempSensor_M1);
 8001f70:	4823      	ldr	r0, [pc, #140]	; (8002000 <MCboot+0xf0>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	60de      	str	r6, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001f76:	4e23      	ldr	r6, [pc, #140]	; (8002004 <MCboot+0xf4>)
 8001f78:	609e      	str	r6, [r3, #8]
    NTC_Init(&TempSensor_M1);
 8001f7a:	f006 fe1b 	bl	8008bb4 <NTC_Init>
    REMNG_Init(pREMNG[M1]);
 8001f7e:	4822      	ldr	r0, [pc, #136]	; (8002008 <MCboot+0xf8>)
 8001f80:	f007 ff64 	bl	8009e4c <REMNG_Init>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001f84:	f04f 0a01 	mov.w	sl, #1
    FOC_Clear(M1);
 8001f88:	4640      	mov	r0, r8
 8001f8a:	f7ff ff87 	bl	8001e9c <FOC_Clear>
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001f8e:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001f90:	f886 a024 	strb.w	sl, [r6, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001f94:	f008 f850 	bl	800a038 <STC_GetDefaultIqdref>
 8001f98:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001f9a:	6828      	ldr	r0, [r5, #0]
 8001f9c:	f008 f84c 	bl	800a038 <STC_GetDefaultIqdref>
 8001fa0:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001fa4:	f8db 3000 	ldr.w	r3, [fp]
 8001fa8:	6829      	ldr	r1, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001faa:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001fac:	4632      	mov	r2, r6
 8001fae:	4638      	mov	r0, r7
 8001fb0:	f7ff fd78 	bl	8001aa4 <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 8001fb4:	6828      	ldr	r0, [r5, #0]
 8001fb6:	f008 f83b 	bl	800a030 <STC_GetMecSpeedRefUnitDefault>
 8001fba:	4642      	mov	r2, r8
 8001fbc:	4601      	mov	r1, r0
 8001fbe:	4638      	mov	r0, r7
 8001fc0:	f7ff fd82 	bl	8001ac8 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 8001fc4:	6027      	str	r7, [r4, #0]
    MC_APP_BootHook();
 8001fc6:	f7ff fd63 	bl	8001a90 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 8001fca:	f889 a000 	strb.w	sl, [r9]
}
 8001fce:	b003      	add	sp, #12
 8001fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	2000034c 	.word	0x2000034c
 8001fdc:	20000000 	.word	0x20000000
 8001fe0:	20000744 	.word	0x20000744
 8001fe4:	2000023c 	.word	0x2000023c
 8001fe8:	200003b4 	.word	0x200003b4
 8001fec:	20000200 	.word	0x20000200
 8001ff0:	200000e0 	.word	0x200000e0
 8001ff4:	200001d4 	.word	0x200001d4
 8001ff8:	200001a8 	.word	0x200001a8
 8001ffc:	20000340 	.word	0x20000340
 8002000:	20000318 	.word	0x20000318
 8002004:	20000770 	.word	0x20000770
 8002008:	200002cc 	.word	0x200002cc
 800200c:	20000796 	.word	0x20000796
 8002010:	200007a0 	.word	0x200007a0

08002014 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop

08002018 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002018:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 800201a:	4c08      	ldr	r4, [pc, #32]	; (800203c <FOC_CalcCurrRef+0x24>)
 800201c:	2326      	movs	r3, #38	; 0x26
 800201e:	fb03 4400 	mla	r4, r3, r0, r4
 8002022:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002026:	b103      	cbz	r3, 800202a <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8002028:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <FOC_CalcCurrRef+0x28>)
 800202c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002030:	f007 ffd4 	bl	8009fdc <STC_CalcTorqueReference>
 8002034:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8002036:	8220      	strh	r0, [r4, #16]
}
 8002038:	bd10      	pop	{r4, pc}
 800203a:	bf00      	nop
 800203c:	20000770 	.word	0x20000770
 8002040:	2000034c 	.word	0x2000034c

08002044 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8002044:	4b01      	ldr	r3, [pc, #4]	; (800204c <TSK_SetChargeBootCapDelayM1+0x8>)
 8002046:	8018      	strh	r0, [r3, #0]
}
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000798 	.word	0x20000798

08002050 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8002052:	8818      	ldrh	r0, [r3, #0]
 8002054:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002056:	fab0 f080 	clz	r0, r0
 800205a:	0940      	lsrs	r0, r0, #5
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	20000798 	.word	0x20000798

08002064 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8002064:	4b01      	ldr	r3, [pc, #4]	; (800206c <TSK_SetStopPermanencyTimeM1+0x8>)
 8002066:	8018      	strh	r0, [r3, #0]
}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	2000079c 	.word	0x2000079c

08002070 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8002070:	4b03      	ldr	r3, [pc, #12]	; (8002080 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8002072:	8818      	ldrh	r0, [r3, #0]
 8002074:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002076:	fab0 f080 	clz	r0, r0
 800207a:	0940      	lsrs	r0, r0, #5
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	2000079c 	.word	0x2000079c

08002084 <TSK_MediumFrequencyTaskM1>:
{
 8002084:	b570      	push	{r4, r5, r6, lr}
 8002086:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8002088:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 800208a:	f10d 0106 	add.w	r1, sp, #6
 800208e:	4866      	ldr	r0, [pc, #408]	; (8002228 <TSK_MediumFrequencyTaskM1+0x1a4>)
  int16_t wAux = 0;
 8002090:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 8002094:	f7fe ff22 	bl	8000edc <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8002098:	4e64      	ldr	r6, [pc, #400]	; (800222c <TSK_MediumFrequencyTaskM1+0x1a8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800209a:	4c65      	ldr	r4, [pc, #404]	; (8002230 <TSK_MediumFrequencyTaskM1+0x1ac>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit(&HALL_M1, &wAux);
 800209c:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 800209e:	6830      	ldr	r0, [r6, #0]
 80020a0:	f006 fe54 	bl	8008d4c <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff fd77 	bl	8001b98 <MCI_GetCurrentFaults>
 80020aa:	b118      	cbz	r0, 80020b4 <TSK_MediumFrequencyTaskM1+0x30>
    Mci[M1].State = FAULT_NOW;
 80020ac:	230a      	movs	r3, #10
 80020ae:	7663      	strb	r3, [r4, #25]
}
 80020b0:	b002      	add	sp, #8
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80020b4:	4620      	mov	r0, r4
 80020b6:	f7ff fd6d 	bl	8001b94 <MCI_GetOccurredFaults>
 80020ba:	bb48      	cbnz	r0, 8002110 <TSK_MediumFrequencyTaskM1+0x8c>
      switch (Mci[M1].State)
 80020bc:	7e63      	ldrb	r3, [r4, #25]
 80020be:	2b11      	cmp	r3, #17
 80020c0:	d8f6      	bhi.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
 80020c2:	a201      	add	r2, pc, #4	; (adr r2, 80020c8 <TSK_MediumFrequencyTaskM1+0x44>)
 80020c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c8:	080021c9 	.word	0x080021c9
 80020cc:	080020b1 	.word	0x080020b1
 80020d0:	080020b1 	.word	0x080020b1
 80020d4:	080020b1 	.word	0x080020b1
 80020d8:	080020b1 	.word	0x080020b1
 80020dc:	080020b1 	.word	0x080020b1
 80020e0:	080021a5 	.word	0x080021a5
 80020e4:	080020b1 	.word	0x080020b1
 80020e8:	0800219b 	.word	0x0800219b
 80020ec:	080020b1 	.word	0x080020b1
 80020f0:	08002111 	.word	0x08002111
 80020f4:	0800218f 	.word	0x0800218f
 80020f8:	080020b1 	.word	0x080020b1
 80020fc:	080020b1 	.word	0x080020b1
 8002100:	080020b1 	.word	0x080020b1
 8002104:	080020b1 	.word	0x080020b1
 8002108:	08002147 	.word	0x08002147
 800210c:	08002119 	.word	0x08002119
      Mci[M1].State = FAULT_OVER;
 8002110:	230b      	movs	r3, #11
 8002112:	7663      	strb	r3, [r4, #25]
}
 8002114:	b002      	add	sp, #8
 8002116:	bd70      	pop	{r4, r5, r6, pc}
            if (MCI_STOP == Mci[M1].DirectCommand)
 8002118:	7e23      	ldrb	r3, [r4, #24]
 800211a:	2b05      	cmp	r3, #5
 800211c:	d064      	beq.n	80021e8 <TSK_MediumFrequencyTaskM1+0x164>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 800211e:	4d45      	ldr	r5, [pc, #276]	; (8002234 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8002120:	2101      	movs	r1, #1
 8002122:	6828      	ldr	r0, [r5, #0]
 8002124:	f000 fbe6 	bl	80028f4 <PWMC_CurrentReadingCalibr>
 8002128:	2800      	cmp	r0, #0
 800212a:	d0c1      	beq.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 800212c:	7e23      	ldrb	r3, [r4, #24]
 800212e:	2b03      	cmp	r3, #3
 8002130:	d071      	beq.n	8002216 <TSK_MediumFrequencyTaskM1+0x192>
                  R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002132:	6828      	ldr	r0, [r5, #0]
 8002134:	2100      	movs	r1, #0
 8002136:	f007 f81d 	bl	8009174 <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 800213a:	2014      	movs	r0, #20
 800213c:	f7ff ff82 	bl	8002044 <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 8002140:	2310      	movs	r3, #16
 8002142:	7663      	strb	r3, [r4, #25]
 8002144:	e7b4      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002146:	7e23      	ldrb	r3, [r4, #24]
 8002148:	2b05      	cmp	r3, #5
 800214a:	d04d      	beq.n	80021e8 <TSK_MediumFrequencyTaskM1+0x164>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 800214c:	f7ff ff80 	bl	8002050 <TSK_ChargeBootCapDelayHasElapsedM1>
 8002150:	2800      	cmp	r0, #0
 8002152:	d0ad      	beq.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002154:	4d37      	ldr	r5, [pc, #220]	; (8002234 <TSK_MediumFrequencyTaskM1+0x1b0>)
 8002156:	6828      	ldr	r0, [r5, #0]
 8002158:	f007 f880 	bl	800925c <R3_2_SwitchOffPWM>
              HALL_Clear(&HALL_M1);
 800215c:	4832      	ldr	r0, [pc, #200]	; (8002228 <TSK_MediumFrequencyTaskM1+0x1a4>)
 800215e:	f7fe fdf3 	bl	8000d48 <HALL_Clear>
              FOC_Clear( M1 );
 8002162:	2000      	movs	r0, #0
 8002164:	f7ff fe9a 	bl	8001e9c <FOC_Clear>
              FOC_InitAdditionalMethods(M1);
 8002168:	2000      	movs	r0, #0
 800216a:	f7ff ff53 	bl	8002014 <FOC_InitAdditionalMethods>
              FOC_CalcCurrRef(M1);
 800216e:	2000      	movs	r0, #0
 8002170:	f7ff ff52 	bl	8002018 <FOC_CalcCurrRef>
              STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1]); /* Init the reference speed to current speed */
 8002174:	4b30      	ldr	r3, [pc, #192]	; (8002238 <TSK_MediumFrequencyTaskM1+0x1b4>)
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	f007 ff6c 	bl	800a054 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 800217c:	482c      	ldr	r0, [pc, #176]	; (8002230 <TSK_MediumFrequencyTaskM1+0x1ac>)
 800217e:	f7ff fccd 	bl	8001b1c <MCI_ExecBufferedCommands>
              Mci[M1].State = RUN;
 8002182:	2306      	movs	r3, #6
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002184:	6828      	ldr	r0, [r5, #0]
              Mci[M1].State = RUN;
 8002186:	7663      	strb	r3, [r4, #25]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002188:	f000 fbb2 	bl	80028f0 <PWMC_SwitchOnPWM>
 800218c:	e790      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 800218e:	7e23      	ldrb	r3, [r4, #24]
 8002190:	2b02      	cmp	r3, #2
 8002192:	d18d      	bne.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002194:	2300      	movs	r3, #0
 8002196:	8323      	strh	r3, [r4, #24]
 8002198:	e78a      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 800219a:	f7ff ff69 	bl	8002070 <TSK_StopPermanencyTimeHasElapsedM1>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d086      	beq.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
 80021a2:	e7f7      	b.n	8002194 <TSK_MediumFrequencyTaskM1+0x110>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80021a4:	7e23      	ldrb	r3, [r4, #24]
 80021a6:	2b05      	cmp	r3, #5
 80021a8:	d01e      	beq.n	80021e8 <TSK_MediumFrequencyTaskM1+0x164>
            MCI_ExecBufferedCommands(&Mci[M1]);
 80021aa:	4821      	ldr	r0, [pc, #132]	; (8002230 <TSK_MediumFrequencyTaskM1+0x1ac>)
 80021ac:	f7ff fcb6 	bl	8001b1c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7ff ff31 	bl	8002018 <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 80021b6:	2d00      	cmp	r5, #0
 80021b8:	f47f af7a 	bne.w	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 80021bc:	481c      	ldr	r0, [pc, #112]	; (8002230 <TSK_MediumFrequencyTaskM1+0x1ac>)
 80021be:	462a      	mov	r2, r5
 80021c0:	2120      	movs	r1, #32
 80021c2:	f7ff fc9f 	bl	8001b04 <MCI_FaultProcessing>
 80021c6:	e773      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 80021c8:	7e23      	ldrb	r3, [r4, #24]
 80021ca:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	f47f af6e 	bne.w	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 80021d4:	4d17      	ldr	r5, [pc, #92]	; (8002234 <TSK_MediumFrequencyTaskM1+0x1b0>)
 80021d6:	6828      	ldr	r0, [r5, #0]
 80021d8:	f890 106e 	ldrb.w	r1, [r0, #110]	; 0x6e
 80021dc:	b9a9      	cbnz	r1, 800220a <TSK_MediumFrequencyTaskM1+0x186>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 80021de:	f000 fb89 	bl	80028f4 <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 80021e2:	2311      	movs	r3, #17
 80021e4:	7663      	strb	r3, [r4, #25]
 80021e6:	e763      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 80021e8:	4b12      	ldr	r3, [pc, #72]	; (8002234 <TSK_MediumFrequencyTaskM1+0x1b0>)
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	f007 f836 	bl	800925c <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 80021f0:	2000      	movs	r0, #0
 80021f2:	f7ff fe53 	bl	8001e9c <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 80021f6:	6830      	ldr	r0, [r6, #0]
 80021f8:	f006 fdc2 	bl	8008d80 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80021fc:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002200:	f7ff ff30 	bl	8002064 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8002204:	2308      	movs	r3, #8
 8002206:	7663      	strb	r3, [r4, #25]
  return;
 8002208:	e752      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 800220a:	4619      	mov	r1, r3
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 800220c:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002210:	f000 fb70 	bl	80028f4 <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002214:	e78d      	b.n	8002132 <TSK_MediumFrequencyTaskM1+0xae>
                  FOC_Clear(M1);
 8002216:	2000      	movs	r0, #0
 8002218:	f7ff fe40 	bl	8001e9c <FOC_Clear>
                  PQD_Clear(pMPM[M1]);
 800221c:	6830      	ldr	r0, [r6, #0]
 800221e:	f006 fdaf 	bl	8008d80 <PQD_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002222:	2300      	movs	r3, #0
 8002224:	8323      	strh	r3, [r4, #24]
 8002226:	e743      	b.n	80020b0 <TSK_MediumFrequencyTaskM1+0x2c>
 8002228:	200000e0 	.word	0x200000e0
 800222c:	20000340 	.word	0x20000340
 8002230:	20000744 	.word	0x20000744
 8002234:	200007a0 	.word	0x200007a0
 8002238:	2000034c 	.word	0x2000034c

0800223c <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 800223c:	4b1d      	ldr	r3, [pc, #116]	; (80022b4 <MC_Scheduler+0x78>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d000      	beq.n	8002246 <MC_Scheduler+0xa>
 8002244:	4770      	bx	lr
{
 8002246:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002248:	4c1b      	ldr	r4, [pc, #108]	; (80022b8 <MC_Scheduler+0x7c>)
 800224a:	8823      	ldrh	r3, [r4, #0]
 800224c:	b193      	cbz	r3, 8002274 <MC_Scheduler+0x38>
      hMFTaskCounterM1--;
 800224e:	3b01      	subs	r3, #1
 8002250:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8002252:	4a1a      	ldr	r2, [pc, #104]	; (80022bc <MC_Scheduler+0x80>)
 8002254:	8813      	ldrh	r3, [r2, #0]
 8002256:	b29b      	uxth	r3, r3
 8002258:	b11b      	cbz	r3, 8002262 <MC_Scheduler+0x26>
      hBootCapDelayCounterM1--;
 800225a:	8813      	ldrh	r3, [r2, #0]
 800225c:	3b01      	subs	r3, #1
 800225e:	b29b      	uxth	r3, r3
 8002260:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002262:	4a17      	ldr	r2, [pc, #92]	; (80022c0 <MC_Scheduler+0x84>)
 8002264:	8813      	ldrh	r3, [r2, #0]
 8002266:	b29b      	uxth	r3, r3
 8002268:	b11b      	cbz	r3, 8002272 <MC_Scheduler+0x36>
      hStopPermanencyCounterM1--;
 800226a:	8813      	ldrh	r3, [r2, #0]
 800226c:	3b01      	subs	r3, #1
 800226e:	b29b      	uxth	r3, r3
 8002270:	8013      	strh	r3, [r2, #0]
}
 8002272:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002274:	4d13      	ldr	r5, [pc, #76]	; (80022c4 <MC_Scheduler+0x88>)
      TSK_MediumFrequencyTaskM1();
 8002276:	f7ff ff05 	bl	8002084 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 800227a:	f7ff fc0b 	bl	8001a94 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 800227e:	4629      	mov	r1, r5
 8002280:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002284:	6883      	ldr	r3, [r0, #8]
 8002286:	4798      	blx	r3
 8002288:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 800228a:	b130      	cbz	r0, 800229a <MC_Scheduler+0x5e>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 800228c:	4629      	mov	r1, r5
 800228e:	220a      	movs	r2, #10
 8002290:	f851 0b08 	ldr.w	r0, [r1], #8
 8002294:	6803      	ldr	r3, [r0, #0]
 8002296:	4798      	blx	r3
 8002298:	b910      	cbnz	r0, 80022a0 <MC_Scheduler+0x64>
      hMFTaskCounterM1 = (uint16_t)MF_TASK_OCCURENCE_TICKS;
 800229a:	2301      	movs	r3, #1
 800229c:	8023      	strh	r3, [r4, #0]
 800229e:	e7d8      	b.n	8002252 <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 80022a0:	4628      	mov	r0, r5
 80022a2:	f006 fa49 	bl	8008738 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 80022a6:	6828      	ldr	r0, [r5, #0]
 80022a8:	89ea      	ldrh	r2, [r5, #14]
 80022aa:	6846      	ldr	r6, [r0, #4]
 80022ac:	68a9      	ldr	r1, [r5, #8]
 80022ae:	230a      	movs	r3, #10
 80022b0:	47b0      	blx	r6
 80022b2:	e7f2      	b.n	800229a <MC_Scheduler+0x5e>
 80022b4:	20000796 	.word	0x20000796
 80022b8:	2000079a 	.word	0x2000079a
 80022bc:	20000798 	.word	0x20000798
 80022c0:	2000079c 	.word	0x2000079c
 80022c4:	20000390 	.word	0x20000390

080022c8 <MC_RunMotorControlTasks>:
{
 80022c8:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 80022ca:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <MC_RunMotorControlTasks+0x10>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	b903      	cbnz	r3, 80022d2 <MC_RunMotorControlTasks+0xa>
}
 80022d0:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 80022d2:	f7ff ffb3 	bl	800223c <MC_Scheduler>
}
 80022d6:	bd08      	pop	{r3, pc}
 80022d8:	20000796 	.word	0x20000796

080022dc <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80022dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint16_t hFOCreturn;
  uint8_t bMotorNbr = 0;

  (void)HALL_CalcElAngle(&HALL_M1);
 80022e0:	4837      	ldr	r0, [pc, #220]	; (80023c0 <TSK_HighFrequencyTask+0xe4>)
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80022e2:	4f38      	ldr	r7, [pc, #224]	; (80023c4 <TSK_HighFrequencyTask+0xe8>)
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80022e4:	4c38      	ldr	r4, [pc, #224]	; (80023c8 <TSK_HighFrequencyTask+0xec>)
{
 80022e6:	b086      	sub	sp, #24
  (void)HALL_CalcElAngle(&HALL_M1);
 80022e8:	f7fe fdda 	bl	8000ea0 <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80022ec:	4b37      	ldr	r3, [pc, #220]	; (80023cc <TSK_HighFrequencyTask+0xf0>)
 80022ee:	6818      	ldr	r0, [r3, #0]
 80022f0:	f007 fe16 	bl	8009f20 <STC_GetSpeedSensor>
 80022f4:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 80022f6:	f007 fdb1 	bl	8009e5c <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80022fa:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 80022fc:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80022fe:	6838      	ldr	r0, [r7, #0]
 8002300:	f000 f9a6 	bl	8002650 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8002304:	f001 fc6a 	bl	8003bdc <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002308:	f001 fc18 	bl	8003b3c <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 800230c:	9803      	ldr	r0, [sp, #12]
 800230e:	f7ff fd11 	bl	8001d34 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002312:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8002314:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002316:	f7ff fd4d 	bl	8001db4 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800231a:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800231e:	9001      	str	r0, [sp, #4]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002320:	b203      	sxth	r3, r0
 8002322:	1ac9      	subs	r1, r1, r3
 8002324:	4b2a      	ldr	r3, [pc, #168]	; (80023d0 <TSK_HighFrequencyTask+0xf4>)
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	f006 fcca 	bl	8008cc0 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800232c:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8002330:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8002334:	1ac9      	subs	r1, r1, r3
 8002336:	4b27      	ldr	r3, [pc, #156]	; (80023d4 <TSK_HighFrequencyTask+0xf8>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002338:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800233a:	6818      	ldr	r0, [r3, #0]
 800233c:	f006 fcc0 	bl	8008cc0 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002340:	f8ad 8008 	strh.w	r8, [sp, #8]
 8002344:	f8ad 000a 	strh.w	r0, [sp, #10]
 8002348:	9902      	ldr	r1, [sp, #8]
 800234a:	4823      	ldr	r0, [pc, #140]	; (80023d8 <TSK_HighFrequencyTask+0xfc>)
 800234c:	f006 f9c4 	bl	80086d8 <Circle_Limitation>
 8002350:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002352:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002354:	fa0f f883 	sxth.w	r8, r3
 8002358:	141d      	asrs	r5, r3, #16
 800235a:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 800235c:	f007 fd86 	bl	8009e6c <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002360:	4631      	mov	r1, r6
 8002362:	9802      	ldr	r0, [sp, #8]
 8002364:	f7ff fd6a 	bl	8001e3c <MCM_Rev_Park>
 8002368:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800236a:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800236c:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800236e:	f000 f971 	bl	8002654 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002372:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002374:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 8002376:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002378:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 800237a:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 800237c:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 800237e:	f8a4 8016 	strh.w	r8, [r4, #22]
  if(hFOCreturn == MC_DURATION)
 8002382:	2901      	cmp	r1, #1
  FOCVars[M1].Vqd = Vqd;
 8002384:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002386:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002388:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 800238a:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 800238e:	8426      	strh	r6, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8002390:	d011      	beq.n	80023b6 <TSK_HighFrequencyTask+0xda>
  GLOBAL_TIMESTAMP++;
 8002392:	4a12      	ldr	r2, [pc, #72]	; (80023dc <TSK_HighFrequencyTask+0x100>)
  if (0U == MCPA_UART_A.Mark)
 8002394:	4812      	ldr	r0, [pc, #72]	; (80023e0 <TSK_HighFrequencyTask+0x104>)
  GLOBAL_TIMESTAMP++;
 8002396:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002398:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 800239c:	3301      	adds	r3, #1
 800239e:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80023a0:	b919      	cbnz	r1, 80023aa <TSK_HighFrequencyTask+0xce>
}
 80023a2:	2000      	movs	r0, #0
 80023a4:	b006      	add	sp, #24
 80023a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCPA_dataLog (&MCPA_UART_A);
 80023aa:	f006 fa89 	bl	80088c0 <MCPA_dataLog>
}
 80023ae:	2000      	movs	r0, #0
 80023b0:	b006      	add	sp, #24
 80023b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 80023b6:	480b      	ldr	r0, [pc, #44]	; (80023e4 <TSK_HighFrequencyTask+0x108>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	f7ff fba3 	bl	8001b04 <MCI_FaultProcessing>
 80023be:	e7e8      	b.n	8002392 <TSK_HighFrequencyTask+0xb6>
 80023c0:	200000e0 	.word	0x200000e0
 80023c4:	200007a0 	.word	0x200007a0
 80023c8:	20000770 	.word	0x20000770
 80023cc:	2000034c 	.word	0x2000034c
 80023d0:	20000348 	.word	0x20000348
 80023d4:	20000344 	.word	0x20000344
 80023d8:	2000002c 	.word	0x2000002c
 80023dc:	20002730 	.word	0x20002730
 80023e0:	20000364 	.word	0x20000364
 80023e4:	20000744 	.word	0x20000744

080023e8 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80023e8:	b570      	push	{r4, r5, r6, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80023ea:	4b1f      	ldr	r3, [pc, #124]	; (8002468 <TSK_SafetyTask_PWMOFF+0x80>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80023ec:	4e1f      	ldr	r6, [pc, #124]	; (800246c <TSK_SafetyTask_PWMOFF+0x84>)
{
 80023ee:	b082      	sub	sp, #8
 80023f0:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80023f2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80023f6:	f006 fbef 	bl	8008bd8 <NTC_CalcAvTemp>
 80023fa:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80023fc:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002400:	f000 fa9c 	bl	800293c <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002404:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002408:	4328      	orrs	r0, r5
 800240a:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 800240c:	b174      	cbz	r4, 800242c <TSK_SafetyTask_PWMOFF+0x44>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 800240e:	4818      	ldr	r0, [pc, #96]	; (8002470 <TSK_SafetyTask_PWMOFF+0x88>)
 8002410:	43ea      	mvns	r2, r5
 8002412:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002416:	b292      	uxth	r2, r2
 8002418:	4629      	mov	r1, r5
 800241a:	9001      	str	r0, [sp, #4]
 800241c:	f7ff fb72 	bl	8001b04 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002420:	9801      	ldr	r0, [sp, #4]
 8002422:	f7ff fc03 	bl	8001c2c <MCI_GetFaultState>
 8002426:	b940      	cbnz	r0, 800243a <TSK_SafetyTask_PWMOFF+0x52>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002428:	b002      	add	sp, #8
 800242a:	bd70      	pop	{r4, r5, r6, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 800242c:	4811      	ldr	r0, [pc, #68]	; (8002474 <TSK_SafetyTask_PWMOFF+0x8c>)
 800242e:	f007 fcd9 	bl	8009de4 <RVBS_CalcAvVbus>
 8002432:	f000 000e 	and.w	r0, r0, #14
 8002436:	4305      	orrs	r5, r0
 8002438:	e7e9      	b.n	800240e <TSK_SafetyTask_PWMOFF+0x26>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800243a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800243e:	f000 fa55 	bl	80028ec <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8002442:	480d      	ldr	r0, [pc, #52]	; (8002478 <TSK_SafetyTask_PWMOFF+0x90>)
 8002444:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002448:	b953      	cbnz	r3, 8002460 <TSK_SafetyTask_PWMOFF+0x78>
    FOC_Clear(bMotor);
 800244a:	4620      	mov	r0, r4
 800244c:	f7ff fd26 	bl	8001e9c <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002450:	4b0a      	ldr	r3, [pc, #40]	; (800247c <TSK_SafetyTask_PWMOFF+0x94>)
 8002452:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8002456:	b002      	add	sp, #8
 8002458:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 800245c:	f006 bc90 	b.w	8008d80 <PQD_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002460:	f006 faf2 	bl	8008a48 <MCPA_flushDataLog>
 8002464:	e7f1      	b.n	800244a <TSK_SafetyTask_PWMOFF+0x62>
 8002466:	bf00      	nop
 8002468:	20000350 	.word	0x20000350
 800246c:	200007a0 	.word	0x200007a0
 8002470:	20000744 	.word	0x20000744
 8002474:	20000000 	.word	0x20000000
 8002478:	20000364 	.word	0x20000364
 800247c:	20000340 	.word	0x20000340

08002480 <TSK_SafetyTask>:
{
 8002480:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <TSK_SafetyTask+0x1c>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d000      	beq.n	800248c <TSK_SafetyTask+0xc>
}
 800248a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 800248c:	2000      	movs	r0, #0
 800248e:	f7ff ffab 	bl	80023e8 <TSK_SafetyTask_PWMOFF>
}
 8002492:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8002496:	f001 bb21 	b.w	8003adc <RCM_ExecUserConv>
 800249a:	bf00      	nop
 800249c:	20000796 	.word	0x20000796

080024a0 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80024a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 80024a2:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <TSK_HardwareFaultTask+0x18>)
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	f006 fed9 	bl	800925c <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80024aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 80024ae:	4803      	ldr	r0, [pc, #12]	; (80024bc <TSK_HardwareFaultTask+0x1c>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	2180      	movs	r1, #128	; 0x80
 80024b4:	f7ff bb26 	b.w	8001b04 <MCI_FaultProcessing>
 80024b8:	200007a0 	.word	0x200007a0
 80024bc:	20000744 	.word	0x20000744

080024c0 <startMediumFrequencyTask>:

/* startMediumFrequencyTask function */
void startMediumFrequencyTask(void const * argument)
{
 80024c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MF task 1 */
  /* Infinite loop */
  for (;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 80024c2:	2001      	movs	r0, #1
 80024c4:	f005 ff8c 	bl	80083e0 <vTaskDelay>
    MC_RunMotorControlTasks();
 80024c8:	f7ff fefe 	bl	80022c8 <MC_RunMotorControlTasks>
  for (;;)
 80024cc:	e7f9      	b.n	80024c2 <startMediumFrequencyTask+0x2>
 80024ce:	bf00      	nop

080024d0 <StartSafetyTask>:
  /* USER CODE END MF task 1 */
}

/* startSafetyTask function */
void StartSafetyTask(void const * argument)
{
 80024d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SF task 1 */
  /* Infinite loop */
  for (;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 80024d2:	2001      	movs	r0, #1
 80024d4:	f005 ff84 	bl	80083e0 <vTaskDelay>
    TSK_SafetyTask();
 80024d8:	f7ff ffd2 	bl	8002480 <TSK_SafetyTask>
  for (;;)
 80024dc:	e7f9      	b.n	80024d2 <StartSafetyTask+0x2>
 80024de:	bf00      	nop

080024e0 <UI_HandleStartStopButton_cb>:
  }
  /* USER CODE END SF task 1 */
}

__weak void UI_HandleStartStopButton_cb (void)
{
 80024e0:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 80024e2:	f7ff facd 	bl	8001a80 <MC_GetSTMStateMotor1>
 80024e6:	b918      	cbnz	r0, 80024f0 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 80024e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 80024ec:	f7ff babc 	b.w	8001a68 <MC_StartMotor1>
}
 80024f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 80024f4:	f7ff babe 	b.w	8001a74 <MC_StopMotor1>

080024f8 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80024f8:	b4f0      	push	{r4, r5, r6, r7}
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80024fa:	4941      	ldr	r1, [pc, #260]	; (8002600 <mc_lock_pins+0x108>)
 80024fc:	f04f 1401 	mov.w	r4, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002500:	2601      	movs	r6, #1
 8002502:	b090      	sub	sp, #64	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002504:	61cc      	str	r4, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002506:	61ce      	str	r6, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002508:	61cc      	str	r4, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 800250a:	69ca      	ldr	r2, [r1, #28]
 800250c:	920f      	str	r2, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800250e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
  (void) temp;
 8002512:	980f      	ldr	r0, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002514:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002518:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800251c:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800251e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002520:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002522:	69da      	ldr	r2, [r3, #28]
 8002524:	920e      	str	r2, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002526:	4a37      	ldr	r2, [pc, #220]	; (8002604 <mc_lock_pins+0x10c>)
  (void) temp;
 8002528:	980e      	ldr	r0, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800252a:	4837      	ldr	r0, [pc, #220]	; (8002608 <mc_lock_pins+0x110>)
 800252c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800252e:	2508      	movs	r5, #8
 8002530:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002532:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002534:	69d0      	ldr	r0, [r2, #28]
 8002536:	900d      	str	r0, [sp, #52]	; 0x34
  (void) temp;
 8002538:	980d      	ldr	r0, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, PinMask);
 800253a:	f44f 6580 	mov.w	r5, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800253e:	f44f 3082 	mov.w	r0, #66560	; 0x10400
 8002542:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002544:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002546:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002548:	69d7      	ldr	r7, [r2, #28]
 800254a:	970c      	str	r7, [sp, #48]	; 0x30
  (void) temp;
 800254c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800254e:	4f2f      	ldr	r7, [pc, #188]	; (800260c <mc_lock_pins+0x114>)
 8002550:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002552:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8002556:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800255a:	61df      	str	r7, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800255c:	69df      	ldr	r7, [r3, #28]
 800255e:	970b      	str	r7, [sp, #44]	; 0x2c
  (void) temp;
 8002560:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002562:	f44f 7c00 	mov.w	ip, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002566:	f44f 3781 	mov.w	r7, #66048	; 0x10200
 800256a:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800256c:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002570:	61df      	str	r7, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002572:	69df      	ldr	r7, [r3, #28]
 8002574:	970a      	str	r7, [sp, #40]	; 0x28
  (void) temp;
 8002576:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002578:	4f25      	ldr	r7, [pc, #148]	; (8002610 <mc_lock_pins+0x118>)
 800257a:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800257c:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8002580:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002584:	61df      	str	r7, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002586:	69df      	ldr	r7, [r3, #28]
 8002588:	9709      	str	r7, [sp, #36]	; 0x24
  (void) temp;
 800258a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800258c:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800258e:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002590:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002592:	69d7      	ldr	r7, [r2, #28]
 8002594:	9708      	str	r7, [sp, #32]
  (void) temp;
 8002596:	9f08      	ldr	r7, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002598:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800259a:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800259c:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800259e:	69d8      	ldr	r0, [r3, #28]
 80025a0:	9007      	str	r0, [sp, #28]
  (void) temp;
 80025a2:	9807      	ldr	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025a4:	481b      	ldr	r0, [pc, #108]	; (8002614 <mc_lock_pins+0x11c>)
 80025a6:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025a8:	2502      	movs	r5, #2
 80025aa:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025ac:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025ae:	69d2      	ldr	r2, [r2, #28]
 80025b0:	9206      	str	r2, [sp, #24]
  (void) temp;
 80025b2:	9a06      	ldr	r2, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025b4:	4a18      	ldr	r2, [pc, #96]	; (8002618 <mc_lock_pins+0x120>)
 80025b6:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025b8:	2780      	movs	r7, #128	; 0x80
 80025ba:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025bc:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	9205      	str	r2, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025c2:	2704      	movs	r7, #4
  (void) temp;
 80025c4:	9a05      	ldr	r2, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025c6:	4a15      	ldr	r2, [pc, #84]	; (800261c <mc_lock_pins+0x124>)
 80025c8:	61ca      	str	r2, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025ca:	61cf      	str	r7, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025cc:	61ca      	str	r2, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025ce:	69ca      	ldr	r2, [r1, #28]
 80025d0:	9204      	str	r2, [sp, #16]
  (void) temp;
 80025d2:	9a04      	ldr	r2, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025d4:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025d6:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025d8:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025da:	69da      	ldr	r2, [r3, #28]
 80025dc:	9203      	str	r2, [sp, #12]
  (void) temp;
 80025de:	9a03      	ldr	r2, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025e0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025e2:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025e4:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	9302      	str	r3, [sp, #8]
  (void) temp;
 80025ea:	9b02      	ldr	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025ec:	61c8      	str	r0, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80025ee:	61cd      	str	r5, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80025f0:	61c8      	str	r0, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 80025f2:	69cb      	ldr	r3, [r1, #28]
 80025f4:	9301      	str	r3, [sp, #4]
  (void) temp;
 80025f6:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_TEMPERATURE_GPIO_Port, M1_TEMPERATURE_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 80025f8:	b010      	add	sp, #64	; 0x40
 80025fa:	bcf0      	pop	{r4, r5, r6, r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	48000800 	.word	0x48000800
 8002604:	48000400 	.word	0x48000400
 8002608:	00010008 	.word	0x00010008
 800260c:	00010100 	.word	0x00010100
 8002610:	00010040 	.word	0x00010040
 8002614:	00010002 	.word	0x00010002
 8002618:	00010080 	.word	0x00010080
 800261c:	00010004 	.word	0x00010004

08002620 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002620:	b508      	push	{r3, lr}

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002622:	4803      	ldr	r0, [pc, #12]	; (8002630 <MX_MotorControl_Init+0x10>)
 8002624:	f7ff fc74 	bl	8001f10 <MCboot>
  mc_lock_pins();
}
 8002628:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 800262c:	f7ff bf64 	b.w	80024f8 <mc_lock_pins>
 8002630:	20001930 	.word	0x20001930

08002634 <vPortSetupTimerInterrupt>:

void vPortSetupTimerInterrupt( void )
{
 8002634:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  ( void )HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002636:	f003 fc11 	bl	8005e5c <HAL_RCC_GetHCLKFreq>
 800263a:	4b04      	ldr	r3, [pc, #16]	; (800264c <vPortSetupTimerInterrupt+0x18>)
 800263c:	fba3 3000 	umull	r3, r0, r3, r0
 8002640:	09c0      	lsrs	r0, r0, #7
}
 8002642:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ( void )HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002646:	f002 be45 	b.w	80052d4 <HAL_SYSTICK_Config>
 800264a:	bf00      	nop
 800264c:	10624dd3 	.word	0x10624dd3

08002650 <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002650:	6803      	ldr	r3, [r0, #0]
 8002652:	4718      	bx	r3

08002654 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002654:	b510      	push	{r4, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002656:	f8b0 4060 	ldrh.w	r4, [r0, #96]	; 0x60
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800265a:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
{
 800265c:	b082      	sub	sp, #8
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 800265e:	ea4f 4c21 	mov.w	ip, r1, asr #16
{
 8002662:	9101      	str	r1, [sp, #4]
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002664:	fb04 fc0c 	mul.w	ip, r4, ip
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002668:	b209      	sxth	r1, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 800266a:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800266e:	fb03 f101 	mul.w	r1, r3, r1

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8002672:	eb01 034c 	add.w	r3, r1, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002676:	ebc1 014c 	rsb	r1, r1, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 800267a:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 800267e:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8002682:	f1b3 3fff 	cmp.w	r3, #4294967295
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002686:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 800268a:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 800268e:	ea4f 0262 	mov.w	r2, r2, asr #1
    if (wY < 0)
 8002692:	f2c0 8089 	blt.w	80027a8 <PWMC_SetPhaseVoltage+0x154>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8002696:	f1b1 3fff 	cmp.w	r1, #4294967295
 800269a:	db5a      	blt.n	8002752 <PWMC_SetPhaseVoltage+0xfe>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800269c:	ebbe 0e02 	subs.w	lr, lr, r2
 80026a0:	bf44      	itt	mi
 80026a2:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80026a6:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80026aa:	2900      	cmp	r1, #0
 80026ac:	bfbc      	itt	lt
 80026ae:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 80026b2:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bfb8      	it	lt
 80026ba:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80026be:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80026c2:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 80026c6:	bfb8      	it	lt
 80026c8:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_2;
 80026cc:	f04f 0c01 	mov.w	ip, #1
        wTimePhB = wTimePhA + (wZ / 131072);
 80026d0:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 80026d4:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_2;
 80026d8:	f880 c06a 	strb.w	ip, [r0, #106]	; 0x6a

        pHandle->lowDuty = (uint16_t)wTimePhB;
 80026dc:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
        pHandle->midDuty = (uint16_t)wTimePhA;
 80026e0:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
        pHandle->highDuty = (uint16_t)wTimePhC;
 80026e4:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 80026e8:	f8b0 405e 	ldrh.w	r4, [r0, #94]	; 0x5e
 80026ec:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80026f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 80026f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80026f8:	b292      	uxth	r2, r2
 80026fa:	b289      	uxth	r1, r1
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	2c01      	cmp	r4, #1
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002700:	87c2      	strh	r2, [r0, #62]	; 0x3e
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002702:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002706:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
    if (1U == pHandle->DTTest)
 800270a:	d11b      	bne.n	8002744 <PWMC_SetPhaseVoltage+0xf0>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 800270c:	f9b0 4050 	ldrsh.w	r4, [r0, #80]	; 0x50
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
      }

      if (pHandle->Ib > 0)
 8002710:	f9b0 c052 	ldrsh.w	ip, [r0, #82]	; 0x52
      if (pHandle->Ia > 0)
 8002714:	2c00      	cmp	r4, #0
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002716:	f8b0 4062 	ldrh.w	r4, [r0, #98]	; 0x62
 800271a:	bfcc      	ite	gt
 800271c:	1912      	addgt	r2, r2, r4
        pHandle->CntPhA -= pHandle->DTCompCnt;
 800271e:	1b12      	suble	r2, r2, r4
      if (pHandle->Ib > 0)
 8002720:	f1bc 0f00 	cmp.w	ip, #0
      {
        pHandle->CntPhB += pHandle->DTCompCnt;
 8002724:	bfcc      	ite	gt
 8002726:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002728:	1b09      	suble	r1, r1, r4
 800272a:	b289      	uxth	r1, r1
 800272c:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
      }

      if (pHandle->Ic > 0)
 8002730:	f9b0 1054 	ldrsh.w	r1, [r0, #84]	; 0x54
 8002734:	2900      	cmp	r1, #0
        pHandle->CntPhA -= pHandle->DTCompCnt;
 8002736:	b292      	uxth	r2, r2
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002738:	bfcc      	ite	gt
 800273a:	191b      	addgt	r3, r3, r4
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 800273c:	1b1b      	suble	r3, r3, r4
 800273e:	87c2      	strh	r2, [r0, #62]	; 0x3e
 8002740:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
      }
    }

    CntPhA = pHandle->CntPhA;
 8002744:	4968      	ldr	r1, [pc, #416]	; (80028e8 <PWMC_SetPhaseVoltage+0x294>)
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002746:	6943      	ldr	r3, [r0, #20]
    CntPhA = pHandle->CntPhA;
 8002748:	800a      	strh	r2, [r1, #0]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 800274a:	b002      	add	sp, #8
 800274c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002750:	4718      	bx	r3
        if ( wX <= 0 )
 8002752:	f1bc 0f00 	cmp.w	ip, #0
 8002756:	dd4f      	ble.n	80027f8 <PWMC_SetPhaseVoltage+0x1a4>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002758:	ebbc 0e02 	subs.w	lr, ip, r2
 800275c:	bf44      	itt	mi
 800275e:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002762:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002766:	2900      	cmp	r1, #0
 8002768:	bfb8      	it	lt
 800276a:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_1;
 800276e:	f04f 0300 	mov.w	r3, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8002772:	bfb8      	it	lt
 8002774:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_1;
 8002778:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800277c:	08a2      	lsrs	r2, r4, #2
          wTimePhC = wTimePhB - (wX / 131072);
 800277e:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002782:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002786:	bfb8      	it	lt
 8002788:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 800278c:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002790:	bfb8      	it	lt
 8002792:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002796:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 800279a:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
          pHandle->midDuty = (uint16_t)wTimePhB;
 800279e:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
          pHandle->highDuty = (uint16_t)wTimePhC;
 80027a2:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
 80027a6:	e79f      	b.n	80026e8 <PWMC_SetPhaseVoltage+0x94>
      if (wZ < 0)
 80027a8:	f1b1 3fff 	cmp.w	r1, #4294967295
 80027ac:	db75      	blt.n	800289a <PWMC_SetPhaseVoltage+0x246>
        if (wX <= 0)
 80027ae:	f1bc 0f00 	cmp.w	ip, #0
 80027b2:	dd4a      	ble.n	800284a <PWMC_SetPhaseVoltage+0x1f6>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80027b4:	ebbe 0e0c 	subs.w	lr, lr, ip
 80027b8:	bf48      	it	mi
 80027ba:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 80027be:	f04f 0202 	mov.w	r2, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80027c2:	bf48      	it	mi
 80027c4:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bfb8      	it	lt
 80027cc:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 80027d0:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80027d4:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80027d8:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 80027dc:	bfb8      	it	lt
 80027de:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 80027e2:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80027e6:	eb03 416c 	add.w	r1, r3, ip, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 80027ea:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
          pHandle->midDuty = (uint16_t)wTimePhC;
 80027ee:	f8a0 3048 	strh.w	r3, [r0, #72]	; 0x48
          pHandle->highDuty = (uint16_t)wTimePhA;
 80027f2:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
 80027f6:	e777      	b.n	80026e8 <PWMC_SetPhaseVoltage+0x94>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80027f8:	ebbe 0e0c 	subs.w	lr, lr, ip
 80027fc:	bf44      	itt	mi
 80027fe:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002802:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002806:	2b00      	cmp	r3, #0
 8002808:	bfb8      	it	lt
 800280a:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_6;
 800280e:	f04f 0205 	mov.w	r2, #5
          wTimePhC = wTimePhA - (wY / 131072);
 8002812:	bfb8      	it	lt
 8002814:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          pHandle->Sector = SECTOR_6;
 8002818:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
          wTimePhB = wTimePhC + (wX / 131072);
 800281c:	f1bc 0100 	subs.w	r1, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002820:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8002824:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002828:	bfb8      	it	lt
 800282a:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 800282e:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002832:	bfb8      	it	lt
 8002834:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 8002838:	eb03 4161 	add.w	r1, r3, r1, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 800283c:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002840:	f8a0 3048 	strh.w	r3, [r0, #72]	; 0x48
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002844:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
 8002848:	e74e      	b.n	80026e8 <PWMC_SetPhaseVoltage+0x94>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800284a:	ebbc 0e02 	subs.w	lr, ip, r2
 800284e:	bf44      	itt	mi
 8002850:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002854:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002858:	2900      	cmp	r1, #0
 800285a:	bfb8      	it	lt
 800285c:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002860:	f04f 0303 	mov.w	r3, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8002864:	bfb8      	it	lt
 8002866:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_4;
 800286a:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800286e:	08a2      	lsrs	r2, r4, #2
          wTimePhC = wTimePhB - (wX / 131072);
 8002870:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002874:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002878:	bfb8      	it	lt
 800287a:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 800287e:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002882:	bfb8      	it	lt
 8002884:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002888:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800288c:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002890:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002894:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
 8002898:	e726      	b.n	80026e8 <PWMC_SetPhaseVoltage+0x94>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800289a:	ebbe 0e02 	subs.w	lr, lr, r2
 800289e:	bf44      	itt	mi
 80028a0:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80028a4:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80028a8:	2900      	cmp	r1, #0
 80028aa:	bfbc      	itt	lt
 80028ac:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 80028b0:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	bfb8      	it	lt
 80028b8:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80028bc:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80028c0:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80028c4:	bfb8      	it	lt
 80028c6:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_5;
 80028ca:	f04f 0c04 	mov.w	ip, #4
        wTimePhB = wTimePhA + (wZ / 131072);
 80028ce:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80028d2:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_5;
 80028d6:	f880 c06a 	strb.w	ip, [r0, #106]	; 0x6a
        pHandle->lowDuty = (uint16_t)wTimePhC;
 80028da:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
        pHandle->midDuty = (uint16_t)wTimePhA;
 80028de:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
        pHandle->highDuty = (uint16_t)wTimePhB;
 80028e2:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
 80028e6:	e6ff      	b.n	80026e8 <PWMC_SetPhaseVoltage+0x94>
 80028e8:	20001934 	.word	0x20001934

080028ec <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 80028ec:	6843      	ldr	r3, [r0, #4]
 80028ee:	4718      	bx	r3

080028f0 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 80028f0:	6883      	ldr	r3, [r0, #8]
 80028f2:	4718      	bx	r3

080028f4 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 80028f4:	b510      	push	{r4, lr}
 80028f6:	4604      	mov	r4, r0
 80028f8:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 80028fa:	b199      	cbz	r1, 8002924 <PWMC_CurrentReadingCalibr+0x30>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 80028fc:	2901      	cmp	r1, #1
 80028fe:	d002      	beq.n	8002906 <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002900:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002902:	b002      	add	sp, #8
 8002904:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002906:	f8b0 304e 	ldrh.w	r3, [r0, #78]	; 0x4e
 800290a:	b19b      	cbz	r3, 8002934 <PWMC_CurrentReadingCalibr+0x40>
        pHandle->OffCalibrWaitTimeCounter--;
 800290c:	3b01      	subs	r3, #1
 800290e:	b29b      	uxth	r3, r3
 8002910:	9101      	str	r1, [sp, #4]
 8002912:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f2      	bne.n	8002900 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 800291a:	68c3      	ldr	r3, [r0, #12]
 800291c:	4798      	blx	r3
          retVal = true;
 800291e:	9901      	ldr	r1, [sp, #4]
 8002920:	4608      	mov	r0, r1
 8002922:	e7ee      	b.n	8002902 <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 8002924:	f7ff ffe2 	bl	80028ec <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8002928:	4620      	mov	r0, r4
 800292a:	68e3      	ldr	r3, [r4, #12]
 800292c:	4798      	blx	r3
      retVal = true;
 800292e:	2001      	movs	r0, #1
}
 8002930:	b002      	add	sp, #8
 8002932:	bd10      	pop	{r4, pc}
        retVal = true;
 8002934:	4608      	mov	r0, r1
}
 8002936:	b002      	add	sp, #8
 8002938:	bd10      	pop	{r4, pc}
 800293a:	bf00      	nop

0800293c <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 800293c:	6983      	ldr	r3, [r0, #24]
 800293e:	4718      	bx	r3

08002940 <RI_SetRegCommandParser>:

static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);
__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8002944:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8002948:	2300      	movs	r3, #0
    uint8_t accessResult;
    while (rxLength > 0)
 800294a:	429a      	cmp	r2, r3
    uint8_t * txData = pHandle->txBuffer;
 800294c:	e9d0 c501 	ldrd	ip, r5, [r0, #4]
{
 8002950:	b085      	sub	sp, #20
 8002952:	4607      	mov	r7, r0
    pHandle->txLength = 0;
 8002954:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0)
 8002956:	dd65      	ble.n	8002a24 <RI_SetRegCommandParser+0xe4>
              uint32_t torque;
              uint16_t duration;

              torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
              duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002958:	f8df a36c 	ldr.w	sl, [pc, #876]	; 8002cc8 <RI_SetRegCommandParser+0x388>
  uint8_t retVal = MCP_CMD_OK;
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	eb05 0901 	add.w	r9, r5, r1
 8002962:	f1c5 0b01 	rsb	fp, r5, #1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002966:	4664      	mov	r4, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002968:	b296      	uxth	r6, r2
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 800296a:	f834 0b02 	ldrh.w	r0, [r4], #2
    switch (typeID)
 800296e:	f000 0138 	and.w	r1, r0, #56	; 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002972:	1eb2      	subs	r2, r6, #2
    uint16_t regID = dataID & REG_MASK;
 8002974:	f020 0307 	bic.w	r3, r0, #7
    switch (typeID)
 8002978:	3908      	subs	r1, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 800297a:	fa1f f882 	uxth.w	r8, r2
    uint16_t regID = dataID & REG_MASK;
 800297e:	b29b      	uxth	r3, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002980:	b212      	sxth	r2, r2
    switch (typeID)
 8002982:	2920      	cmp	r1, #32
 8002984:	d812      	bhi.n	80029ac <RI_SetRegCommandParser+0x6c>
 8002986:	e8df f001 	tbb	[pc, r1]
 800298a:	11b1      	.short	0x11b1
 800298c:	11111111 	.word	0x11111111
 8002990:	11861111 	.word	0x11861111
 8002994:	11111111 	.word	0x11111111
 8002998:	11bd1111 	.word	0x11bd1111
 800299c:	11111111 	.word	0x11111111
 80029a0:	11651111 	.word	0x11651111
 80029a4:	11111111 	.word	0x11111111
 80029a8:	1111      	.short	0x1111
 80029aa:	27          	.byte	0x27
 80029ab:	00          	.byte	0x00
 80029ac:	2007      	movs	r0, #7
        if ((1U == number_of_item) && (0 == rxLength))
 80029ae:	eb05 030b 	add.w	r3, r5, fp
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d031      	beq.n	8002a1c <RI_SetRegCommandParser+0xdc>
        if (txSyncFreeSpace !=0 )
 80029b8:	454d      	cmp	r5, r9
 80029ba:	f000 80b2 	beq.w	8002b22 <RI_SetRegCommandParser+0x1e2>
          *txData = accessResult;
 80029be:	f805 0b01 	strb.w	r0, [r5], #1
          pHandle->txLength++;
 80029c2:	89fb      	ldrh	r3, [r7, #14]
 80029c4:	3301      	adds	r3, #1
 80029c6:	81fb      	strh	r3, [r7, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80029c8:	2800      	cmp	r0, #0
 80029ca:	f040 80ae 	bne.w	8002b2a <RI_SetRegCommandParser+0x1ea>
    while (rxLength > 0)
 80029ce:	2a00      	cmp	r2, #0
 80029d0:	f340 8290 	ble.w	8002ef4 <RI_SetRegCommandParser+0x5b4>
 80029d4:	46a4      	mov	ip, r4
 80029d6:	e7c6      	b.n	8002966 <RI_SetRegCommandParser+0x26>
        *size = rawSize + 2U;
 80029d8:	f8bc 6002 	ldrh.w	r6, [ip, #2]
 80029dc:	3602      	adds	r6, #2
 80029de:	b2b6      	uxth	r6, r6
        if (*size > dataAvailable )
 80029e0:	4296      	cmp	r6, r2
 80029e2:	f300 81ae 	bgt.w	8002d42 <RI_SetRegCommandParser+0x402>
          switch (regID)
 80029e6:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 80029ea:	f000 81ef 	beq.w	8002dcc <RI_SetRegCommandParser+0x48c>
 80029ee:	d91e      	bls.n	8002a2e <RI_SetRegCommandParser+0xee>
 80029f0:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80029f4:	f000 81de 	beq.w	8002db4 <RI_SetRegCommandParser+0x474>
 80029f8:	f5b3 6fa5 	cmp.w	r3, #1320	; 0x528
 80029fc:	f040 8189 	bne.w	8002d12 <RI_SetRegCommandParser+0x3d2>
              break;
            }

            case MC_REG_ASYNC_UARTA:
            {
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002a00:	48ad      	ldr	r0, [pc, #692]	; (8002cb8 <RI_SetRegCommandParser+0x378>)
 8002a02:	f10c 0104 	add.w	r1, ip, #4
 8002a06:	f006 f84d 	bl	8008aa4 <MCPA_cfgLog>
        if ((1U == number_of_item) && (0 == rxLength))
 8002a0a:	eb05 030b 	add.w	r3, r5, fp
 8002a0e:	b2db      	uxtb	r3, r3
      rxLength = (int16_t) (rxLength - size);
 8002a10:	eba8 0206 	sub.w	r2, r8, r6
        if ((1U == number_of_item) && (0 == rxLength))
 8002a14:	2b01      	cmp	r3, #1
      rxData = rxData+size;
 8002a16:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002a18:	b212      	sxth	r2, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8002a1a:	d1cd      	bne.n	80029b8 <RI_SetRegCommandParser+0x78>
 8002a1c:	2a00      	cmp	r2, #0
 8002a1e:	d1cb      	bne.n	80029b8 <RI_SetRegCommandParser+0x78>
      if (MCP_CMD_OK == retVal)
 8002a20:	2800      	cmp	r0, #0
 8002a22:	d17f      	bne.n	8002b24 <RI_SetRegCommandParser+0x1e4>
      pHandle->txLength = 0;
 8002a24:	2000      	movs	r0, #0
 8002a26:	81f8      	strh	r0, [r7, #14]
}
 8002a28:	b005      	add	sp, #20
 8002a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a2e:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8002a32:	f000 81ac 	beq.w	8002d8e <RI_SetRegCommandParser+0x44e>
 8002a36:	f200 816c 	bhi.w	8002d12 <RI_SetRegCommandParser+0x3d2>
 8002a3a:	2ba8      	cmp	r3, #168	; 0xa8
 8002a3c:	d004      	beq.n	8002a48 <RI_SetRegCommandParser+0x108>
 8002a3e:	f240 8163 	bls.w	8002d08 <RI_SetRegCommandParser+0x3c8>
 8002a42:	2be8      	cmp	r3, #232	; 0xe8
 8002a44:	f040 8165 	bne.w	8002d12 <RI_SetRegCommandParser+0x3d2>
      rxLength = (int16_t) (rxLength - size);
 8002a48:	eba8 0206 	sub.w	r2, r8, r6
      rxData = rxData+size;
 8002a4c:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002a4e:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_RO_REG;
 8002a50:	2004      	movs	r0, #4
 8002a52:	e7ac      	b.n	80029ae <RI_SetRegCommandParser+0x6e>

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002a54:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 81e0 	beq.w	8002e1e <RI_SetRegCommandParser+0x4de>
 8002a5e:	2a01      	cmp	r2, #1
 8002a60:	f340 8169 	ble.w	8002d36 <RI_SetRegCommandParser+0x3f6>
 8002a64:	f10c 0003 	add.w	r0, ip, #3
 8002a68:	ea6f 0c0c 	mvn.w	ip, ip
 8002a6c:	e002      	b.n	8002a74 <RI_SetRegCommandParser+0x134>
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	f340 815b 	ble.w	8002d2a <RI_SetRegCommandParser+0x3ea>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
 8002a74:	eb0c 0300 	add.w	r3, ip, r0
 8002a78:	4606      	mov	r6, r0
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002a7a:	f910 1b01 	ldrsb.w	r1, [r0], #1
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2900      	cmp	r1, #0
 8002a82:	d1f4      	bne.n	8002a6e <RI_SetRegCommandParser+0x12e>
      rxData = rxData+size;
 8002a84:	461a      	mov	r2, r3
      rxLength = (int16_t) (rxLength - size);
 8002a86:	eba8 0303 	sub.w	r3, r8, r3
      rxData = rxData+size;
 8002a8a:	4414      	add	r4, r2
      rxLength = (int16_t) (rxLength - size);
 8002a8c:	b21a      	sxth	r2, r3
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	7033      	strb	r3, [r6, #0]
        retVal = MCP_ERROR_RO_REG;
 8002a92:	2004      	movs	r0, #4
 8002a94:	e78b      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002a96:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8002a9a:	f8bc 1002 	ldrh.w	r1, [ip, #2]
        switch (regID)
 8002a9e:	f000 8219 	beq.w	8002ed4 <RI_SetRegCommandParser+0x594>
 8002aa2:	f200 808f 	bhi.w	8002bc4 <RI_SetRegCommandParser+0x284>
 8002aa6:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002aaa:	f000 821e 	beq.w	8002eea <RI_SetRegCommandParser+0x5aa>
 8002aae:	d95c      	bls.n	8002b6a <RI_SetRegCommandParser+0x22a>
 8002ab0:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002ab4:	f000 81d3 	beq.w	8002e5e <RI_SetRegCommandParser+0x51e>
 8002ab8:	d978      	bls.n	8002bac <RI_SetRegCommandParser+0x26c>
 8002aba:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002abe:	d046      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002ac0:	d93a      	bls.n	8002b38 <RI_SetRegCommandParser+0x1f8>
 8002ac2:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8002ac6:	d148      	bne.n	8002b5a <RI_SetRegCommandParser+0x21a>
            currComp = MCI_GetIqdref(pMCIN);
 8002ac8:	4650      	mov	r0, sl
 8002aca:	9101      	str	r1, [sp, #4]
      rxData = rxData+size;
 8002acc:	f10c 0404 	add.w	r4, ip, #4
            currComp = MCI_GetIqdref(pMCIN);
 8002ad0:	f7ff f8f8 	bl	8001cc4 <MCI_GetIqdref>
            currComp.q = (int16_t)regdata16;
 8002ad4:	9901      	ldr	r1, [sp, #4]
            currComp = MCI_GetIqdref(pMCIN);
 8002ad6:	9003      	str	r0, [sp, #12]
            currComp.q = (int16_t)regdata16;
 8002ad8:	f8ad 100c 	strh.w	r1, [sp, #12]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8002adc:	4650      	mov	r0, sl
 8002ade:	9903      	ldr	r1, [sp, #12]
 8002ae0:	f7ff f806 	bl	8001af0 <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 8002ae4:	1f32      	subs	r2, r6, #4
 8002ae6:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002ae8:	2000      	movs	r0, #0
 8002aea:	e760      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
        switch (regID)
 8002aec:	2b48      	cmp	r3, #72	; 0x48
 8002aee:	f000 8122 	beq.w	8002d36 <RI_SetRegCommandParser+0x3f6>
 8002af2:	2b88      	cmp	r3, #136	; 0x88
 8002af4:	f000 812d 	beq.w	8002d52 <RI_SetRegCommandParser+0x412>
      rxLength = (int16_t) (rxLength - size);
 8002af8:	1ef2      	subs	r2, r6, #3
 8002afa:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002afc:	f10c 0403 	add.w	r4, ip, #3
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002b00:	2005      	movs	r0, #5
            break;
 8002b02:	e754      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
        switch (regID)
 8002b04:	2b58      	cmp	r3, #88	; 0x58
 8002b06:	f000 811e 	beq.w	8002d46 <RI_SetRegCommandParser+0x406>
 8002b0a:	2b98      	cmp	r3, #152	; 0x98
 8002b0c:	f000 812d 	beq.w	8002d6a <RI_SetRegCommandParser+0x42a>
 8002b10:	2b18      	cmp	r3, #24
 8002b12:	f000 8118 	beq.w	8002d46 <RI_SetRegCommandParser+0x406>
      rxLength = (int16_t) (rxLength - size);
 8002b16:	1fb2      	subs	r2, r6, #6
 8002b18:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002b1a:	f10c 0406 	add.w	r4, ip, #6
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002b1e:	2005      	movs	r0, #5
            break;
 8002b20:	e745      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002b22:	2008      	movs	r0, #8
}
 8002b24:	b005      	add	sp, #20
 8002b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002b2a:	2807      	cmp	r0, #7
 8002b2c:	f040 80f7 	bne.w	8002d1e <RI_SetRegCommandParser+0x3de>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002b30:	2001      	movs	r0, #1
}
 8002b32:	b005      	add	sp, #20
 8002b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b38:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 8002b3c:	d007      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002b3e:	d931      	bls.n	8002ba4 <RI_SetRegCommandParser+0x264>
 8002b40:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002b44:	d003      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002b46:	d927      	bls.n	8002b98 <RI_SetRegCommandParser+0x258>
 8002b48:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8002b4c:	d107      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
      rxLength = (int16_t) (rxLength - size);
 8002b4e:	1f32      	subs	r2, r6, #4
 8002b50:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002b52:	f10c 0404 	add.w	r4, ip, #4
            retVal = MCP_ERROR_RO_REG;
 8002b56:	2004      	movs	r0, #4
            break;
 8002b58:	e729      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002b5a:	f240 8097 	bls.w	8002c8c <RI_SetRegCommandParser+0x34c>
      rxLength = (int16_t) (rxLength - size);
 8002b5e:	1f32      	subs	r2, r6, #4
 8002b60:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002b62:	f10c 0404 	add.w	r4, ip, #4
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002b66:	2005      	movs	r0, #5
            break;
 8002b68:	e721      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002b6a:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002b6e:	f000 8181 	beq.w	8002e74 <RI_SetRegCommandParser+0x534>
 8002b72:	d97b      	bls.n	8002c6c <RI_SetRegCommandParser+0x32c>
 8002b74:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002b78:	f000 8192 	beq.w	8002ea0 <RI_SetRegCommandParser+0x560>
 8002b7c:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8002b80:	d1ed      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 8002b82:	4b4e      	ldr	r3, [pc, #312]	; (8002cbc <RI_SetRegCommandParser+0x37c>)
 8002b84:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002b86:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	f006 f85c 	bl	8008c48 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8002b90:	1f32      	subs	r2, r6, #4
 8002b92:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002b94:	2000      	movs	r0, #0
            break;
 8002b96:	e70a      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002b98:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 8002b9c:	f5b0 6ff2 	cmp.w	r0, #1936	; 0x790
 8002ba0:	d1dd      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002ba2:	e7d4      	b.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002ba4:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 8002ba8:	d0d1      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002baa:	e7d8      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002bac:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8002bb0:	f000 8181 	beq.w	8002eb6 <RI_SetRegCommandParser+0x576>
 8002bb4:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002bb8:	d1d1      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8002bba:	4b41      	ldr	r3, [pc, #260]	; (8002cc0 <RI_SetRegCommandParser+0x380>)
 8002bbc:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002bbe:	f10c 0404 	add.w	r4, ip, #4
 8002bc2:	e7e2      	b.n	8002b8a <RI_SetRegCommandParser+0x24a>
 8002bc4:	f241 5210 	movw	r2, #5392	; 0x1510
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	f000 8135 	beq.w	8002e38 <RI_SetRegCommandParser+0x4f8>
 8002bce:	d935      	bls.n	8002c3c <RI_SetRegCommandParser+0x2fc>
 8002bd0:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	f000 8157 	beq.w	8002e88 <RI_SetRegCommandParser+0x548>
 8002bda:	d91c      	bls.n	8002c16 <RI_SetRegCommandParser+0x2d6>
 8002bdc:	f241 6250 	movw	r2, #5712	; 0x1650
 8002be0:	4293      	cmp	r3, r2
 8002be2:	f000 8155 	beq.w	8002e90 <RI_SetRegCommandParser+0x550>
 8002be6:	d908      	bls.n	8002bfa <RI_SetRegCommandParser+0x2ba>
 8002be8:	f641 3258 	movw	r2, #7000	; 0x1b58
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d0ae      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002bf0:	f641 4210 	movw	r2, #7184	; 0x1c10
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d0aa      	beq.n	8002b4e <RI_SetRegCommandParser+0x20e>
 8002bf8:	e7b1      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002bfa:	f241 6210 	movw	r2, #5648	; 0x1610
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d1ad      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8002c02:	4b2e      	ldr	r3, [pc, #184]	; (8002cbc <RI_SetRegCommandParser+0x37c>)
      rxData = rxData+size;
 8002c04:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8002c08:	6818      	ldr	r0, [r3, #0]
 8002c0a:	f006 f837 	bl	8008c7c <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002c0e:	1f32      	subs	r2, r6, #4
 8002c10:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002c12:	2000      	movs	r0, #0
            break;
 8002c14:	e6cb      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002c16:	f241 5250 	movw	r2, #5456	; 0x1550
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	f000 813c 	beq.w	8002e98 <RI_SetRegCommandParser+0x558>
 8002c20:	f241 5290 	movw	r2, #5520	; 0x1590
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d19a      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8002c28:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <RI_SetRegCommandParser+0x380>)
      rxData = rxData+size;
 8002c2a:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8002c2e:	6818      	ldr	r0, [r3, #0]
 8002c30:	f006 f840 	bl	8008cb4 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002c34:	1f32      	subs	r2, r6, #4
 8002c36:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002c38:	2000      	movs	r0, #0
            break;
 8002c3a:	e6b8      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002c3c:	f241 4250 	movw	r2, #5200	; 0x1450
 8002c40:	4293      	cmp	r3, r2
 8002c42:	f000 80f0 	beq.w	8002e26 <RI_SetRegCommandParser+0x4e6>
 8002c46:	d92a      	bls.n	8002c9e <RI_SetRegCommandParser+0x35e>
 8002c48:	f241 4290 	movw	r2, #5264	; 0x1490
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	f000 80fd 	beq.w	8002e4c <RI_SetRegCommandParser+0x50c>
 8002c52:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d181      	bne.n	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002c5a:	481a      	ldr	r0, [pc, #104]	; (8002cc4 <RI_SetRegCommandParser+0x384>)
      rxData = rxData+size;
 8002c5c:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002c60:	f006 f828 	bl	8008cb4 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002c64:	1f32      	subs	r2, r6, #4
 8002c66:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002c68:	2000      	movs	r0, #0
            break;
 8002c6a:	e6a0      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002c6c:	2b90      	cmp	r3, #144	; 0x90
 8002c6e:	f000 8127 	beq.w	8002ec0 <RI_SetRegCommandParser+0x580>
 8002c72:	2bd0      	cmp	r3, #208	; 0xd0
 8002c74:	f47f af73 	bne.w	8002b5e <RI_SetRegCommandParser+0x21e>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8002c78:	4812      	ldr	r0, [pc, #72]	; (8002cc4 <RI_SetRegCommandParser+0x384>)
 8002c7a:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002c7c:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8002c80:	f005 ffe2 	bl	8008c48 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8002c84:	1f32      	subs	r2, r6, #4
 8002c86:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002c88:	2000      	movs	r0, #0
            break;
 8002c8a:	e690      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002c8c:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8002c90:	f43f af5d 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002c94:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8002c98:	f43f af59 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002c9c:	e75f      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002c9e:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8002ca2:	d003      	beq.n	8002cac <RI_SetRegCommandParser+0x36c>
 8002ca4:	d912      	bls.n	8002ccc <RI_SetRegCommandParser+0x38c>
 8002ca6:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8002caa:	d119      	bne.n	8002ce0 <RI_SetRegCommandParser+0x3a0>
      rxLength = (int16_t) (rxLength - size);
 8002cac:	1f32      	subs	r2, r6, #4
 8002cae:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002cb0:	f10c 0404 	add.w	r4, ip, #4
  uint8_t retVal = MCP_CMD_OK;
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	e67a      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
 8002cb8:	20000364 	.word	0x20000364
 8002cbc:	20000348 	.word	0x20000348
 8002cc0:	20000344 	.word	0x20000344
 8002cc4:	20000200 	.word	0x20000200
 8002cc8:	20000744 	.word	0x20000744
 8002ccc:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002cd0:	f43f af3d 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002cd4:	d90f      	bls.n	8002cf6 <RI_SetRegCommandParser+0x3b6>
 8002cd6:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002cda:	f43f af38 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002cde:	e73e      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002ce0:	f4ff af3d 	bcc.w	8002b5e <RI_SetRegCommandParser+0x21e>
 8002ce4:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 8002ce8:	f43f af31 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002cec:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8002cf0:	f43f af2d 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002cf4:	e733      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002cf6:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002cfa:	f43f af28 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002cfe:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002d02:	f43f af24 	beq.w	8002b4e <RI_SetRegCommandParser+0x20e>
 8002d06:	e72a      	b.n	8002b5e <RI_SetRegCommandParser+0x21e>
 8002d08:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 8002d0c:	2828      	cmp	r0, #40	; 0x28
 8002d0e:	f43f ae9b 	beq.w	8002a48 <RI_SetRegCommandParser+0x108>
      rxLength = (int16_t) (rxLength - size);
 8002d12:	eba8 0206 	sub.w	r2, r8, r6
      rxData = rxData+size;
 8002d16:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002d18:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002d1a:	2005      	movs	r0, #5
              break;
 8002d1c:	e647      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002d1e:	280a      	cmp	r0, #10
 8002d20:	f43f af06 	beq.w	8002b30 <RI_SetRegCommandParser+0x1f0>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002d24:	2301      	movs	r3, #1
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	e651      	b.n	80029ce <RI_SetRegCommandParser+0x8e>
      rxLength = (int16_t) (rxLength - size);
 8002d2a:	eba8 0203 	sub.w	r2, r8, r3
      rxData = rxData+size;
 8002d2e:	441c      	add	r4, r3
      rxLength = (int16_t) (rxLength - size);
 8002d30:	b212      	sxth	r2, r2
        retVal = MCP_ERROR_RO_REG;
 8002d32:	2004      	movs	r0, #4
 8002d34:	e63b      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
      rxLength = (int16_t) (rxLength - size);
 8002d36:	1ef2      	subs	r2, r6, #3
 8002d38:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002d3a:	f10c 0403 	add.w	r4, ip, #3
            retVal = MCP_ERROR_RO_REG;
 8002d3e:	2004      	movs	r0, #4
 8002d40:	e635      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 8002d42:	200a      	movs	r0, #10
 8002d44:	e633      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
      rxLength = (int16_t) (rxLength - size);
 8002d46:	1fb2      	subs	r2, r6, #6
 8002d48:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002d4a:	f10c 0406 	add.w	r4, ip, #6
            retVal = MCP_ERROR_RO_REG;
 8002d4e:	2004      	movs	r0, #4
 8002d50:	e62d      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            uint8_t regdata8 = *data;
 8002d52:	f89c 3002 	ldrb.w	r3, [ip, #2]
            if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d045      	beq.n	8002de6 <RI_SetRegCommandParser+0x4a6>
            if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002d5a:	2b03      	cmp	r3, #3
 8002d5c:	d051      	beq.n	8002e02 <RI_SetRegCommandParser+0x4c2>
      rxLength = (int16_t) (rxLength - size);
 8002d5e:	1ef2      	subs	r2, r6, #3
 8002d60:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002d62:	f10c 0403 	add.w	r4, ip, #3
  uint8_t retVal = MCP_CMD_OK;
 8002d66:	2000      	movs	r0, #0
 8002d68:	e621      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002d6a:	f9bc 3002 	ldrsh.w	r3, [ip, #2]
 8002d6e:	4a62      	ldr	r2, [pc, #392]	; (8002ef8 <RI_SetRegCommandParser+0x5b8>)
 8002d70:	fb82 2103 	smull	r2, r1, r2, r3
 8002d74:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002d78:	2200      	movs	r2, #0
 8002d7a:	4650      	mov	r0, sl
 8002d7c:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002d7e:	f10c 0406 	add.w	r4, ip, #6
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002d82:	f7fe fea1 	bl	8001ac8 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 8002d86:	1fb2      	subs	r2, r6, #6
 8002d88:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002d8a:	2000      	movs	r0, #0
            break;
 8002d8c:	e60f      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8002d8e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002d92:	4959      	ldr	r1, [pc, #356]	; (8002ef8 <RI_SetRegCommandParser+0x5b8>)
 8002d94:	f8bc 2008 	ldrh.w	r2, [ip, #8]
 8002d98:	fb81 0103 	smull	r0, r1, r1, r3
 8002d9c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002da0:	4650      	mov	r0, sl
 8002da2:	b209      	sxth	r1, r1
 8002da4:	f7fe fe90 	bl	8001ac8 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 8002da8:	eba8 0206 	sub.w	r2, r8, r6
      rxData = rxData+size;
 8002dac:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002dae:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002db0:	2000      	movs	r0, #0
              break;
 8002db2:	e5fc      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002db4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002db8:	9103      	str	r1, [sp, #12]
              MCI_SetCurrentReferences(pMCIN, currComp);
 8002dba:	4650      	mov	r0, sl
 8002dbc:	f7fe fe98 	bl	8001af0 <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 8002dc0:	eba8 0206 	sub.w	r2, r8, r6
      rxData = rxData+size;
 8002dc4:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002dc6:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002dc8:	2000      	movs	r0, #0
 8002dca:	e5f0      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002dcc:	f8bc 2008 	ldrh.w	r2, [ip, #8]
 8002dd0:	f9bc 1004 	ldrsh.w	r1, [ip, #4]
 8002dd4:	4650      	mov	r0, sl
 8002dd6:	f7fe fe81 	bl	8001adc <MCI_ExecTorqueRamp>
      rxLength = (int16_t) (rxLength - size);
 8002dda:	eba8 0206 	sub.w	r2, r8, r6
      rxData = rxData+size;
 8002dde:	4434      	add	r4, r6
      rxLength = (int16_t) (rxLength - size);
 8002de0:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002de2:	2000      	movs	r0, #0
              break;
 8002de4:	e5e3      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8002de6:	4650      	mov	r0, sl
      rxData = rxData+size;
 8002de8:	f10c 0403 	add.w	r4, ip, #3
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8002dec:	f7fe ff94 	bl	8001d18 <MCI_GetTeref>
 8002df0:	2200      	movs	r2, #0
 8002df2:	4601      	mov	r1, r0
 8002df4:	4650      	mov	r0, sl
 8002df6:	f7fe fe71 	bl	8001adc <MCI_ExecTorqueRamp>
      rxLength = (int16_t) (rxLength - size);
 8002dfa:	1ef2      	subs	r2, r6, #3
 8002dfc:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002dfe:	2000      	movs	r0, #0
 8002e00:	e5d5      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002e02:	4650      	mov	r0, sl
      rxData = rxData+size;
 8002e04:	f10c 0403 	add.w	r4, ip, #3
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002e08:	f7fe ff2e 	bl	8001c68 <MCI_GetMecSpeedRefUnit>
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	4601      	mov	r1, r0
 8002e10:	4650      	mov	r0, sl
 8002e12:	f7fe fe59 	bl	8001ac8 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 8002e16:	1ef2      	subs	r2, r6, #3
 8002e18:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	e5c7      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002e1e:	2201      	movs	r2, #1
  const char_t *tempsrcString = srcString;
 8002e20:	4626      	mov	r6, r4
  *size= 1U ; /* /0 is the min String size */
 8002e22:	4613      	mov	r3, r2
 8002e24:	e62f      	b.n	8002a86 <RI_SetRegCommandParser+0x146>
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002e26:	4835      	ldr	r0, [pc, #212]	; (8002efc <RI_SetRegCommandParser+0x5bc>)
      rxData = rxData+size;
 8002e28:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002e2c:	f005 ff1a 	bl	8008c64 <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002e30:	1f32      	subs	r2, r6, #4
 8002e32:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e34:	2000      	movs	r0, #0
            break;
 8002e36:	e5ba      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8002e38:	4b31      	ldr	r3, [pc, #196]	; (8002f00 <RI_SetRegCommandParser+0x5c0>)
      rxData = rxData+size;
 8002e3a:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	f005 ff10 	bl	8008c64 <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002e44:	1f32      	subs	r2, r6, #4
 8002e46:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e48:	2000      	movs	r0, #0
            break;
 8002e4a:	e5b0      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002e4c:	482b      	ldr	r0, [pc, #172]	; (8002efc <RI_SetRegCommandParser+0x5bc>)
      rxData = rxData+size;
 8002e4e:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002e52:	f005 ff13 	bl	8008c7c <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002e56:	1f32      	subs	r2, r6, #4
 8002e58:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e5a:	2000      	movs	r0, #0
            break;
 8002e5c:	e5a7      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 8002e5e:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <RI_SetRegCommandParser+0x5c0>)
 8002e60:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002e62:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	f005 ff1c 	bl	8008ca4 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 8002e6c:	1f32      	subs	r2, r6, #4
 8002e6e:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e70:	2000      	movs	r0, #0
            break;
 8002e72:	e59c      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 8002e74:	4821      	ldr	r0, [pc, #132]	; (8002efc <RI_SetRegCommandParser+0x5bc>)
 8002e76:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002e78:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 8002e7c:	f005 ff12 	bl	8008ca4 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 8002e80:	1f32      	subs	r2, r6, #4
 8002e82:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002e84:	2000      	movs	r0, #0
            break;
 8002e86:	e592      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 8002e88:	4b1e      	ldr	r3, [pc, #120]	; (8002f04 <RI_SetRegCommandParser+0x5c4>)
      rxData = rxData+size;
 8002e8a:	f10c 0404 	add.w	r4, ip, #4
 8002e8e:	e7d6      	b.n	8002e3e <RI_SetRegCommandParser+0x4fe>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8002e90:	4b1c      	ldr	r3, [pc, #112]	; (8002f04 <RI_SetRegCommandParser+0x5c4>)
      rxData = rxData+size;
 8002e92:	f10c 0404 	add.w	r4, ip, #4
 8002e96:	e6ca      	b.n	8002c2e <RI_SetRegCommandParser+0x2ee>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 8002e98:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <RI_SetRegCommandParser+0x5c0>)
      rxData = rxData+size;
 8002e9a:	f10c 0404 	add.w	r4, ip, #4
 8002e9e:	e6b3      	b.n	8002c08 <RI_SetRegCommandParser+0x2c8>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 8002ea0:	4b18      	ldr	r3, [pc, #96]	; (8002f04 <RI_SetRegCommandParser+0x5c4>)
 8002ea2:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002ea4:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	f005 fecb 	bl	8008c44 <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 8002eae:	1f32      	subs	r2, r6, #4
 8002eb0:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002eb2:	2000      	movs	r0, #0
            break;
 8002eb4:	e57b      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 8002eb6:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <RI_SetRegCommandParser+0x5c0>)
 8002eb8:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002eba:	f10c 0404 	add.w	r4, ip, #4
 8002ebe:	e7f3      	b.n	8002ea8 <RI_SetRegCommandParser+0x568>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 8002ec0:	480e      	ldr	r0, [pc, #56]	; (8002efc <RI_SetRegCommandParser+0x5bc>)
 8002ec2:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002ec4:	f10c 0404 	add.w	r4, ip, #4
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 8002ec8:	f005 febc 	bl	8008c44 <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 8002ecc:	1f32      	subs	r2, r6, #4
 8002ece:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002ed0:	2000      	movs	r0, #0
            break;
 8002ed2:	e56c      	b.n	80029ae <RI_SetRegCommandParser+0x6e>
            currComp = MCI_GetIqdref(pMCIN);
 8002ed4:	4650      	mov	r0, sl
 8002ed6:	9101      	str	r1, [sp, #4]
      rxData = rxData+size;
 8002ed8:	f10c 0404 	add.w	r4, ip, #4
            currComp = MCI_GetIqdref(pMCIN);
 8002edc:	f7fe fef2 	bl	8001cc4 <MCI_GetIqdref>
            currComp.d = (int16_t)regdata16;
 8002ee0:	9901      	ldr	r1, [sp, #4]
            currComp = MCI_GetIqdref(pMCIN);
 8002ee2:	9003      	str	r0, [sp, #12]
            currComp.d = (int16_t)regdata16;
 8002ee4:	f8ad 100e 	strh.w	r1, [sp, #14]
 8002ee8:	e5f8      	b.n	8002adc <RI_SetRegCommandParser+0x19c>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8002eea:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <RI_SetRegCommandParser+0x5c4>)
 8002eec:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8002eee:	f10c 0404 	add.w	r4, ip, #4
 8002ef2:	e7b8      	b.n	8002e66 <RI_SetRegCommandParser+0x526>
 8002ef4:	9800      	ldr	r0, [sp, #0]
 8002ef6:	e593      	b.n	8002a20 <RI_SetRegCommandParser+0xe0>
 8002ef8:	2aaaaaab 	.word	0x2aaaaaab
 8002efc:	20000200 	.word	0x20000200
 8002f00:	20000344 	.word	0x20000344
 8002f04:	20000348 	.word	0x20000348

08002f08 <RI_GetRegCommandParser>:
{
 8002f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t rxLength = pHandle->rxLength;
 8002f0c:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t * rxData = pHandle->rxBuffer;
 8002f10:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8002f14:	6885      	ldr	r5, [r0, #8]
    pHandle->txLength = 0;
 8002f16:	2300      	movs	r3, #0
{
 8002f18:	b091      	sub	sp, #68	; 0x44
    pHandle->txLength = 0;
 8002f1a:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0U)
 8002f1c:	f1b8 0f00 	cmp.w	r8, #0
 8002f20:	f000 82fc 	beq.w	800351c <RI_GetRegCommandParser+0x614>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8002f24:	4ea5      	ldr	r6, [pc, #660]	; (80031bc <RI_GetRegCommandParser+0x2b4>)
 8002f26:	4607      	mov	r7, r0
 8002f28:	b209      	sxth	r1, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8002f2a:	464c      	mov	r4, r9
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8002f2c:	f834 3b02 	ldrh.w	r3, [r4], #2
    switch (typeID)
 8002f30:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002f34:	3a08      	subs	r2, #8
    uint16_t regID = dataID & REG_MASK;
 8002f36:	f023 0307 	bic.w	r3, r3, #7
 8002f3a:	b29b      	uxth	r3, r3
    switch (typeID)
 8002f3c:	2a20      	cmp	r2, #32
 8002f3e:	d812      	bhi.n	8002f66 <RI_GetRegCommandParser+0x5e>
 8002f40:	e8df f002 	tbb	[pc, r2]
 8002f44:	111111a3 	.word	0x111111a3
 8002f48:	11111111 	.word	0x11111111
 8002f4c:	11111166 	.word	0x11111166
 8002f50:	11111111 	.word	0x11111111
 8002f54:	111111ad 	.word	0x111111ad
 8002f58:	11111111 	.word	0x11111111
 8002f5c:	1111112b 	.word	0x1111112b
 8002f60:	11111111 	.word	0x11111111
 8002f64:	15          	.byte	0x15
 8002f65:	00          	.byte	0x00
 8002f66:	2007      	movs	r0, #7
}
 8002f68:	b011      	add	sp, #68	; 0x44
 8002f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8002f6e:	2be8      	cmp	r3, #232	; 0xe8
 8002f70:	f105 0202 	add.w	r2, r5, #2
        switch (regID)
 8002f74:	f000 82c9 	beq.w	800350a <RI_GetRegCommandParser+0x602>
 8002f78:	f200 80be 	bhi.w	80030f8 <RI_GetRegCommandParser+0x1f0>
 8002f7c:	2b68      	cmp	r3, #104	; 0x68
 8002f7e:	f000 829d 	beq.w	80034bc <RI_GetRegCommandParser+0x5b4>
 8002f82:	2ba8      	cmp	r3, #168	; 0xa8
 8002f84:	f040 80a5 	bne.w	80030d2 <RI_GetRegCommandParser+0x1ca>
            *rawSize = sizeof(ApplicationConfig_reg_t);
 8002f88:	230e      	movs	r3, #14
            if ((*rawSize) +2  > freeSpace)
 8002f8a:	290f      	cmp	r1, #15
            *rawSize = sizeof(ApplicationConfig_reg_t);
 8002f8c:	802b      	strh	r3, [r5, #0]
            if ((*rawSize) +2  > freeSpace)
 8002f8e:	f300 8255 	bgt.w	800343c <RI_GetRegCommandParser+0x534>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002f92:	2008      	movs	r0, #8
}
 8002f94:	b011      	add	sp, #68	; 0x44
 8002f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 8002f9a:	2ba0      	cmp	r3, #160	; 0xa0
 8002f9c:	f000 821e 	beq.w	80033dc <RI_GetRegCommandParser+0x4d4>
 8002fa0:	f200 80c6 	bhi.w	8003130 <RI_GetRegCommandParser+0x228>
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	f000 8232 	beq.w	800340e <RI_GetRegCommandParser+0x506>
 8002faa:	2b60      	cmp	r3, #96	; 0x60
 8002fac:	d175      	bne.n	800309a <RI_GetRegCommandParser+0x192>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002fae:	4b84      	ldr	r3, [pc, #528]	; (80031c0 <RI_GetRegCommandParser+0x2b8>)
 8002fb0:	f993 0000 	ldrsb.w	r0, [r3]
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	f000 8254 	beq.w	8003462 <RI_GetRegCommandParser+0x55a>
 8002fba:	2901      	cmp	r1, #1
 8002fbc:	f340 8200 	ble.w	80033c0 <RI_GetRegCommandParser+0x4b8>
 8002fc0:	469e      	mov	lr, r3
 8002fc2:	46ac      	mov	ip, r5
 8002fc4:	f1c5 0201 	rsb	r2, r5, #1
 8002fc8:	e002      	b.n	8002fd0 <RI_GetRegCommandParser+0xc8>
 8002fca:	428b      	cmp	r3, r1
 8002fcc:	f280 81f8 	bge.w	80033c0 <RI_GetRegCommandParser+0x4b8>
    *tempdestString = *tempsrcString;
 8002fd0:	f80c 0b01 	strb.w	r0, [ip], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002fd4:	f91e 0f01 	ldrsb.w	r0, [lr, #1]!
 8002fd8:	eb0c 0302 	add.w	r3, ip, r2
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	2800      	cmp	r0, #0
 8002fe0:	d1f3      	bne.n	8002fca <RI_GetRegCommandParser+0xc2>
        txData = txData+size;
 8002fe2:	4618      	mov	r0, r3
    *tempdestString = (int8_t)0;
 8002fe4:	2200      	movs	r2, #0
        if (freeSpace >= 2U)
 8002fe6:	fa1f fa81 	uxth.w	sl, r1
    *tempdestString = (int8_t)0;
 8002fea:	f88c 2000 	strb.w	r2, [ip]
        pHandle->txLength += size;
 8002fee:	f8b7 c00e 	ldrh.w	ip, [r7, #14]
    while (rxLength > 0U)
 8002ff2:	eb09 0208 	add.w	r2, r9, r8
        pHandle->txLength += size;
 8002ff6:	449c      	add	ip, r3
        freeSpaceS16 = freeSpaceS16-size;
 8002ff8:	ebaa 0103 	sub.w	r1, sl, r3
    while (rxLength > 0U)
 8002ffc:	b292      	uxth	r2, r2
 8002ffe:	b2a3      	uxth	r3, r4
 8003000:	4293      	cmp	r3, r2
        pHandle->txLength += size;
 8003002:	f8a7 c00e 	strh.w	ip, [r7, #14]
        txData = txData+size;
 8003006:	4405      	add	r5, r0
        freeSpaceS16 = freeSpaceS16-size;
 8003008:	b209      	sxth	r1, r1
    while (rxLength > 0U)
 800300a:	d18f      	bne.n	8002f2c <RI_GetRegCommandParser+0x24>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 800300c:	2000      	movs	r0, #0
 800300e:	e7ab      	b.n	8002f68 <RI_GetRegCommandParser+0x60>
        if (freeSpace >= 2U)
 8003010:	fa1f fa81 	uxth.w	sl, r1
 8003014:	f1ba 0f01 	cmp.w	sl, #1
 8003018:	d9bb      	bls.n	8002f92 <RI_GetRegCommandParser+0x8a>
          switch (regID)
 800301a:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 800301e:	f000 82b9 	beq.w	8003594 <RI_GetRegCommandParser+0x68c>
 8003022:	f200 80ee 	bhi.w	8003202 <RI_GetRegCommandParser+0x2fa>
 8003026:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 800302a:	f000 8279 	beq.w	8003520 <RI_GetRegCommandParser+0x618>
 800302e:	d915      	bls.n	800305c <RI_GetRegCommandParser+0x154>
 8003030:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8003034:	f000 82b8 	beq.w	80035a8 <RI_GetRegCommandParser+0x6a0>
 8003038:	f240 80ff 	bls.w	800323a <RI_GetRegCommandParser+0x332>
 800303c:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003040:	f000 8297 	beq.w	8003572 <RI_GetRegCommandParser+0x66a>
 8003044:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003048:	f040 80cf 	bne.w	80031ea <RI_GetRegCommandParser+0x2e2>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 800304c:	485d      	ldr	r0, [pc, #372]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
 800304e:	f7fe fe39 	bl	8001cc4 <MCI_GetIqdref>
 8003052:	9009      	str	r0, [sp, #36]	; 0x24
 8003054:	8028      	strh	r0, [r5, #0]
              break;
 8003056:	2002      	movs	r0, #2
          *size = 2;
 8003058:	4603      	mov	r3, r0
              break;
 800305a:	e7c8      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800305c:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8003060:	f000 82d8 	beq.w	8003614 <RI_GetRegCommandParser+0x70c>
 8003064:	f240 80b6 	bls.w	80031d4 <RI_GetRegCommandParser+0x2cc>
 8003068:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 800306c:	f000 82ca 	beq.w	8003604 <RI_GetRegCommandParser+0x6fc>
 8003070:	f240 8093 	bls.w	800319a <RI_GetRegCommandParser+0x292>
 8003074:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8003078:	d10f      	bne.n	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 800307a:	4b53      	ldr	r3, [pc, #332]	; (80031c8 <RI_GetRegCommandParser+0x2c0>)
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	f005 fe13 	bl	8008ca8 <PID_GetKD>
 8003082:	8028      	strh	r0, [r5, #0]
              break;
 8003084:	2002      	movs	r0, #2
          *size = 2;
 8003086:	4603      	mov	r3, r0
              break;
 8003088:	e7b1      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
        if (freeSpace > 0U)
 800308a:	2900      	cmp	r1, #0
 800308c:	d081      	beq.n	8002f92 <RI_GetRegCommandParser+0x8a>
          switch (regID)
 800308e:	2b48      	cmp	r3, #72	; 0x48
 8003090:	f000 819b 	beq.w	80033ca <RI_GetRegCommandParser+0x4c2>
 8003094:	2b88      	cmp	r3, #136	; 0x88
 8003096:	f000 818a 	beq.w	80033ae <RI_GetRegCommandParser+0x4a6>
 800309a:	2005      	movs	r0, #5
 800309c:	e764      	b.n	8002f68 <RI_GetRegCommandParser+0x60>
        if (freeSpace >= 4U)
 800309e:	fa1f fa81 	uxth.w	sl, r1
 80030a2:	f1ba 0f03 	cmp.w	sl, #3
 80030a6:	f67f af74 	bls.w	8002f92 <RI_GetRegCommandParser+0x8a>
          switch (regID)
 80030aa:	2b98      	cmp	r3, #152	; 0x98
 80030ac:	f000 81dd 	beq.w	800346a <RI_GetRegCommandParser+0x562>
 80030b0:	f200 816d 	bhi.w	800338e <RI_GetRegCommandParser+0x486>
 80030b4:	2b18      	cmp	r3, #24
 80030b6:	f000 81dc 	beq.w	8003472 <RI_GetRegCommandParser+0x56a>
 80030ba:	2b58      	cmp	r3, #88	; 0x58
 80030bc:	d1ed      	bne.n	800309a <RI_GetRegCommandParser+0x192>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80030be:	4841      	ldr	r0, [pc, #260]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
 80030c0:	f7fe fdca 	bl	8001c58 <MCI_GetAvrgMecSpeedUnit>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80030c4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80030c8:	0040      	lsls	r0, r0, #1
 80030ca:	6028      	str	r0, [r5, #0]
 80030cc:	2004      	movs	r0, #4
          *size = 4;
 80030ce:	4603      	mov	r3, r0
 80030d0:	e78d      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 80030d2:	2b28      	cmp	r3, #40	; 0x28
 80030d4:	d1e1      	bne.n	800309a <RI_GetRegCommandParser+0x192>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80030d6:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 80030d8:	290b      	cmp	r1, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80030da:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 80030dc:	f67f af59 	bls.w	8002f92 <RI_GetRegCommandParser+0x8a>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80030e0:	4b3a      	ldr	r3, [pc, #232]	; (80031cc <RI_GetRegCommandParser+0x2c4>)
        if (freeSpace >= 2U)
 80030e2:	fa1f fa81 	uxth.w	sl, r1
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80030e6:	6819      	ldr	r1, [r3, #0]
 80030e8:	6011      	str	r1, [r2, #0]
        if (freeSpace >= 2U)
 80030ea:	200c      	movs	r0, #12
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80030ec:	6859      	ldr	r1, [r3, #4]
 80030ee:	891b      	ldrh	r3, [r3, #8]
 80030f0:	8113      	strh	r3, [r2, #8]
 80030f2:	6051      	str	r1, [r2, #4]
        *size = (*rawSize) + 2U;
 80030f4:	4603      	mov	r3, r0
 80030f6:	e77a      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 80030f8:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 80030fc:	f000 81c0 	beq.w	8003480 <RI_GetRegCommandParser+0x578>
 8003100:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8003104:	d133      	bne.n	800316e <RI_GetRegCommandParser+0x266>
            *rawSize = 4;
 8003106:	2304      	movs	r3, #4
 8003108:	802b      	strh	r3, [r5, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 800310a:	482e      	ldr	r0, [pc, #184]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
        if (freeSpace >= 2U)
 800310c:	fa1f fa81 	uxth.w	sl, r1
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003110:	f7fe fdd8 	bl	8001cc4 <MCI_GetIqdref>
 8003114:	8068      	strh	r0, [r5, #2]
 8003116:	9003      	str	r0, [sp, #12]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003118:	482a      	ldr	r0, [pc, #168]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
 800311a:	f7fe fdd3 	bl	8001cc4 <MCI_GetIqdref>
 800311e:	9002      	str	r0, [sp, #8]
 8003120:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8003124:	882b      	ldrh	r3, [r5, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003126:	80a8      	strh	r0, [r5, #4]
        *size = (*rawSize) + 2U;
 8003128:	3302      	adds	r3, #2
 800312a:	b29b      	uxth	r3, r3
        txData = txData+size;
 800312c:	4618      	mov	r0, r3
 800312e:	e75e      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 8003130:	2be0      	cmp	r3, #224	; 0xe0
 8003132:	d1b2      	bne.n	800309a <RI_GetRegCommandParser+0x192>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003134:	4b26      	ldr	r3, [pc, #152]	; (80031d0 <RI_GetRegCommandParser+0x2c8>)
 8003136:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003138:	f993 0024 	ldrsb.w	r0, [r3, #36]	; 0x24
 800313c:	2800      	cmp	r0, #0
 800313e:	f000 8190 	beq.w	8003462 <RI_GetRegCommandParser+0x55a>
 8003142:	2901      	cmp	r1, #1
 8003144:	f340 813c 	ble.w	80033c0 <RI_GetRegCommandParser+0x4b8>
 8003148:	f103 0e24 	add.w	lr, r3, #36	; 0x24
 800314c:	46ac      	mov	ip, r5
 800314e:	f1c5 0201 	rsb	r2, r5, #1
 8003152:	e002      	b.n	800315a <RI_GetRegCommandParser+0x252>
 8003154:	428b      	cmp	r3, r1
 8003156:	f280 8133 	bge.w	80033c0 <RI_GetRegCommandParser+0x4b8>
    *tempdestString = *tempsrcString;
 800315a:	f80c 0b01 	strb.w	r0, [ip], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800315e:	f91e 0f01 	ldrsb.w	r0, [lr, #1]!
 8003162:	eb0c 0302 	add.w	r3, ip, r2
 8003166:	b29b      	uxth	r3, r3
 8003168:	2800      	cmp	r0, #0
 800316a:	d1f3      	bne.n	8003154 <RI_GetRegCommandParser+0x24c>
 800316c:	e739      	b.n	8002fe2 <RI_GetRegCommandParser+0xda>
 800316e:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8003172:	d192      	bne.n	800309a <RI_GetRegCommandParser+0x192>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003174:	4813      	ldr	r0, [pc, #76]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
        if (freeSpace >= 2U)
 8003176:	fa1f fa81 	uxth.w	sl, r1
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 800317a:	f7fe fd5f 	bl	8001c3c <MCI_GetLastRampFinalSpeed>
 800317e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003182:	0040      	lsls	r0, r0, #1
 8003184:	f8c5 0002 	str.w	r0, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003188:	480e      	ldr	r0, [pc, #56]	; (80031c4 <RI_GetRegCommandParser+0x2bc>)
 800318a:	f7fe fd5f 	bl	8001c4c <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 800318e:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003190:	80e8      	strh	r0, [r5, #6]
        if (freeSpace >= 2U)
 8003192:	2008      	movs	r0, #8
            *rawSize = 6;
 8003194:	802b      	strh	r3, [r5, #0]
        *size = (*rawSize) + 2U;
 8003196:	4603      	mov	r3, r0
 8003198:	e729      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800319a:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 800319e:	f000 81c6 	beq.w	800352e <RI_GetRegCommandParser+0x626>
 80031a2:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 80031a6:	f47f af78 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 80031aa:	4b07      	ldr	r3, [pc, #28]	; (80031c8 <RI_GetRegCommandParser+0x2c0>)
 80031ac:	6818      	ldr	r0, [r3, #0]
 80031ae:	f005 fd4d 	bl	8008c4c <PID_GetKP>
 80031b2:	8028      	strh	r0, [r5, #0]
              break;
 80031b4:	2002      	movs	r0, #2
          *size = 2;
 80031b6:	4603      	mov	r3, r0
              break;
 80031b8:	e719      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 80031ba:	bf00      	nop
 80031bc:	20000358 	.word	0x20000358
 80031c0:	0800a240 	.word	0x0800a240
 80031c4:	20000744 	.word	0x20000744
 80031c8:	20000344 	.word	0x20000344
 80031cc:	0800a2d4 	.word	0x0800a2d4
 80031d0:	2000035c 	.word	0x2000035c
 80031d4:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80031d8:	f000 81d5 	beq.w	8003586 <RI_GetRegCommandParser+0x67e>
 80031dc:	d93f      	bls.n	800325e <RI_GetRegCommandParser+0x356>
 80031de:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80031e2:	f47f af5a 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 80031e6:	4bac      	ldr	r3, [pc, #688]	; (8003498 <RI_GetRegCommandParser+0x590>)
 80031e8:	e7e0      	b.n	80031ac <RI_GetRegCommandParser+0x2a4>
 80031ea:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80031ee:	f47f af54 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 80031f2:	48aa      	ldr	r0, [pc, #680]	; (800349c <RI_GetRegCommandParser+0x594>)
 80031f4:	f7fe fd58 	bl	8001ca8 <MCI_GetIqd>
 80031f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80031fa:	8028      	strh	r0, [r5, #0]
              break;
 80031fc:	2002      	movs	r0, #2
          *size = 2;
 80031fe:	4603      	mov	r3, r0
              break;
 8003200:	e6f5      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 8003202:	f241 4290 	movw	r2, #5264	; 0x1490
 8003206:	4293      	cmp	r3, r2
 8003208:	f000 8195 	beq.w	8003536 <RI_GetRegCommandParser+0x62e>
 800320c:	d947      	bls.n	800329e <RI_GetRegCommandParser+0x396>
 800320e:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8003212:	4293      	cmp	r3, r2
 8003214:	f000 818d 	beq.w	8003532 <RI_GetRegCommandParser+0x62a>
 8003218:	d92e      	bls.n	8003278 <RI_GetRegCommandParser+0x370>
 800321a:	f241 6250 	movw	r2, #5712	; 0x1650
 800321e:	4293      	cmp	r3, r2
 8003220:	f000 81e6 	beq.w	80035f0 <RI_GetRegCommandParser+0x6e8>
 8003224:	f641 4210 	movw	r2, #7184	; 0x1c10
 8003228:	4293      	cmp	r3, r2
 800322a:	f040 8081 	bne.w	8003330 <RI_GetRegCommandParser+0x428>
              *regdataU16 = MCI_GetCntPhA();
 800322e:	f7fe fc33 	bl	8001a98 <MCI_GetCntPhA>
 8003232:	8028      	strh	r0, [r5, #0]
 8003234:	2002      	movs	r0, #2
          *size = 2;
 8003236:	4603      	mov	r3, r0
 8003238:	e6d9      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800323a:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800323e:	f000 81cd 	beq.w	80035dc <RI_GetRegCommandParser+0x6d4>
 8003242:	f240 8082 	bls.w	800334a <RI_GetRegCommandParser+0x442>
 8003246:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 800324a:	f47f af26 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800324e:	4893      	ldr	r0, [pc, #588]	; (800349c <RI_GetRegCommandParser+0x594>)
 8003250:	f7fe fd1c 	bl	8001c8c <MCI_GetIalphabeta>
 8003254:	900d      	str	r0, [sp, #52]	; 0x34
 8003256:	8028      	strh	r0, [r5, #0]
              break;
 8003258:	2002      	movs	r0, #2
          *size = 2;
 800325a:	4603      	mov	r3, r0
              break;
 800325c:	e6c7      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800325e:	2b90      	cmp	r3, #144	; 0x90
 8003260:	f000 81b5 	beq.w	80035ce <RI_GetRegCommandParser+0x6c6>
 8003264:	2bd0      	cmp	r3, #208	; 0xd0
 8003266:	f47f af18 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 800326a:	488d      	ldr	r0, [pc, #564]	; (80034a0 <RI_GetRegCommandParser+0x598>)
 800326c:	f005 fcf2 	bl	8008c54 <PID_GetKI>
 8003270:	8028      	strh	r0, [r5, #0]
              break;
 8003272:	2002      	movs	r0, #2
          *size = 2;
 8003274:	4603      	mov	r3, r0
              break;
 8003276:	e6ba      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 8003278:	f241 5250 	movw	r2, #5456	; 0x1550
 800327c:	4293      	cmp	r3, r2
 800327e:	f000 81a4 	beq.w	80035ca <RI_GetRegCommandParser+0x6c2>
 8003282:	d922      	bls.n	80032ca <RI_GetRegCommandParser+0x3c2>
 8003284:	f241 5290 	movw	r2, #5520	; 0x1590
 8003288:	4293      	cmp	r3, r2
 800328a:	f47f af06 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 800328e:	4b85      	ldr	r3, [pc, #532]	; (80034a4 <RI_GetRegCommandParser+0x59c>)
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	f005 fd0d 	bl	8008cb0 <PID_GetKDDivisorPOW2>
 8003296:	8028      	strh	r0, [r5, #0]
 8003298:	2002      	movs	r0, #2
          *size = 2;
 800329a:	4603      	mov	r3, r0
 800329c:	e6a7      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800329e:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 80032a2:	f000 808f 	beq.w	80033c4 <RI_GetRegCommandParser+0x4bc>
 80032a6:	d930      	bls.n	800330a <RI_GetRegCommandParser+0x402>
 80032a8:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 80032ac:	f000 8186 	beq.w	80035bc <RI_GetRegCommandParser+0x6b4>
 80032b0:	d91d      	bls.n	80032ee <RI_GetRegCommandParser+0x3e6>
 80032b2:	f241 4250 	movw	r2, #5200	; 0x1450
 80032b6:	4293      	cmp	r3, r2
 80032b8:	f47f aeef 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 80032bc:	4878      	ldr	r0, [pc, #480]	; (80034a0 <RI_GetRegCommandParser+0x598>)
 80032be:	f005 fccf 	bl	8008c60 <PID_GetKPDivisorPOW2>
 80032c2:	8028      	strh	r0, [r5, #0]
 80032c4:	2002      	movs	r0, #2
          *size = 2;
 80032c6:	4603      	mov	r3, r0
 80032c8:	e691      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 80032ca:	f241 42d0 	movw	r2, #5328	; 0x14d0
 80032ce:	4293      	cmp	r3, r2
 80032d0:	f000 8148 	beq.w	8003564 <RI_GetRegCommandParser+0x65c>
 80032d4:	f241 5210 	movw	r2, #5392	; 0x1510
 80032d8:	4293      	cmp	r3, r2
 80032da:	f47f aede 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 80032de:	4b71      	ldr	r3, [pc, #452]	; (80034a4 <RI_GetRegCommandParser+0x59c>)
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 80032e0:	6818      	ldr	r0, [r3, #0]
 80032e2:	f005 fcbd 	bl	8008c60 <PID_GetKPDivisorPOW2>
 80032e6:	8028      	strh	r0, [r5, #0]
 80032e8:	2002      	movs	r0, #2
          *size = 2;
 80032ea:	4603      	mov	r3, r0
 80032ec:	e67f      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 80032ee:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 80032f2:	d067      	beq.n	80033c4 <RI_GetRegCommandParser+0x4bc>
 80032f4:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 80032f8:	f47f aecf 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 80032fc:	486a      	ldr	r0, [pc, #424]	; (80034a8 <RI_GetRegCommandParser+0x5a0>)
 80032fe:	f006 fdad 	bl	8009e5c <SPD_GetElAngle>
 8003302:	8028      	strh	r0, [r5, #0]
 8003304:	2002      	movs	r0, #2
          *size = 2;
 8003306:	4603      	mov	r3, r0
 8003308:	e671      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800330a:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 800330e:	f000 8121 	beq.w	8003554 <RI_GetRegCommandParser+0x64c>
 8003312:	d92a      	bls.n	800336a <RI_GetRegCommandParser+0x462>
 8003314:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003318:	f47f aebf 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800331c:	485f      	ldr	r0, [pc, #380]	; (800349c <RI_GetRegCommandParser+0x594>)
 800331e:	f7fe fced 	bl	8001cfc <MCI_GetValphabeta>
 8003322:	9004      	str	r0, [sp, #16]
 8003324:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003328:	8028      	strh	r0, [r5, #0]
 800332a:	2002      	movs	r0, #2
          *size = 2;
 800332c:	4603      	mov	r3, r0
 800332e:	e65e      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 8003330:	f241 6210 	movw	r2, #5648	; 0x1610
 8003334:	4293      	cmp	r3, r2
 8003336:	f47f aeb0 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 800333a:	4b57      	ldr	r3, [pc, #348]	; (8003498 <RI_GetRegCommandParser+0x590>)
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	f005 fc97 	bl	8008c70 <PID_GetKIDivisorPOW2>
 8003342:	8028      	strh	r0, [r5, #0]
 8003344:	2002      	movs	r0, #2
          *size = 2;
 8003346:	4603      	mov	r3, r0
 8003348:	e651      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800334a:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 800334e:	f000 80f9 	beq.w	8003544 <RI_GetRegCommandParser+0x63c>
 8003352:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003356:	f47f aea0 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = MCI_GetIab(pMCIN).a;
 800335a:	4850      	ldr	r0, [pc, #320]	; (800349c <RI_GetRegCommandParser+0x594>)
 800335c:	f7fe fc88 	bl	8001c70 <MCI_GetIab>
 8003360:	900f      	str	r0, [sp, #60]	; 0x3c
 8003362:	8028      	strh	r0, [r5, #0]
              break;
 8003364:	2002      	movs	r0, #2
          *size = 2;
 8003366:	4603      	mov	r3, r0
              break;
 8003368:	e641      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800336a:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 800336e:	f000 8141 	beq.w	80035f4 <RI_GetRegCommandParser+0x6ec>
 8003372:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8003376:	f47f ae90 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 800337a:	4848      	ldr	r0, [pc, #288]	; (800349c <RI_GetRegCommandParser+0x594>)
 800337c:	f7fe fcb0 	bl	8001ce0 <MCI_GetVqd>
 8003380:	9006      	str	r0, [sp, #24]
 8003382:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003386:	8028      	strh	r0, [r5, #0]
 8003388:	2002      	movs	r0, #2
          *size = 2;
 800338a:	4603      	mov	r3, r0
 800338c:	e62f      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
 800338e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003392:	4293      	cmp	r3, r2
 8003394:	f47f ae81 	bne.w	800309a <RI_GetRegCommandParser+0x192>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8003398:	4b44      	ldr	r3, [pc, #272]	; (80034ac <RI_GetRegCommandParser+0x5a4>)
 800339a:	6818      	ldr	r0, [r3, #0]
 800339c:	f005 fcf4 	bl	8008d88 <PQD_GetAvrgElMotorPowerW>
 80033a0:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val;
 80033a4:	9b01      	ldr	r3, [sp, #4]
 80033a6:	602b      	str	r3, [r5, #0]
 80033a8:	2004      	movs	r0, #4
          *size = 4;
 80033aa:	4603      	mov	r3, r0
 80033ac:	e61f      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80033ae:	483b      	ldr	r0, [pc, #236]	; (800349c <RI_GetRegCommandParser+0x594>)
        if (freeSpace >= 2U)
 80033b0:	fa1f fa81 	uxth.w	sl, r1
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80033b4:	f7fe fc40 	bl	8001c38 <MCI_GetControlMode>
 80033b8:	7028      	strb	r0, [r5, #0]
              break;
 80033ba:	2001      	movs	r0, #1
          *size = 1;
 80033bc:	4603      	mov	r3, r0
              break;
 80033be:	e616      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
    retVal = MCP_ERROR_STRING_FORMAT;
 80033c0:	2006      	movs	r0, #6
 80033c2:	e5d1      	b.n	8002f68 <RI_GetRegCommandParser+0x60>
 80033c4:	2002      	movs	r0, #2
 80033c6:	4603      	mov	r3, r0
 80033c8:	e611      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 80033ca:	4834      	ldr	r0, [pc, #208]	; (800349c <RI_GetRegCommandParser+0x594>)
        if (freeSpace >= 2U)
 80033cc:	fa1f fa81 	uxth.w	sl, r1
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 80033d0:	f7fe fbde 	bl	8001b90 <MCI_GetSTMState>
 80033d4:	7028      	strb	r0, [r5, #0]
        if (freeSpace >= 2U)
 80033d6:	2001      	movs	r0, #1
          *size = 1;
 80033d8:	4603      	mov	r3, r0
 80033da:	e608      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 80033dc:	4b34      	ldr	r3, [pc, #208]	; (80034b0 <RI_GetRegCommandParser+0x5a8>)
 80033de:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80033e0:	f993 0000 	ldrsb.w	r0, [r3]
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d03c      	beq.n	8003462 <RI_GetRegCommandParser+0x55a>
 80033e8:	2901      	cmp	r1, #1
 80033ea:	dde9      	ble.n	80033c0 <RI_GetRegCommandParser+0x4b8>
 80033ec:	469e      	mov	lr, r3
 80033ee:	46ac      	mov	ip, r5
 80033f0:	f1c5 0201 	rsb	r2, r5, #1
 80033f4:	e001      	b.n	80033fa <RI_GetRegCommandParser+0x4f2>
 80033f6:	428b      	cmp	r3, r1
 80033f8:	dae2      	bge.n	80033c0 <RI_GetRegCommandParser+0x4b8>
    *tempdestString = *tempsrcString;
 80033fa:	f80c 0b01 	strb.w	r0, [ip], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80033fe:	f91e 0f01 	ldrsb.w	r0, [lr, #1]!
 8003402:	eb0c 0302 	add.w	r3, ip, r2
 8003406:	b29b      	uxth	r3, r3
 8003408:	2800      	cmp	r0, #0
 800340a:	d1f4      	bne.n	80033f6 <RI_GetRegCommandParser+0x4ee>
 800340c:	e5e9      	b.n	8002fe2 <RI_GetRegCommandParser+0xda>
 800340e:	4b29      	ldr	r3, [pc, #164]	; (80034b4 <RI_GetRegCommandParser+0x5ac>)
 8003410:	f993 0000 	ldrsb.w	r0, [r3]
 8003414:	b328      	cbz	r0, 8003462 <RI_GetRegCommandParser+0x55a>
 8003416:	2901      	cmp	r1, #1
 8003418:	ddd2      	ble.n	80033c0 <RI_GetRegCommandParser+0x4b8>
 800341a:	469e      	mov	lr, r3
 800341c:	46ac      	mov	ip, r5
 800341e:	f1c5 0201 	rsb	r2, r5, #1
 8003422:	e001      	b.n	8003428 <RI_GetRegCommandParser+0x520>
 8003424:	428b      	cmp	r3, r1
 8003426:	dacb      	bge.n	80033c0 <RI_GetRegCommandParser+0x4b8>
    *tempdestString = *tempsrcString;
 8003428:	f80c 0b01 	strb.w	r0, [ip], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800342c:	f91e 0f01 	ldrsb.w	r0, [lr, #1]!
 8003430:	eb0c 0302 	add.w	r3, ip, r2
 8003434:	b29b      	uxth	r3, r3
 8003436:	2800      	cmp	r0, #0
 8003438:	d1f4      	bne.n	8003424 <RI_GetRegCommandParser+0x51c>
 800343a:	e5d2      	b.n	8002fe2 <RI_GetRegCommandParser+0xda>
              memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 800343c:	4b1e      	ldr	r3, [pc, #120]	; (80034b8 <RI_GetRegCommandParser+0x5b0>)
 800343e:	681b      	ldr	r3, [r3, #0]
        if (freeSpace >= 2U)
 8003440:	fa1f fa81 	uxth.w	sl, r1
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003444:	f8d3 c000 	ldr.w	ip, [r3]
 8003448:	6859      	ldr	r1, [r3, #4]
 800344a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800344e:	f8c2 e008 	str.w	lr, [r2, #8]
 8003452:	f8c2 c000 	str.w	ip, [r2]
 8003456:	6051      	str	r1, [r2, #4]
 8003458:	899b      	ldrh	r3, [r3, #12]
 800345a:	8193      	strh	r3, [r2, #12]
        if (freeSpace >= 2U)
 800345c:	2010      	movs	r0, #16
        *size = (*rawSize) + 2U;
 800345e:	4603      	mov	r3, r0
 8003460:	e5c5      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003462:	2001      	movs	r0, #1
 8003464:	46ac      	mov	ip, r5
  *size= 1U ; /* /0 is the min String size */
 8003466:	4603      	mov	r3, r0
 8003468:	e5bc      	b.n	8002fe4 <RI_GetRegCommandParser+0xdc>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 800346a:	480c      	ldr	r0, [pc, #48]	; (800349c <RI_GetRegCommandParser+0x594>)
 800346c:	f7fe fbfc 	bl	8001c68 <MCI_GetMecSpeedRefUnit>
 8003470:	e628      	b.n	80030c4 <RI_GetRegCommandParser+0x1bc>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8003472:	480a      	ldr	r0, [pc, #40]	; (800349c <RI_GetRegCommandParser+0x594>)
 8003474:	f7fe fbda 	bl	8001c2c <MCI_GetFaultState>
 8003478:	6028      	str	r0, [r5, #0]
 800347a:	2004      	movs	r0, #4
          *size = 4;
 800347c:	4603      	mov	r3, r0
 800347e:	e5b6      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
            *rawSize = 4;
 8003480:	2304      	movs	r3, #4
 8003482:	802b      	strh	r3, [r5, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003484:	4805      	ldr	r0, [pc, #20]	; (800349c <RI_GetRegCommandParser+0x594>)
        if (freeSpace >= 2U)
 8003486:	fa1f fa81 	uxth.w	sl, r1
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 800348a:	f7fe fbdb 	bl	8001c44 <MCI_GetLastRampFinalTorque>
 800348e:	8068      	strh	r0, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003490:	4802      	ldr	r0, [pc, #8]	; (800349c <RI_GetRegCommandParser+0x594>)
 8003492:	f7fe fbdb 	bl	8001c4c <MCI_GetLastRampFinalDuration>
 8003496:	e645      	b.n	8003124 <RI_GetRegCommandParser+0x21c>
 8003498:	20000348 	.word	0x20000348
 800349c:	20000744 	.word	0x20000744
 80034a0:	20000200 	.word	0x20000200
 80034a4:	20000344 	.word	0x20000344
 80034a8:	200000e0 	.word	0x200000e0
 80034ac:	20000340 	.word	0x20000340
 80034b0:	20000360 	.word	0x20000360
 80034b4:	0800a250 	.word	0x0800a250
 80034b8:	20000354 	.word	0x20000354
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80034bc:	233c      	movs	r3, #60	; 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 80034be:	293d      	cmp	r1, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80034c0:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 80034c2:	f67f ad66 	bls.w	8002f92 <RI_GetRegCommandParser+0x8a>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 80034c6:	4b54      	ldr	r3, [pc, #336]	; (8003618 <RI_GetRegCommandParser+0x710>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f103 0b30 	add.w	fp, r3, #48	; 0x30
 80034ce:	f8d3 e000 	ldr.w	lr, [r3]
 80034d2:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80034d6:	6898      	ldr	r0, [r3, #8]
 80034d8:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 80034dc:	f8c2 a00c 	str.w	sl, [r2, #12]
 80034e0:	3310      	adds	r3, #16
 80034e2:	455b      	cmp	r3, fp
 80034e4:	f8c2 e000 	str.w	lr, [r2]
 80034e8:	f8c2 c004 	str.w	ip, [r2, #4]
 80034ec:	6090      	str	r0, [r2, #8]
 80034ee:	f102 0210 	add.w	r2, r2, #16
 80034f2:	d1ec      	bne.n	80034ce <RI_GetRegCommandParser+0x5c6>
 80034f4:	6818      	ldr	r0, [r3, #0]
        if (freeSpace >= 2U)
 80034f6:	fa1f fa81 	uxth.w	sl, r1
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80034fa:	6859      	ldr	r1, [r3, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	6010      	str	r0, [r2, #0]
        if (freeSpace >= 2U)
 8003500:	203e      	movs	r0, #62	; 0x3e
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003502:	6093      	str	r3, [r2, #8]
 8003504:	6051      	str	r1, [r2, #4]
        *size = (*rawSize) + 2U;
 8003506:	4603      	mov	r3, r0
 8003508:	e571      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 800350a:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 800350c:	290f      	cmp	r1, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 800350e:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003510:	f67f ad3f 	bls.w	8002f92 <RI_GetRegCommandParser+0x8a>
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003514:	6833      	ldr	r3, [r6, #0]
        if (freeSpace >= 2U)
 8003516:	fa1f fa81 	uxth.w	sl, r1
 800351a:	e793      	b.n	8003444 <RI_GetRegCommandParser+0x53c>
  uint8_t retVal = MCP_CMD_NOK;
 800351c:	2001      	movs	r0, #1
 800351e:	e523      	b.n	8002f68 <RI_GetRegCommandParser+0x60>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8003520:	483e      	ldr	r0, [pc, #248]	; (800361c <RI_GetRegCommandParser+0x714>)
 8003522:	f005 f8d3 	bl	80086cc <VBS_GetAvBusVoltage_V>
 8003526:	8028      	strh	r0, [r5, #0]
              break;
 8003528:	2002      	movs	r0, #2
          *size = 2;
 800352a:	4603      	mov	r3, r0
              break;
 800352c:	e55f      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 800352e:	4b3c      	ldr	r3, [pc, #240]	; (8003620 <RI_GetRegCommandParser+0x718>)
 8003530:	e5a4      	b.n	800307c <RI_GetRegCommandParser+0x174>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 8003532:	4b3b      	ldr	r3, [pc, #236]	; (8003620 <RI_GetRegCommandParser+0x718>)
 8003534:	e6d4      	b.n	80032e0 <RI_GetRegCommandParser+0x3d8>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8003536:	483b      	ldr	r0, [pc, #236]	; (8003624 <RI_GetRegCommandParser+0x71c>)
 8003538:	f005 fb9a 	bl	8008c70 <PID_GetKIDivisorPOW2>
 800353c:	8028      	strh	r0, [r5, #0]
 800353e:	2002      	movs	r0, #2
          *size = 2;
 8003540:	4603      	mov	r3, r0
 8003542:	e554      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8003544:	4b38      	ldr	r3, [pc, #224]	; (8003628 <RI_GetRegCommandParser+0x720>)
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	f005 fb62 	bl	8008c10 <NTC_GetAvTemp_C>
 800354c:	8028      	strh	r0, [r5, #0]
              break;
 800354e:	2002      	movs	r0, #2
          *size = 2;
 8003550:	4603      	mov	r3, r0
              break;
 8003552:	e54c      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8003554:	4835      	ldr	r0, [pc, #212]	; (800362c <RI_GetRegCommandParser+0x724>)
 8003556:	f7fe fbd1 	bl	8001cfc <MCI_GetValphabeta>
 800355a:	9005      	str	r0, [sp, #20]
 800355c:	8028      	strh	r0, [r5, #0]
 800355e:	2002      	movs	r0, #2
          *size = 2;
 8003560:	4603      	mov	r3, r0
 8003562:	e544      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 8003564:	482f      	ldr	r0, [pc, #188]	; (8003624 <RI_GetRegCommandParser+0x71c>)
 8003566:	f005 fba3 	bl	8008cb0 <PID_GetKDDivisorPOW2>
 800356a:	8028      	strh	r0, [r5, #0]
 800356c:	2002      	movs	r0, #2
          *size = 2;
 800356e:	4603      	mov	r3, r0
 8003570:	e53d      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8003572:	482e      	ldr	r0, [pc, #184]	; (800362c <RI_GetRegCommandParser+0x724>)
 8003574:	f7fe fb98 	bl	8001ca8 <MCI_GetIqd>
 8003578:	900a      	str	r0, [sp, #40]	; 0x28
 800357a:	f3c0 400f 	ubfx	r0, r0, #16, #16
 800357e:	8028      	strh	r0, [r5, #0]
              break;
 8003580:	2002      	movs	r0, #2
          *size = 2;
 8003582:	4603      	mov	r3, r0
              break;
 8003584:	e533      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8003586:	4827      	ldr	r0, [pc, #156]	; (8003624 <RI_GetRegCommandParser+0x71c>)
 8003588:	f005 fb8e 	bl	8008ca8 <PID_GetKD>
 800358c:	8028      	strh	r0, [r5, #0]
              break;
 800358e:	2002      	movs	r0, #2
          *size = 2;
 8003590:	4603      	mov	r3, r0
              break;
 8003592:	e52c      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8003594:	4825      	ldr	r0, [pc, #148]	; (800362c <RI_GetRegCommandParser+0x724>)
 8003596:	f7fe fb95 	bl	8001cc4 <MCI_GetIqdref>
 800359a:	9008      	str	r0, [sp, #32]
 800359c:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80035a0:	8028      	strh	r0, [r5, #0]
              break;
 80035a2:	2002      	movs	r0, #2
          *size = 2;
 80035a4:	4603      	mov	r3, r0
              break;
 80035a6:	e522      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 80035a8:	4820      	ldr	r0, [pc, #128]	; (800362c <RI_GetRegCommandParser+0x724>)
 80035aa:	f7fe fb6f 	bl	8001c8c <MCI_GetIalphabeta>
 80035ae:	900c      	str	r0, [sp, #48]	; 0x30
 80035b0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80035b4:	8028      	strh	r0, [r5, #0]
              break;
 80035b6:	2002      	movs	r0, #2
          *size = 2;
 80035b8:	4603      	mov	r3, r0
              break;
 80035ba:	e518      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 80035bc:	481c      	ldr	r0, [pc, #112]	; (8003630 <RI_GetRegCommandParser+0x728>)
 80035be:	f006 fc8f 	bl	8009ee0 <SPD_GetS16Speed>
 80035c2:	8028      	strh	r0, [r5, #0]
 80035c4:	2002      	movs	r0, #2
          *size = 2;
 80035c6:	4603      	mov	r3, r0
 80035c8:	e511      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 80035ca:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <RI_GetRegCommandParser+0x72c>)
 80035cc:	e6b6      	b.n	800333c <RI_GetRegCommandParser+0x434>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 80035ce:	4815      	ldr	r0, [pc, #84]	; (8003624 <RI_GetRegCommandParser+0x71c>)
 80035d0:	f005 fb3c 	bl	8008c4c <PID_GetKP>
 80035d4:	8028      	strh	r0, [r5, #0]
 80035d6:	2002      	movs	r0, #2
          *size = 2;
 80035d8:	4603      	mov	r3, r0
 80035da:	e508      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = MCI_GetIab(pMCIN).b;
 80035dc:	4813      	ldr	r0, [pc, #76]	; (800362c <RI_GetRegCommandParser+0x724>)
 80035de:	f7fe fb47 	bl	8001c70 <MCI_GetIab>
 80035e2:	900e      	str	r0, [sp, #56]	; 0x38
 80035e4:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80035e8:	8028      	strh	r0, [r5, #0]
              break;
 80035ea:	2002      	movs	r0, #2
          *size = 2;
 80035ec:	4603      	mov	r3, r0
              break;
 80035ee:	e4fe      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <RI_GetRegCommandParser+0x718>)
 80035f2:	e64d      	b.n	8003290 <RI_GetRegCommandParser+0x388>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80035f4:	480d      	ldr	r0, [pc, #52]	; (800362c <RI_GetRegCommandParser+0x724>)
 80035f6:	f7fe fb73 	bl	8001ce0 <MCI_GetVqd>
 80035fa:	9007      	str	r0, [sp, #28]
 80035fc:	8028      	strh	r0, [r5, #0]
 80035fe:	2002      	movs	r0, #2
          *size = 2;
 8003600:	4603      	mov	r3, r0
 8003602:	e4f4      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <RI_GetRegCommandParser+0x72c>)
 8003606:	6818      	ldr	r0, [r3, #0]
 8003608:	f005 fb24 	bl	8008c54 <PID_GetKI>
 800360c:	8028      	strh	r0, [r5, #0]
              break;
 800360e:	2002      	movs	r0, #2
          *size = 2;
 8003610:	4603      	mov	r3, r0
              break;
 8003612:	e4ec      	b.n	8002fee <RI_GetRegCommandParser+0xe6>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003614:	4b02      	ldr	r3, [pc, #8]	; (8003620 <RI_GetRegCommandParser+0x718>)
 8003616:	e7f6      	b.n	8003606 <RI_GetRegCommandParser+0x6fe>
 8003618:	2000035c 	.word	0x2000035c
 800361c:	20000000 	.word	0x20000000
 8003620:	20000348 	.word	0x20000348
 8003624:	20000200 	.word	0x20000200
 8003628:	20000350 	.word	0x20000350
 800362c:	20000744 	.word	0x20000744
 8003630:	200000e0 	.word	0x200000e0
 8003634:	20000344 	.word	0x20000344

08003638 <RI_GetIDSize>:

  return (retVal);
}
uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8003638:	f000 0038 	and.w	r0, r0, #56	; 0x38
 800363c:	3808      	subs	r0, #8
 800363e:	b2c0      	uxtb	r0, r0
 8003640:	2810      	cmp	r0, #16
 8003642:	bf9a      	itte	ls
 8003644:	4b01      	ldrls	r3, [pc, #4]	; (800364c <RI_GetIDSize+0x14>)
 8003646:	5c18      	ldrbls	r0, [r3, r0]
 8003648:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 800364a:	4770      	bx	lr
 800364c:	0800a3ac 	.word	0x0800a3ac

08003650 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8003650:	f000 0338 	and.w	r3, r0, #56	; 0x38
 8003654:	2b10      	cmp	r3, #16
 8003656:	d003      	beq.n	8003660 <RI_GetPtrReg+0x10>
            break;
          }

          default:
          {
            *dataPtr = &nullData16;
 8003658:	4b44      	ldr	r3, [pc, #272]	; (800376c <RI_GetPtrReg+0x11c>)
 800365a:	600b      	str	r3, [r1, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 800365c:	2005      	movs	r0, #5
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 800365e:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8003660:	f020 0007 	bic.w	r0, r0, #7
 8003664:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 8003668:	b283      	uxth	r3, r0
 800366a:	d067      	beq.n	800373c <RI_GetPtrReg+0xec>
 800366c:	d80f      	bhi.n	800368e <RI_GetPtrReg+0x3e>
 800366e:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8003672:	d069      	beq.n	8003748 <RI_GetPtrReg+0xf8>
 8003674:	d922      	bls.n	80036bc <RI_GetPtrReg+0x6c>
 8003676:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 800367a:	d06b      	beq.n	8003754 <RI_GetPtrReg+0x104>
 800367c:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003680:	d113      	bne.n	80036aa <RI_GetPtrReg+0x5a>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003682:	4b3b      	ldr	r3, [pc, #236]	; (8003770 <RI_GetPtrReg+0x120>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	3310      	adds	r3, #16
  uint8_t retVal = MCP_CMD_OK;
 8003688:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 800368a:	600b      	str	r3, [r1, #0]
            break;
 800368c:	4770      	bx	lr
 800368e:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003692:	d065      	beq.n	8003760 <RI_GetPtrReg+0x110>
 8003694:	d925      	bls.n	80036e2 <RI_GetPtrReg+0x92>
 8003696:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 800369a:	d03f      	beq.n	800371c <RI_GetPtrReg+0xcc>
 800369c:	f641 4210 	movw	r2, #7184	; 0x1c10
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d117      	bne.n	80036d4 <RI_GetPtrReg+0x84>
            *dataPtr = &CntPhA;
 80036a4:	4b33      	ldr	r3, [pc, #204]	; (8003774 <RI_GetPtrReg+0x124>)
 80036a6:	600b      	str	r3, [r1, #0]
 80036a8:	e02a      	b.n	8003700 <RI_GetPtrReg+0xb0>
 80036aa:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80036ae:	d1d3      	bne.n	8003658 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 80036b0:	4b2f      	ldr	r3, [pc, #188]	; (8003770 <RI_GetPtrReg+0x120>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	330c      	adds	r3, #12
  uint8_t retVal = MCP_CMD_OK;
 80036b6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 80036b8:	600b      	str	r3, [r1, #0]
            break;
 80036ba:	4770      	bx	lr
 80036bc:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 80036c0:	d030      	beq.n	8003724 <RI_GetPtrReg+0xd4>
 80036c2:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80036c6:	d118      	bne.n	80036fa <RI_GetPtrReg+0xaa>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80036c8:	4b29      	ldr	r3, [pc, #164]	; (8003770 <RI_GetPtrReg+0x120>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	3304      	adds	r3, #4
  uint8_t retVal = MCP_CMD_OK;
 80036ce:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80036d0:	600b      	str	r3, [r1, #0]
            break;
 80036d2:	4770      	bx	lr
 80036d4:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 80036d8:	d1be      	bne.n	8003658 <RI_GetPtrReg+0x8>
            *dataPtr = &(pHallSensor[vmotorID]->_Super.hElAngle);
 80036da:	4b27      	ldr	r3, [pc, #156]	; (8003778 <RI_GetPtrReg+0x128>)
 80036dc:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80036de:	2000      	movs	r0, #0
            break;
 80036e0:	4770      	bx	lr
 80036e2:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 80036e6:	d023      	beq.n	8003730 <RI_GetPtrReg+0xe0>
 80036e8:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 80036ec:	d10d      	bne.n	800370a <RI_GetPtrReg+0xba>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80036ee:	4b20      	ldr	r3, [pc, #128]	; (8003770 <RI_GetPtrReg+0x120>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	331a      	adds	r3, #26
  uint8_t retVal = MCP_CMD_OK;
 80036f4:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80036f6:	600b      	str	r3, [r1, #0]
            break;
 80036f8:	4770      	bx	lr
 80036fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80036fe:	d1ab      	bne.n	8003658 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003700:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <RI_GetPtrReg+0x120>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003706:	2000      	movs	r0, #0
             break;
 8003708:	4770      	bx	lr
 800370a:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 800370e:	d1a3      	bne.n	8003658 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003710:	4b17      	ldr	r3, [pc, #92]	; (8003770 <RI_GetPtrReg+0x120>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	3316      	adds	r3, #22
  uint8_t retVal = MCP_CMD_OK;
 8003716:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003718:	600b      	str	r3, [r1, #0]
            break;
 800371a:	4770      	bx	lr
            *dataPtr = &(pHallSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
 800371c:	4b17      	ldr	r3, [pc, #92]	; (800377c <RI_GetPtrReg+0x12c>)
 800371e:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003720:	2000      	movs	r0, #0
            break;
 8003722:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003724:	4b12      	ldr	r3, [pc, #72]	; (8003770 <RI_GetPtrReg+0x120>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	3302      	adds	r3, #2
  uint8_t retVal = MCP_CMD_OK;
 800372a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800372c:	600b      	str	r3, [r1, #0]
            break;
 800372e:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003730:	4b0f      	ldr	r3, [pc, #60]	; (8003770 <RI_GetPtrReg+0x120>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	3318      	adds	r3, #24
  uint8_t retVal = MCP_CMD_OK;
 8003736:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003738:	600b      	str	r3, [r1, #0]
            break;
 800373a:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 800373c:	4b0c      	ldr	r3, [pc, #48]	; (8003770 <RI_GetPtrReg+0x120>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	3312      	adds	r3, #18
  uint8_t retVal = MCP_CMD_OK;
 8003742:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003744:	600b      	str	r3, [r1, #0]
            break;
 8003746:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003748:	4b09      	ldr	r3, [pc, #36]	; (8003770 <RI_GetPtrReg+0x120>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	3306      	adds	r3, #6
  uint8_t retVal = MCP_CMD_OK;
 800374e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003750:	600b      	str	r3, [r1, #0]
            break;
 8003752:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <RI_GetPtrReg+0x120>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	330e      	adds	r3, #14
  uint8_t retVal = MCP_CMD_OK;
 800375a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800375c:	600b      	str	r3, [r1, #0]
            break;
 800375e:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003760:	4b03      	ldr	r3, [pc, #12]	; (8003770 <RI_GetPtrReg+0x120>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	331c      	adds	r3, #28
  uint8_t retVal = MCP_CMD_OK;
 8003766:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003768:	600b      	str	r3, [r1, #0]
            break;
 800376a:	4770      	bx	lr
 800376c:	20001936 	.word	0x20001936
 8003770:	20000744 	.word	0x20000744
 8003774:	20001934 	.word	0x20001934
 8003778:	200000e4 	.word	0x200000e4
 800377c:	200000ec 	.word	0x200000ec

08003780 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003780:	4a6f      	ldr	r2, [pc, #444]	; (8003940 <RCM_RegisterRegConv+0x1c0>)
{
 8003782:	b530      	push	{r4, r5, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003784:	6814      	ldr	r4, [r2, #0]
{
 8003786:	4601      	mov	r1, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003788:	2c00      	cmp	r4, #0
 800378a:	f000 8088 	beq.w	800389e <RCM_RegisterRegConv+0x11e>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800378e:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003792:	7923      	ldrb	r3, [r4, #4]
 8003794:	459c      	cmp	ip, r3
 8003796:	d01f      	beq.n	80037d8 <RCM_RegisterRegConv+0x58>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003798:	6853      	ldr	r3, [r2, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8097 	beq.w	80038ce <RCM_RegisterRegConv+0x14e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80037a0:	791c      	ldrb	r4, [r3, #4]
 80037a2:	4564      	cmp	r4, ip
  uint8_t handle = 255U;
 80037a4:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80037a8:	f000 8083 	beq.w	80038b2 <RCM_RegisterRegConv+0x132>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80037ac:	6894      	ldr	r4, [r2, #8]
 80037ae:	2c00      	cmp	r4, #0
 80037b0:	f000 80ad 	beq.w	800390e <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80037b4:	7923      	ldrb	r3, [r4, #4]
 80037b6:	4563      	cmp	r3, ip
 80037b8:	f000 8082 	beq.w	80038c0 <RCM_RegisterRegConv+0x140>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80037bc:	68d3      	ldr	r3, [r2, #12]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 80ae 	beq.w	8003920 <RCM_RegisterRegConv+0x1a0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80037c4:	791c      	ldrb	r4, [r3, #4]
 80037c6:	4564      	cmp	r4, ip
 80037c8:	f000 808c 	beq.w	80038e4 <RCM_RegisterRegConv+0x164>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 80037cc:	2803      	cmp	r0, #3
 80037ce:	bf88      	it	hi
 80037d0:	20ff      	movhi	r0, #255	; 0xff
 80037d2:	f240 80b1 	bls.w	8003938 <RCM_RegisterRegConv+0x1b8>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 80037d6:	bd30      	pop	{r4, r5, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80037d8:	6803      	ldr	r3, [r0, #0]
 80037da:	6820      	ldr	r0, [r4, #0]
 80037dc:	4283      	cmp	r3, r0
 80037de:	d1db      	bne.n	8003798 <RCM_RegisterRegConv+0x18>
    uint8_t i = 0;
 80037e0:	2000      	movs	r0, #0
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80037e2:	4c58      	ldr	r4, [pc, #352]	; (8003944 <RCM_RegisterRegConv+0x1c4>)
      RCM_handle_array [handle] = regConv;
 80037e4:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037e8:	689a      	ldr	r2, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80037ea:	2500      	movs	r5, #0
 80037ec:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 80037f0:	07d5      	lsls	r5, r2, #31
 80037f2:	d422      	bmi.n	800383a <RCM_RegisterRegConv+0xba>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80037f4:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80037f6:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80037f8:	f022 0204 	bic.w	r2, r2, #4
 80037fc:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80037fe:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003800:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003802:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003804:	f022 0220 	bic.w	r2, r2, #32
 8003808:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800380a:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003812:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003816:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800381a:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	2a00      	cmp	r2, #0
 8003820:	dbfc      	blt.n	800381c <RCM_RegisterRegConv+0x9c>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003822:	681a      	ldr	r2, [r3, #0]
        while (0U == LL_ADC_IsActiveFlag_ADRDY(regConv->regADC))
 8003824:	07d4      	lsls	r4, r2, #31
 8003826:	d408      	bmi.n	800383a <RCM_RegisterRegConv+0xba>
  MODIFY_REG(ADCx->CR,
 8003828:	4c47      	ldr	r4, [pc, #284]	; (8003948 <RCM_RegisterRegConv+0x1c8>)
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	4022      	ands	r2, r4
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	07d2      	lsls	r2, r2, #31
 8003838:	d5f7      	bpl.n	800382a <RCM_RegisterRegConv+0xaa>
      RCM_NoInj_array[handle].enable = false;
 800383a:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 800383e:	4c43      	ldr	r4, [pc, #268]	; (800394c <RCM_RegisterRegConv+0x1cc>)
 8003840:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003844:	2200      	movs	r2, #0
 8003846:	f804 200c 	strb.w	r2, [r4, ip]
      RCM_NoInj_array[handle].prev = handle;
 800384a:	4464      	add	r4, ip
 800384c:	f360 0207 	bfi	r2, r0, #0, #8
 8003850:	f360 220f 	bfi	r2, r0, #8, #8
 8003854:	80a2      	strh	r2, [r4, #4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003858:	f022 020f 	bic.w	r2, r2, #15
 800385c:	631a      	str	r2, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800385e:	790c      	ldrb	r4, [r1, #4]
 8003860:	2c09      	cmp	r4, #9
 8003862:	d846      	bhi.n	80038f2 <RCM_RegisterRegConv+0x172>
 8003864:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8003868:	06a2      	lsls	r2, r4, #26
 800386a:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 800386e:	2501      	movs	r5, #1
 8003870:	fa05 f404 	lsl.w	r4, r5, r4
 8003874:	4322      	orrs	r2, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003876:	0dd4      	lsrs	r4, r2, #23
  MODIFY_REG(*preg,
 8003878:	6889      	ldr	r1, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800387a:	f004 0404 	and.w	r4, r4, #4
 800387e:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8003880:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003884:	fa01 fc02 	lsl.w	ip, r1, r2
 8003888:	f04f 0e07 	mov.w	lr, #7
 800388c:	58e1      	ldr	r1, [r4, r3]
 800388e:	fa0e f202 	lsl.w	r2, lr, r2
 8003892:	ea21 0202 	bic.w	r2, r1, r2
 8003896:	ea42 020c 	orr.w	r2, r2, ip
 800389a:	50e2      	str	r2, [r4, r3]
}
 800389c:	bd30      	pop	{r4, r5, pc}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800389e:	6853      	ldr	r3, [r2, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d041      	beq.n	8003928 <RCM_RegisterRegConv+0x1a8>
 80038a4:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 80038a8:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80038aa:	791c      	ldrb	r4, [r3, #4]
 80038ac:	4564      	cmp	r4, ip
 80038ae:	f47f af7d 	bne.w	80037ac <RCM_RegisterRegConv+0x2c>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80038b2:	681c      	ldr	r4, [r3, #0]
 80038b4:	680b      	ldr	r3, [r1, #0]
 80038b6:	429c      	cmp	r4, r3
 80038b8:	f47f af78 	bne.w	80037ac <RCM_RegisterRegConv+0x2c>
      i++;
 80038bc:	2001      	movs	r0, #1
 80038be:	e790      	b.n	80037e2 <RCM_RegisterRegConv+0x62>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80038c0:	6824      	ldr	r4, [r4, #0]
 80038c2:	680b      	ldr	r3, [r1, #0]
 80038c4:	429c      	cmp	r4, r3
 80038c6:	f47f af79 	bne.w	80037bc <RCM_RegisterRegConv+0x3c>
      i++;
 80038ca:	2002      	movs	r0, #2
 80038cc:	e789      	b.n	80037e2 <RCM_RegisterRegConv+0x62>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80038ce:	6894      	ldr	r4, [r2, #8]
      i++;
 80038d0:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80038d2:	2c00      	cmp	r4, #0
 80038d4:	f47f af6e 	bne.w	80037b4 <RCM_RegisterRegConv+0x34>
 80038d8:	68d3      	ldr	r3, [r2, #12]
 80038da:	b36b      	cbz	r3, 8003938 <RCM_RegisterRegConv+0x1b8>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80038dc:	791d      	ldrb	r5, [r3, #4]
 80038de:	790c      	ldrb	r4, [r1, #4]
 80038e0:	42a5      	cmp	r5, r4
 80038e2:	d129      	bne.n	8003938 <RCM_RegisterRegConv+0x1b8>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80038e4:	681c      	ldr	r4, [r3, #0]
 80038e6:	680b      	ldr	r3, [r1, #0]
 80038e8:	429c      	cmp	r4, r3
 80038ea:	f47f af6f 	bne.w	80037cc <RCM_RegisterRegConv+0x4c>
      i++;
 80038ee:	2003      	movs	r0, #3
 80038f0:	e777      	b.n	80037e2 <RCM_RegisterRegConv+0x62>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80038f2:	2203      	movs	r2, #3
 80038f4:	f06f 051d 	mvn.w	r5, #29
 80038f8:	fb12 5504 	smlabb	r5, r2, r4, r5
 80038fc:	2201      	movs	r2, #1
 80038fe:	40a2      	lsls	r2, r4
 8003900:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8003904:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8003908:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800390c:	e7b3      	b.n	8003876 <RCM_RegisterRegConv+0xf6>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800390e:	2804      	cmp	r0, #4
 8003910:	d910      	bls.n	8003934 <RCM_RegisterRegConv+0x1b4>
 8003912:	68d3      	ldr	r3, [r2, #12]
 8003914:	b113      	cbz	r3, 800391c <RCM_RegisterRegConv+0x19c>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003916:	7918      	ldrb	r0, [r3, #4]
 8003918:	4584      	cmp	ip, r0
 800391a:	d00f      	beq.n	800393c <RCM_RegisterRegConv+0x1bc>
 800391c:	680b      	ldr	r3, [r1, #0]
 800391e:	e7d4      	b.n	80038ca <RCM_RegisterRegConv+0x14a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003920:	2804      	cmp	r0, #4
 8003922:	680b      	ldr	r3, [r1, #0]
 8003924:	d8e3      	bhi.n	80038ee <RCM_RegisterRegConv+0x16e>
 8003926:	e75c      	b.n	80037e2 <RCM_RegisterRegConv+0x62>
 8003928:	6894      	ldr	r4, [r2, #8]
 800392a:	b11c      	cbz	r4, 8003934 <RCM_RegisterRegConv+0x1b4>
 800392c:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 8003930:	4618      	mov	r0, r3
 8003932:	e73f      	b.n	80037b4 <RCM_RegisterRegConv+0x34>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003934:	4620      	mov	r0, r4
 8003936:	e7cf      	b.n	80038d8 <RCM_RegisterRegConv+0x158>
 8003938:	680b      	ldr	r3, [r1, #0]
 800393a:	e752      	b.n	80037e2 <RCM_RegisterRegConv+0x62>
      i++;
 800393c:	2002      	movs	r0, #2
 800393e:	e7d1      	b.n	80038e4 <RCM_RegisterRegConv+0x164>
 8003940:	20001978 	.word	0x20001978
 8003944:	20001938 	.word	0x20001938
 8003948:	7fffffc0 	.word	0x7fffffc0
 800394c:	20001958 	.word	0x20001958

08003950 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8003950:	4b5e      	ldr	r3, [pc, #376]	; (8003acc <RCM_ExecRegularConv+0x17c>)
 8003952:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 8003956:	b510      	push	{r4, lr}
  if (false == RCM_NoInj_array [handle].enable)
 8003958:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 800395c:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 8003960:	2a00      	cmp	r2, #0
 8003962:	d13c      	bne.n	80039de <RCM_ExecRegularConv+0x8e>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8003964:	7819      	ldrb	r1, [r3, #0]
 8003966:	b9a9      	cbnz	r1, 8003994 <RCM_ExecRegularConv+0x44>
  uint8_t LastEnable = RCM_MAX_CONV;
 8003968:	2204      	movs	r2, #4
      if (true == RCM_NoInj_array [i].enable)
 800396a:	7999      	ldrb	r1, [r3, #6]
 800396c:	2900      	cmp	r1, #0
 800396e:	d07e      	beq.n	8003a6e <RCM_ExecRegularConv+0x11e>
      {
        if (RCM_NoInj_array[i].next > handle)
 8003970:	7ad9      	ldrb	r1, [r3, #11]
 8003972:	4288      	cmp	r0, r1
 8003974:	f0c0 809a 	bcc.w	8003aac <RCM_ExecRegularConv+0x15c>
      if (true == RCM_NoInj_array [i].enable)
 8003978:	7b1a      	ldrb	r2, [r3, #12]
 800397a:	2a00      	cmp	r2, #0
 800397c:	f000 8099 	beq.w	8003ab2 <RCM_ExecRegularConv+0x162>
        if (RCM_NoInj_array[i].next > handle)
 8003980:	7c59      	ldrb	r1, [r3, #17]
 8003982:	4288      	cmp	r0, r1
 8003984:	f0c0 809f 	bcc.w	8003ac6 <RCM_ExecRegularConv+0x176>
      if (true == RCM_NoInj_array [i].enable)
 8003988:	7c9a      	ldrb	r2, [r3, #18]
 800398a:	2a00      	cmp	r2, #0
 800398c:	f040 8095 	bne.w	8003aba <RCM_ExecRegularConv+0x16a>
      }
      else
      {
        /* nothing to do */
      }
      i++;
 8003990:	2202      	movs	r2, #2
 8003992:	e073      	b.n	8003a7c <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 8003994:	7959      	ldrb	r1, [r3, #5]
 8003996:	4281      	cmp	r1, r0
 8003998:	d9e7      	bls.n	800396a <RCM_ExecRegularConv+0x1a>
      if (true == RCM_NoInj_array [i].enable)
 800399a:	4696      	mov	lr, r2
          RCM_NoInj_array[handle].next = formerNext;
 800399c:	eb0c 0400 	add.w	r4, ip, r0
 80039a0:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array[i].next = handle;
 80039a4:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
          RCM_NoInj_array[handle].prev = i;
 80039a8:	7122      	strb	r2, [r4, #4]
          RCM_NoInj_array[handle].next = formerNext;
 80039aa:	7161      	strb	r1, [r4, #5]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80039ac:	4c48      	ldr	r4, [pc, #288]	; (8003ad0 <RCM_ExecRegularConv+0x180>)
          RCM_NoInj_array[formerNext].prev = handle;
 80039ae:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[i].next = handle;
 80039b2:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 80039b6:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80039ba:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 80039bc:	f88e 0005 	strb.w	r0, [lr, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 80039c0:	7108      	strb	r0, [r1, #4]
    RCM_NoInj_array[handle].enable = true;
 80039c2:	eb0c 0100 	add.w	r1, ip, r0
 80039c6:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80039ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 80039ce:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80039d2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80039d6:	7852      	ldrb	r2, [r2, #1]
 80039d8:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 80039da:	bf18      	it	ne
 80039dc:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 80039de:	4a3d      	ldr	r2, [pc, #244]	; (8003ad4 <RCM_ExecRegularConv+0x184>)
 80039e0:	f892 208c 	ldrb.w	r2, [r2, #140]	; 0x8c
 80039e4:	2a00      	cmp	r2, #0
 80039e6:	d132      	bne.n	8003a4e <RCM_ExecRegularConv+0xfe>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80039e8:	4a3b      	ldr	r2, [pc, #236]	; (8003ad8 <RCM_ExecRegularConv+0x188>)
 80039ea:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80039ee:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80039f0:	6811      	ldr	r1, [r2, #0]
 80039f2:	2c09      	cmp	r4, #9
 80039f4:	d930      	bls.n	8003a58 <RCM_ExecRegularConv+0x108>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80039f6:	2203      	movs	r2, #3
 80039f8:	f06f 0e1d 	mvn.w	lr, #29
 80039fc:	fb12 ee04 	smlabb	lr, r2, r4, lr
 8003a00:	2201      	movs	r2, #1
 8003a02:	40a2      	lsls	r2, r4
 8003a04:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 8003a08:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003a0c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8003a10:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8003a12:	0d12      	lsrs	r2, r2, #20
 8003a14:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 8003a18:	f424 64f8 	bic.w	r4, r4, #1984	; 0x7c0
 8003a1c:	4322      	orrs	r2, r4
 8003a1e:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003a20:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003a22:	688a      	ldr	r2, [r1, #8]
 8003a24:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003a28:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003a2c:	f042 0204 	orr.w	r2, r2, #4
 8003a30:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003a32:	680a      	ldr	r2, [r1, #0]
 8003a34:	0752      	lsls	r2, r2, #29
 8003a36:	d5fc      	bpl.n	8003a32 <RCM_ExecRegularConv+0xe2>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8003a38:	eb0c 0200 	add.w	r2, ip, r0
 8003a3c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003a40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003a42:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8003a44:	4922      	ldr	r1, [pc, #136]	; (8003ad0 <RCM_ExecRegularConv+0x180>)
 8003a46:	7954      	ldrb	r4, [r2, #5]
 8003a48:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array[handle].status = valid;
 8003a4a:	2102      	movs	r1, #2
 8003a4c:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8003a4e:	4460      	add	r0, ip
 8003a50:	eb03 0340 	add.w	r3, r3, r0, lsl #1
  return retVal;
}
 8003a54:	8858      	ldrh	r0, [r3, #2]
 8003a56:	bd10      	pop	{r4, pc}
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003a58:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003a5c:	06a2      	lsls	r2, r4, #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003a5e:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003a62:	f04f 0e01 	mov.w	lr, #1
 8003a66:	fa0e f404 	lsl.w	r4, lr, r4
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003a6a:	4322      	orrs	r2, r4
 8003a6c:	e7d0      	b.n	8003a10 <RCM_ExecRegularConv+0xc0>
      if (true == RCM_NoInj_array [i].enable)
 8003a6e:	7b19      	ldrb	r1, [r3, #12]
 8003a70:	2900      	cmp	r1, #0
 8003a72:	d185      	bne.n	8003980 <RCM_ExecRegularConv+0x30>
 8003a74:	7c99      	ldrb	r1, [r3, #18]
 8003a76:	bb01      	cbnz	r1, 8003aba <RCM_ExecRegularConv+0x16a>
       if (LastEnable != RCM_MAX_CONV )
 8003a78:	2a04      	cmp	r2, #4
 8003a7a:	d013      	beq.n	8003aa4 <RCM_ExecRegularConv+0x154>
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003a7c:	eb02 0142 	add.w	r1, r2, r2, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8003a80:	eb0c 0400 	add.w	r4, ip, r0
 8003a84:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003a88:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003a8c:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003a8e:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8003a90:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003a92:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003a96:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003a9a:	4c0d      	ldr	r4, [pc, #52]	; (8003ad0 <RCM_ExecRegularConv+0x180>)
         RCM_NoInj_array[formerNext].prev = handle;
 8003a9c:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8003a9e:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003aa0:	7822      	ldrb	r2, [r4, #0]
 8003aa2:	e78e      	b.n	80039c2 <RCM_ExecRegularConv+0x72>
         RCM_currentHandle = handle;
 8003aa4:	4c0a      	ldr	r4, [pc, #40]	; (8003ad0 <RCM_ExecRegularConv+0x180>)
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 8003aaa:	e78a      	b.n	80039c2 <RCM_ExecRegularConv+0x72>
      i++;
 8003aac:	2201      	movs	r2, #1
      if (true == RCM_NoInj_array [i].enable)
 8003aae:	4696      	mov	lr, r2
 8003ab0:	e774      	b.n	800399c <RCM_ExecRegularConv+0x4c>
 8003ab2:	7c9a      	ldrb	r2, [r3, #18]
 8003ab4:	b90a      	cbnz	r2, 8003aba <RCM_ExecRegularConv+0x16a>
      i++;
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	e7e0      	b.n	8003a7c <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 8003aba:	7dd9      	ldrb	r1, [r3, #23]
 8003abc:	4281      	cmp	r1, r0
      i++;
 8003abe:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array[i].next > handle)
 8003ac2:	d9db      	bls.n	8003a7c <RCM_ExecRegularConv+0x12c>
 8003ac4:	e769      	b.n	800399a <RCM_ExecRegularConv+0x4a>
      i++;
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	e767      	b.n	800399a <RCM_ExecRegularConv+0x4a>
 8003aca:	bf00      	nop
 8003acc:	20001958 	.word	0x20001958
 8003ad0:	20001974 	.word	0x20001974
 8003ad4:	2000023c 	.word	0x2000023c
 8003ad8:	20001978 	.word	0x20001978

08003adc <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8003adc:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003ade:	4c12      	ldr	r4, [pc, #72]	; (8003b28 <RCM_ExecUserConv+0x4c>)
 8003ae0:	7823      	ldrb	r3, [r4, #0]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d000      	beq.n	8003ae8 <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003ae8:	4b10      	ldr	r3, [pc, #64]	; (8003b2c <RCM_ExecUserConv+0x50>)
 8003aea:	781d      	ldrb	r5, [r3, #0]
 8003aec:	4628      	mov	r0, r5
 8003aee:	f7ff ff2f 	bl	8003950 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003af2:	4b0f      	ldr	r3, [pc, #60]	; (8003b30 <RCM_ExecUserConv+0x54>)
 8003af4:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8003af8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003afc:	4a0d      	ldr	r2, [pc, #52]	; (8003b34 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003afe:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003b00:	8010      	strh	r0, [r2, #0]
 8003b02:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003b04:	b10b      	cbz	r3, 8003b0a <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8003b06:	2302      	movs	r3, #2
 8003b08:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <RCM_ExecUserConv+0x5c>)
 8003b0c:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 8003b10:	2e00      	cmp	r6, #0
 8003b12:	d0e8      	beq.n	8003ae6 <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003b14:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003b18:	4628      	mov	r0, r5
 8003b1a:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003b20:	4633      	mov	r3, r6
}
 8003b22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003b26:	4718      	bx	r3
 8003b28:	20001971 	.word	0x20001971
 8003b2c:	20001970 	.word	0x20001970
 8003b30:	20001958 	.word	0x20001958
 8003b34:	20001972 	.word	0x20001972
 8003b38:	20001938 	.word	0x20001938

08003b3c <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003b3c:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <RCM_ExecNextConv+0x94>)
 8003b3e:	4825      	ldr	r0, [pc, #148]	; (8003bd4 <RCM_ExecNextConv+0x98>)
 8003b40:	781a      	ldrb	r2, [r3, #0]
 8003b42:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003b46:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8003b4a:	b3a3      	cbz	r3, 8003bb6 <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003b4c:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <RCM_ExecNextConv+0x9c>)
{
 8003b4e:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b54:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003b56:	2404      	movs	r4, #4
 8003b58:	600c      	str	r4, [r1, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003b5a:	f893 c004 	ldrb.w	ip, [r3, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003b5e:	f1bc 0f09 	cmp.w	ip, #9
 8003b62:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 8003b66:	d927      	bls.n	8003bb8 <RCM_ExecNextConv+0x7c>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003b68:	2303      	movs	r3, #3
 8003b6a:	f06f 041d 	mvn.w	r4, #29
 8003b6e:	fb13 440c 	smlabb	r4, r3, ip, r4
 8003b72:	2301      	movs	r3, #1
 8003b74:	fa03 f30c 	lsl.w	r3, r3, ip
 8003b78:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8003b7c:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003b80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003b84:	4472      	add	r2, lr
 8003b86:	eb00 0042 	add.w	r0, r0, r2, lsl #1
  MODIFY_REG(*preg,
 8003b8a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003b8c:	0d1b      	lsrs	r3, r3, #20
 8003b8e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003b92:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8003b96:	4313      	orrs	r3, r2
 8003b98:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003b9a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003b9c:	688b      	ldr	r3, [r1, #8]
 8003b9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ba2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ba6:	f04f 0c01 	mov.w	ip, #1
 8003baa:	f043 0304 	orr.w	r3, r3, #4
 8003bae:	608b      	str	r3, [r1, #8]
 8003bb0:	f880 c001 	strb.w	ip, [r0, #1]
  }
  else
  {
    /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003bb4:	bd10      	pop	{r4, pc}
 8003bb6:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003bb8:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003bbc:	ea4f 638c 	mov.w	r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003bc0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003bc4:	2401      	movs	r4, #1
 8003bc6:	fa04 fc0c 	lsl.w	ip, r4, ip
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003bca:	ea43 030c 	orr.w	r3, r3, ip
 8003bce:	e7d9      	b.n	8003b84 <RCM_ExecNextConv+0x48>
 8003bd0:	20001974 	.word	0x20001974
 8003bd4:	20001958 	.word	0x20001958
 8003bd8:	20001978 	.word	0x20001978

08003bdc <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8003bdc:	b510      	push	{r4, lr}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 8003bde:	4814      	ldr	r0, [pc, #80]	; (8003c30 <RCM_ReadOngoingConv+0x54>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003be0:	4a14      	ldr	r2, [pc, #80]	; (8003c34 <RCM_ReadOngoingConv+0x58>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8003be2:	7803      	ldrb	r3, [r0, #0]
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003be4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003be8:	6814      	ldr	r4, [r2, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	f012 0f04 	tst.w	r2, #4
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8003bf0:	ea4f 0143 	mov.w	r1, r3, lsl #1
 8003bf4:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <RCM_ReadOngoingConv+0x5c>)
 8003bf6:	d008      	beq.n	8003c0a <RCM_ReadOngoingConv+0x2e>
 8003bf8:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8003bfc:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003c00:	f89c e001 	ldrb.w	lr, [ip, #1]
 8003c04:	f01e 0ffd 	tst.w	lr, #253	; 0xfd
 8003c08:	d105      	bne.n	8003c16 <RCM_ReadOngoingConv+0x3a>
    RCM_NoInj_array[RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003c0a:	440b      	add	r3, r1
 8003c0c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003c10:	7953      	ldrb	r3, [r2, #5]
 8003c12:	7003      	strb	r3, [r0, #0]
}
 8003c14:	bd10      	pop	{r4, pc}
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003c16:	440b      	add	r3, r1
 8003c18:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003c1c:	6c24      	ldr	r4, [r4, #64]	; 0x40
 8003c1e:	7953      	ldrb	r3, [r2, #5]
 8003c20:	f8ac 4002 	strh.w	r4, [ip, #2]
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 8003c24:	2402      	movs	r4, #2
 8003c26:	f88c 4001 	strb.w	r4, [ip, #1]
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003c2a:	7003      	strb	r3, [r0, #0]
}
 8003c2c:	bd10      	pop	{r4, pc}
 8003c2e:	bf00      	nop
 8003c30:	20001974 	.word	0x20001974
 8003c34:	20001978 	.word	0x20001978
 8003c38:	20001958 	.word	0x20001958

08003c3c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c3c:	4b0f      	ldr	r3, [pc, #60]	; (8003c7c <HAL_MspInit+0x40>)
{
 8003c3e:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c40:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8003c42:	f040 0001 	orr.w	r0, r0, #1
 8003c46:	6618      	str	r0, [r3, #96]	; 0x60
 8003c48:	6e1c      	ldr	r4, [r3, #96]	; 0x60
{
 8003c4a:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4c:	f004 0401 	and.w	r4, r4, #1
 8003c50:	9400      	str	r4, [sp, #0]
 8003c52:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c54:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8003c56:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8003c5a:	659c      	str	r4, [r3, #88]	; 0x58
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c62:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003c64:	2200      	movs	r2, #0
 8003c66:	210f      	movs	r1, #15
 8003c68:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c6c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003c6e:	f001 fae5 	bl	800523c <HAL_NVIC_SetPriority>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c72:	b002      	add	sp, #8
 8003c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_PWREx_DisableUCPDDeadBattery();
 8003c78:	f001 bd52 	b.w	8005720 <HAL_PWREx_DisableUCPDDeadBattery>
 8003c7c:	40021000 	.word	0x40021000

08003c80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c80:	b510      	push	{r4, lr}
 8003c82:	4604      	mov	r4, r0
 8003c84:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c86:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c88:	2244      	movs	r2, #68	; 0x44
 8003c8a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c8c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8003c90:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8003c94:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c96:	f006 fa17 	bl	800a0c8 <memset>
  if(hadc->Instance==ADC1)
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ca0:	d004      	beq.n	8003cac <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003ca2:	4a41      	ldr	r2, [pc, #260]	; (8003da8 <HAL_ADC_MspInit+0x128>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d045      	beq.n	8003d34 <HAL_ADC_MspInit+0xb4>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003ca8:	b01c      	add	sp, #112	; 0x70
 8003caa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003cac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003cb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cb4:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003cb6:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003cb8:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cba:	f002 f923 	bl	8005f04 <HAL_RCCEx_PeriphCLKConfig>
 8003cbe:	2800      	cmp	r0, #0
 8003cc0:	d168      	bne.n	8003d94 <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003cc2:	4a3a      	ldr	r2, [pc, #232]	; (8003dac <HAL_ADC_MspInit+0x12c>)
 8003cc4:	6813      	ldr	r3, [r2, #0]
 8003cc6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003cc8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003cca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003ccc:	d109      	bne.n	8003ce2 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003cce:	4b38      	ldr	r3, [pc, #224]	; (8003db0 <HAL_ADC_MspInit+0x130>)
 8003cd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cd2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cd6:	64da      	str	r2, [r3, #76]	; 0x4c
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cde:	9301      	str	r3, [sp, #4]
 8003ce0:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ce2:	4b33      	ldr	r3, [pc, #204]	; (8003db0 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ce4:	4833      	ldr	r0, [pc, #204]	; (8003db4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ce6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ce8:	f042 0204 	orr.w	r2, r2, #4
 8003cec:	64da      	str	r2, [r3, #76]	; 0x4c
 8003cee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cf0:	f002 0204 	and.w	r2, r2, #4
 8003cf4:	9202      	str	r2, [sp, #8]
 8003cf6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cf8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d08:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d0a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 8003d0c:	2206      	movs	r2, #6
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d14:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d16:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d18:	f001 fb8c 	bl	8005434 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 8003d1c:	2203      	movs	r2, #3
 8003d1e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d20:	a906      	add	r1, sp, #24
 8003d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 8003d26:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d2c:	f001 fb82 	bl	8005434 <HAL_GPIO_Init>
}
 8003d30:	b01c      	add	sp, #112	; 0x70
 8003d32:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003d34:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d3c:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003d3e:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003d40:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d42:	f002 f8df 	bl	8005f04 <HAL_RCCEx_PeriphCLKConfig>
 8003d46:	bb40      	cbnz	r0, 8003d9a <HAL_ADC_MspInit+0x11a>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003d48:	4a18      	ldr	r2, [pc, #96]	; (8003dac <HAL_ADC_MspInit+0x12c>)
 8003d4a:	6813      	ldr	r3, [r2, #0]
 8003d4c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003d4e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003d50:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003d52:	d109      	bne.n	8003d68 <HAL_ADC_MspInit+0xe8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003d54:	4b16      	ldr	r3, [pc, #88]	; (8003db0 <HAL_ADC_MspInit+0x130>)
 8003d56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d64:	9304      	str	r3, [sp, #16]
 8003d66:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d68:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d6a:	4812      	ldr	r0, [pc, #72]	; (8003db4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d6e:	f042 0204 	orr.w	r2, r2, #4
 8003d72:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8003d76:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8003da0 <HAL_ADC_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d80:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8003d84:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d88:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d8c:	f001 fb52 	bl	8005434 <HAL_GPIO_Init>
}
 8003d90:	b01c      	add	sp, #112	; 0x70
 8003d92:	bd10      	pop	{r4, pc}
      Error_Handler();
 8003d94:	f7fd fe66 	bl	8001a64 <Error_Handler>
 8003d98:	e793      	b.n	8003cc2 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8003d9a:	f7fd fe63 	bl	8001a64 <Error_Handler>
 8003d9e:	e7d3      	b.n	8003d48 <HAL_ADC_MspInit+0xc8>
 8003da0:	00000003 	.word	0x00000003
 8003da4:	00000003 	.word	0x00000003
 8003da8:	50000100 	.word	0x50000100
 8003dac:	20001988 	.word	0x20001988
 8003db0:	40021000 	.word	0x40021000
 8003db4:	48000800 	.word	0x48000800

08003db8 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003db8:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <HAL_CORDIC_MspInit+0x2c>)
 8003dba:	6802      	ldr	r2, [r0, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d000      	beq.n	8003dc2 <HAL_CORDIC_MspInit+0xa>
 8003dc0:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003dc2:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8003dc6:	f042 0208 	orr.w	r2, r2, #8
 8003dca:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8003dce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 8003dd2:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003dd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	9301      	str	r3, [sp, #4]
 8003ddc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8003dde:	b002      	add	sp, #8
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40020c00 	.word	0x40020c00

08003de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003de8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8003dea:	6802      	ldr	r2, [r0, #0]
 8003dec:	4938      	ldr	r1, [pc, #224]	; (8003ed0 <HAL_TIM_Base_MspInit+0xe8>)
{
 8003dee:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df0:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8003df2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003df8:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8003dfc:	930a      	str	r3, [sp, #40]	; 0x28
  if(htim_base->Instance==TIM1)
 8003dfe:	d004      	beq.n	8003e0a <HAL_TIM_Base_MspInit+0x22>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003e00:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003e04:	d026      	beq.n	8003e54 <HAL_TIM_Base_MspInit+0x6c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003e06:	b00c      	add	sp, #48	; 0x30
 8003e08:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003e0e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8003e12:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8003ec8 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e1c:	661a      	str	r2, [r3, #96]	; 0x60
 8003e1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e20:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003e24:	9201      	str	r2, [sp, #4]
 8003e26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e2a:	f042 0201 	orr.w	r2, r2, #1
 8003e2e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e38:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003e3a:	2306      	movs	r3, #6
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8003e3c:	a906      	add	r1, sp, #24
 8003e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8003e42:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e46:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e48:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003e4a:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8003e4c:	f001 faf2 	bl	8005434 <HAL_GPIO_Init>
}
 8003e50:	b00c      	add	sp, #48	; 0x30
 8003e52:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e54:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <HAL_TIM_Base_MspInit+0xec>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e56:	4820      	ldr	r0, [pc, #128]	; (8003ed8 <HAL_TIM_Base_MspInit+0xf0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8003e60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e62:	f002 0201 	and.w	r2, r2, #1
 8003e66:	9203      	str	r2, [sp, #12]
 8003e68:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e6c:	f042 0202 	orr.w	r2, r2, #2
 8003e70:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e74:	f002 0202 	and.w	r2, r2, #2
 8003e78:	9204      	str	r2, [sp, #16]
 8003e7a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_HALL_H3_Pin|M1_HALL_H2_Pin;
 8003e8c:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8003e90:	2302      	movs	r3, #2
 8003e92:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e96:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e98:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e9a:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e9c:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ea0:	9a05      	ldr	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ea2:	f001 fac7 	bl	8005434 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8003ea6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003eaa:	2302      	movs	r3, #2
 8003eac:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8003eb0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8003eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8003eba:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ebe:	940a      	str	r4, [sp, #40]	; 0x28
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8003ec0:	f001 fab8 	bl	8005434 <HAL_GPIO_Init>
}
 8003ec4:	b00c      	add	sp, #48	; 0x30
 8003ec6:	bd10      	pop	{r4, pc}
 8003ec8:	00000040 	.word	0x00000040
 8003ecc:	00000012 	.word	0x00000012
 8003ed0:	40012c00 	.word	0x40012c00
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	48000400 	.word	0x48000400

08003edc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003edc:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8003ede:	4a27      	ldr	r2, [pc, #156]	; (8003f7c <HAL_TIM_MspPostInit+0xa0>)
 8003ee0:	6801      	ldr	r1, [r0, #0]
{
 8003ee2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee4:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003ee6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003eec:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003ef0:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8003ef2:	d001      	beq.n	8003ef8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003ef4:	b008      	add	sp, #32
 8003ef6:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003efc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003f00:	2406      	movs	r4, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f04:	f042 0201 	orr.w	r2, r2, #1
 8003f08:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f0c:	f002 0201 	and.w	r2, r2, #1
 8003f10:	9200      	str	r2, [sp, #0]
 8003f12:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f16:	f042 0202 	orr.w	r2, r2, #2
 8003f1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003f1e:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003f26:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003f28:	2280      	movs	r2, #128	; 0x80
 8003f2a:	2601      	movs	r6, #1
 8003f2c:	2702      	movs	r7, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003f2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003f32:	2302      	movs	r3, #2
 8003f34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f38:	e9cd 6704 	strd	r6, r7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003f3e:	f001 fa79 	bl	8005434 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f42:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003f44:	2203      	movs	r2, #3
 8003f46:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f48:	480d      	ldr	r0, [pc, #52]	; (8003f80 <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003f4a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003f4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f50:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f54:	f001 fa6e 	bl	8005434 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003f58:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f62:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003f64:	2202      	movs	r2, #2
 8003f66:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003f6c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003f70:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f72:	f001 fa5f 	bl	8005434 <HAL_GPIO_Init>
}
 8003f76:	b008      	add	sp, #32
 8003f78:	bdd0      	pop	{r4, r6, r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40012c00 	.word	0x40012c00
 8003f80:	48000400 	.word	0x48000400

08003f84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	4604      	mov	r4, r0
 8003f88:	b098      	sub	sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f8a:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f8c:	2244      	movs	r2, #68	; 0x44
 8003f8e:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f90:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003f94:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003f98:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f9a:	f006 f895 	bl	800a0c8 <memset>
  if(huart->Instance==USART2)
 8003f9e:	4b31      	ldr	r3, [pc, #196]	; (8004064 <HAL_UART_MspInit+0xe0>)
 8003fa0:	6822      	ldr	r2, [r4, #0]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d001      	beq.n	8003faa <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003fa6:	b018      	add	sp, #96	; 0x60
 8003fa8:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003faa:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fac:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003fae:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fb0:	f001 ffa8 	bl	8005f04 <HAL_RCCEx_PeriphCLKConfig>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d14c      	bne.n	8004052 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fb8:	4b2b      	ldr	r3, [pc, #172]	; (8004068 <HAL_UART_MspInit+0xe4>)
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003fba:	4e2c      	ldr	r6, [pc, #176]	; (800406c <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fbc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003fbe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003fc2:	659a      	str	r2, [r3, #88]	; 0x58
 8003fc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003fc6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003fca:	9200      	str	r2, [sp, #0]
 8003fcc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fd0:	f042 0201 	orr.w	r2, r2, #1
 8003fd4:	64da      	str	r2, [r3, #76]	; 0x4c
 8003fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003fde:	220c      	movs	r2, #12
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fe6:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003fea:	2300      	movs	r3, #0
 8003fec:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ff0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ff2:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ff8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ffa:	f001 fa1b 	bl	8005434 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003ffe:	491c      	ldr	r1, [pc, #112]	; (8004070 <HAL_UART_MspInit+0xec>)
 8004000:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004002:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004004:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004008:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800400a:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800400c:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004010:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004014:	e9c6 3306 	strd	r3, r3, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004018:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800401a:	f001 f975 	bl	8005308 <HAL_DMA_Init>
 800401e:	b9f0      	cbnz	r0, 800405e <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004020:	4d14      	ldr	r5, [pc, #80]	; (8004074 <HAL_UART_MspInit+0xf0>)
 8004022:	4915      	ldr	r1, [pc, #84]	; (8004078 <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004024:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004026:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004028:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800402a:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800402e:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004030:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004032:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004034:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004038:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800403c:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004040:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004042:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004044:	f001 f960 	bl	8005308 <HAL_DMA_Init>
 8004048:	b930      	cbnz	r0, 8004058 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800404a:	67a5      	str	r5, [r4, #120]	; 0x78
 800404c:	62ac      	str	r4, [r5, #40]	; 0x28
}
 800404e:	b018      	add	sp, #96	; 0x60
 8004050:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004052:	f7fd fd07 	bl	8001a64 <Error_Handler>
 8004056:	e7af      	b.n	8003fb8 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8004058:	f7fd fd04 	bl	8001a64 <Error_Handler>
 800405c:	e7f5      	b.n	800404a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 800405e:	f7fd fd01 	bl	8001a64 <Error_Handler>
 8004062:	e7dd      	b.n	8004020 <HAL_UART_MspInit+0x9c>
 8004064:	40004400 	.word	0x40004400
 8004068:	40021000 	.word	0x40021000
 800406c:	20000554 	.word	0x20000554
 8004070:	40020008 	.word	0x40020008
 8004074:	200005b4 	.word	0x200005b4
 8004078:	4002001c 	.word	0x4002001c

0800407c <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800407c:	4b1f      	ldr	r3, [pc, #124]	; (80040fc <HAL_InitTick+0x80>)
{
 800407e:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004080:	6d9a      	ldr	r2, [r3, #88]	; 0x58

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004082:	4c1f      	ldr	r4, [pc, #124]	; (8004100 <HAL_InitTick+0x84>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004084:	f042 0210 	orr.w	r2, r2, #16
 8004088:	659a      	str	r2, [r3, #88]	; 0x58
 800408a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 800408c:	b088      	sub	sp, #32
  __HAL_RCC_TIM6_CLK_ENABLE();
 800408e:	f003 0310 	and.w	r3, r3, #16
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004092:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004094:	9302      	str	r3, [sp, #8]
{
 8004096:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004098:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 800409a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800409c:	f001 ff08 	bl	8005eb0 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80040a0:	f001 fee2 	bl	8005e68 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80040a4:	4a17      	ldr	r2, [pc, #92]	; (8004104 <HAL_InitTick+0x88>)
  htim6.Instance = TIM6;
 80040a6:	4918      	ldr	r1, [pc, #96]	; (8004108 <HAL_InitTick+0x8c>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80040a8:	fba2 2300 	umull	r2, r3, r2, r0
 80040ac:	0c9b      	lsrs	r3, r3, #18
 80040ae:	3b01      	subs	r3, #1
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 80040b0:	2200      	movs	r2, #0
  htim6.Init.Prescaler = uwPrescalerValue;
 80040b2:	e9c4 1300 	strd	r1, r3, [r4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;

  status = HAL_TIM_Base_Init(&htim6);
 80040b6:	4620      	mov	r0, r4
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80040b8:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim6.Init.ClockDivision = 0;
 80040bc:	6122      	str	r2, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040be:	60a2      	str	r2, [r4, #8]
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80040c0:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim6);
 80040c2:	f002 f927 	bl	8006314 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80040c6:	4605      	mov	r5, r0
 80040c8:	b110      	cbz	r0, 80040d0 <HAL_InitTick+0x54>
    }
  }

 /* Return function status */
  return status;
}
 80040ca:	4628      	mov	r0, r5
 80040cc:	b008      	add	sp, #32
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim6);
 80040d0:	4620      	mov	r0, r4
 80040d2:	f002 f9a7 	bl	8006424 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80040d6:	4605      	mov	r5, r0
 80040d8:	2800      	cmp	r0, #0
 80040da:	d1f6      	bne.n	80040ca <HAL_InitTick+0x4e>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80040dc:	2036      	movs	r0, #54	; 0x36
 80040de:	f001 f8eb 	bl	80052b8 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040e2:	2e0f      	cmp	r6, #15
 80040e4:	d901      	bls.n	80040ea <HAL_InitTick+0x6e>
        status = HAL_ERROR;
 80040e6:	2501      	movs	r5, #1
 80040e8:	e7ef      	b.n	80040ca <HAL_InitTick+0x4e>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80040ea:	462a      	mov	r2, r5
 80040ec:	4631      	mov	r1, r6
 80040ee:	2036      	movs	r0, #54	; 0x36
 80040f0:	f001 f8a4 	bl	800523c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040f4:	4b05      	ldr	r3, [pc, #20]	; (800410c <HAL_InitTick+0x90>)
 80040f6:	601e      	str	r6, [r3, #0]
 80040f8:	e7e7      	b.n	80040ca <HAL_InitTick+0x4e>
 80040fa:	bf00      	nop
 80040fc:	40021000 	.word	0x40021000
 8004100:	2000198c 	.word	0x2000198c
 8004104:	431bde83 	.word	0x431bde83
 8004108:	40001000 	.word	0x40001000
 800410c:	20000430 	.word	0x20000430

08004110 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004110:	4801      	ldr	r0, [pc, #4]	; (8004118 <TIM6_DAC_IRQHandler+0x8>)
 8004112:	f002 bbcd 	b.w	80068b0 <HAL_TIM_IRQHandler>
 8004116:	bf00      	nop
 8004118:	2000198c 	.word	0x2000198c

0800411c <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800411c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004120:	2240      	movs	r2, #64	; 0x40
 8004122:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 8004124:	f7fe b8da 	b.w	80022dc <TSK_HighFrequencyTask>

08004128 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004128:	4b03      	ldr	r3, [pc, #12]	; (8004138 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 800412a:	4804      	ldr	r0, [pc, #16]	; (800413c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800412c:	f06f 0201 	mvn.w	r2, #1
 8004130:	611a      	str	r2, [r3, #16]
 8004132:	f005 bc2d 	b.w	8009990 <R3_2_TIMx_UP_IRQHandler>
 8004136:	bf00      	nop
 8004138:	40012c00 	.word	0x40012c00
 800413c:	2000023c 	.word	0x2000023c

08004140 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8004140:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8004142:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8004144:	691a      	ldr	r2, [r3, #16]
 8004146:	0611      	lsls	r1, r2, #24
 8004148:	d505      	bpl.n	8004156 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800414a:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 800414e:	480a      	ldr	r0, [pc, #40]	; (8004178 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8004150:	611a      	str	r2, [r3, #16]
 8004152:	f005 fc89 	bl	8009a68 <R3_2_BRK_IRQHandler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8004156:	4b07      	ldr	r3, [pc, #28]	; (8004174 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	05d2      	lsls	r2, r2, #23
 800415c:	d505      	bpl.n	800416a <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800415e:	f46f 7280 	mvn.w	r2, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8004162:	4805      	ldr	r0, [pc, #20]	; (8004178 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8004164:	611a      	str	r2, [r3, #16]
 8004166:	f005 fc5b 	bl	8009a20 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 800416a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 800416e:	f7fe b865 	b.w	800223c <MC_Scheduler>
 8004172:	bf00      	nop
 8004174:	40012c00 	.word	0x40012c00
 8004178:	2000023c 	.word	0x2000023c

0800417c <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 800417c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (0U == LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 800417e:	4c0c      	ldr	r4, [pc, #48]	; (80041b0 <TIM2_IRQHandler+0x34>)
 8004180:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8004182:	691a      	ldr	r2, [r3, #16]
 8004184:	07d1      	lsls	r1, r2, #31
 8004186:	d40b      	bmi.n	80041a0 <TIM2_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	0792      	lsls	r2, r2, #30
 800418c:	d507      	bpl.n	800419e <TIM2_IRQHandler+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800418e:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8004192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    (void)HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8004196:	4806      	ldr	r0, [pc, #24]	; (80041b0 <TIM2_IRQHandler+0x34>)
 8004198:	611a      	str	r2, [r3, #16]
 800419a:	f7fc bee9 	b.w	8000f70 <HALL_TIMx_CC_IRQHandler>
}
 800419e:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80041a0:	f06f 0201 	mvn.w	r2, #1
 80041a4:	611a      	str	r2, [r3, #16]
    (void)HALL_TIMx_UP_IRQHandler(&HALL_M1);
 80041a6:	4620      	mov	r0, r4
 80041a8:	f7fd f88c 	bl	80012c4 <HALL_TIMx_UP_IRQHandler>
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx) != 0U)
 80041ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80041ae:	e7eb      	b.n	8004188 <TIM2_IRQHandler+0xc>
 80041b0:	200000e0 	.word	0x200000e0

080041b4 <DMA1_Channel1_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 80041b4:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <DMA1_Channel1_IRQHandler+0x14>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	0792      	lsls	r2, r2, #30
 80041ba:	d400      	bmi.n	80041be <DMA1_Channel1_IRQHandler+0xa>
  }
  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

}
 80041bc:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80041be:	2202      	movs	r2, #2
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 80041c0:	4802      	ldr	r0, [pc, #8]	; (80041cc <DMA1_Channel1_IRQHandler+0x18>)
 80041c2:	605a      	str	r2, [r3, #4]
 80041c4:	f7fc bcdc 	b.w	8000b80 <ASPEP_HWDataReceivedIT>
 80041c8:	40020000 	.word	0x40020000
 80041cc:	200003b4 	.word	0x200003b4

080041d0 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80041d0:	4b33      	ldr	r3, [pc, #204]	; (80042a0 <USART2_IRQHandler+0xd0>)
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	0650      	lsls	r0, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 80041d6:	b510      	push	{r4, lr}
 80041d8:	d509      	bpl.n	80041ee <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80041da:	4932      	ldr	r1, [pc, #200]	; (80042a4 <USART2_IRQHandler+0xd4>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 80041dc:	4832      	ldr	r0, [pc, #200]	; (80042a8 <USART2_IRQHandler+0xd8>)
 80041de:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80041e0:	2440      	movs	r4, #64	; 0x40
 80041e2:	f022 0201 	bic.w	r2, r2, #1
 80041e6:	61ca      	str	r2, [r1, #28]
 80041e8:	621c      	str	r4, [r3, #32]
 80041ea:	f7fc fb29 	bl	8000840 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80041ee:	492c      	ldr	r1, [pc, #176]	; (80042a0 <USART2_IRQHandler+0xd0>)
 80041f0:	69ca      	ldr	r2, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80041f2:	69cb      	ldr	r3, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80041f4:	69c8      	ldr	r0, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80041f6:	f002 0c08 	and.w	ip, r2, #8
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80041fa:	f003 0302 	and.w	r3, r3, #2
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80041fe:	688a      	ldr	r2, [r1, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004200:	ea43 030c 	orr.w	r3, r3, ip
 8004204:	f000 0004 	and.w	r0, r0, #4
 8004208:	4303      	orrs	r3, r0
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 800420a:	f002 0201 	and.w	r2, r2, #1
 800420e:	bf08      	it	eq
 8004210:	2200      	moveq	r2, #0
 8004212:	b19a      	cbz	r2, 800423c <USART2_IRQHandler+0x6c>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8004214:	230e      	movs	r3, #14
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8004216:	4a25      	ldr	r2, [pc, #148]	; (80042ac <USART2_IRQHandler+0xdc>)
 8004218:	620b      	str	r3, [r1, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421a:	e852 3f00 	ldrex	r3, [r2]
 800421e:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	e842 3100 	strex	r1, r3, [r2]
 8004226:	2900      	cmp	r1, #0
 8004228:	d1f7      	bne.n	800421a <USART2_IRQHandler+0x4a>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800422a:	4a1d      	ldr	r2, [pc, #116]	; (80042a0 <USART2_IRQHandler+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422c:	e852 3f00 	ldrex	r3, [r2]
 8004230:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004234:	e842 3100 	strex	r1, r3, [r2]
 8004238:	2900      	cmp	r1, #0
 800423a:	d1f7      	bne.n	800422c <USART2_IRQHandler+0x5c>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800423c:	4a18      	ldr	r2, [pc, #96]	; (80042a0 <USART2_IRQHandler+0xd0>)
 800423e:	69d3      	ldr	r3, [r2, #28]
 8004240:	06d9      	lsls	r1, r3, #27
 8004242:	d52a      	bpl.n	800429a <USART2_IRQHandler+0xca>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8004244:	6813      	ldr	r3, [r2, #0]
 8004246:	06db      	lsls	r3, r3, #27
 8004248:	d528      	bpl.n	800429c <USART2_IRQHandler+0xcc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800424e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004252:	e842 3100 	strex	r1, r3, [r2]
 8004256:	2900      	cmp	r1, #0
 8004258:	d1f7      	bne.n	800424a <USART2_IRQHandler+0x7a>
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800425a:	4b14      	ldr	r3, [pc, #80]	; (80042ac <USART2_IRQHandler+0xdc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8004260:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	e843 2100 	strex	r1, r2, [r3]
 8004268:	2900      	cmp	r1, #0
 800426a:	d1f7      	bne.n	800425c <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800426c:	e853 2f00 	ldrex	r2, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004274:	e843 2100 	strex	r1, r2, [r3]
 8004278:	2900      	cmp	r1, #0
 800427a:	d1f7      	bne.n	800426c <USART2_IRQHandler+0x9c>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800427c:	4a08      	ldr	r2, [pc, #32]	; (80042a0 <USART2_IRQHandler+0xd0>)
 800427e:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004284:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004288:	e843 2100 	strex	r1, r2, [r3]
 800428c:	2900      	cmp	r1, #0
 800428e:	d1f7      	bne.n	8004280 <USART2_IRQHandler+0xb0>
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 8004290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 8004294:	4804      	ldr	r0, [pc, #16]	; (80042a8 <USART2_IRQHandler+0xd8>)
 8004296:	f7fc bcc1 	b.w	8000c1c <ASPEP_HWDMAReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800429a:	6813      	ldr	r3, [r2, #0]
}
 800429c:	bd10      	pop	{r4, pc}
 800429e:	bf00      	nop
 80042a0:	40004400 	.word	0x40004400
 80042a4:	40020000 	.word	0x40020000
 80042a8:	200003b4 	.word	0x200003b4
 80042ac:	40004408 	.word	0x40004408

080042b0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80042b0:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80042b2:	f7fe f8f5 	bl	80024a0 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80042b6:	e7fe      	b.n	80042b6 <HardFault_Handler+0x6>

080042b8 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 80042b8:	4b04      	ldr	r3, [pc, #16]	; (80042cc <EXTI15_10_IRQHandler+0x14>)
 80042ba:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC13.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 80042bc:	0492      	lsls	r2, r2, #18
 80042be:	d400      	bmi.n	80042c2 <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_13);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 80042c0:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 80042c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80042c6:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 80042c8:	f7fe b90a 	b.w	80024e0 <UI_HandleStartStopButton_cb>
 80042cc:	40010400 	.word	0x40010400

080042d0 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 80042d0:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80042d2:	2340      	movs	r3, #64	; 0x40
{
 80042d4:	b470      	push	{r4, r5, r6}
 80042d6:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d8:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80042dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	e842 3100 	strex	r1, r3, [r2]
 80042e4:	2900      	cmp	r1, #0
 80042e6:	d1f7      	bne.n	80042d8 <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80042e8:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	e851 3f00 	ldrex	r3, [r1]
 80042f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f4:	e841 3400 	strex	r4, r3, [r1]
 80042f8:	2c00      	cmp	r4, #0
 80042fa:	d1f7      	bne.n	80042ec <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 80042fc:	6901      	ldr	r1, [r0, #16]
 80042fe:	4e17      	ldr	r6, [pc, #92]	; (800435c <UASPEP_INIT+0x8c>)
 8004300:	6883      	ldr	r3, [r0, #8]
 8004302:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8004304:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004306:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8004308:	f102 0128 	add.w	r1, r2, #40	; 0x28
 800430c:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800430e:	68c3      	ldr	r3, [r0, #12]
 8004310:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004312:	2340      	movs	r3, #64	; 0x40
 8004314:	6213      	str	r3, [r2, #32]
 8004316:	586b      	ldr	r3, [r5, r1]
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800431e:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	e851 3f00 	ldrex	r3, [r1]
 8004326:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432a:	e841 3400 	strex	r4, r3, [r1]
 800432e:	2c00      	cmp	r4, #0
 8004330:	d1f7      	bne.n	8004322 <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004332:	68c3      	ldr	r3, [r0, #12]
 8004334:	5cf0      	ldrb	r0, [r6, r3]
 8004336:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8004338:	f102 0124 	add.w	r1, r2, #36	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800433c:	2340      	movs	r3, #64	; 0x40
 800433e:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004340:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004344:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800434a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434e:	e841 3200 	strex	r2, r3, [r1]
 8004352:	2a00      	cmp	r2, #0
 8004354:	d1f7      	bne.n	8004346 <UASPEP_INIT+0x76>
}
 8004356:	bc70      	pop	{r4, r5, r6}
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	0800a3c0 	.word	0x0800a3c0

08004360 <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8004360:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004362:	6903      	ldr	r3, [r0, #16]
 8004364:	4d0c      	ldr	r5, [pc, #48]	; (8004398 <UASPEP_SEND_PACKET+0x38>)
 8004366:	6884      	ldr	r4, [r0, #8]
 8004368:	5ceb      	ldrb	r3, [r5, r3]
 800436a:	58e0      	ldr	r0, [r4, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 800436c:	07c0      	lsls	r0, r0, #31
 800436e:	eb04 0c03 	add.w	ip, r4, r3
 8004372:	d40e      	bmi.n	8004392 <UASPEP_SEND_PACKET+0x32>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004374:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004378:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800437c:	0c09      	lsrs	r1, r1, #16
 800437e:	0409      	lsls	r1, r1, #16
 8004380:	4311      	orrs	r1, r2
 8004382:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004386:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 8004388:	2001      	movs	r0, #1
 800438a:	4302      	orrs	r2, r0
 800438c:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return result;
}
 800438e:	bc30      	pop	{r4, r5}
 8004390:	4770      	bx	lr
    result = false;
 8004392:	2000      	movs	r0, #0
}
 8004394:	bc30      	pop	{r4, r5}
 8004396:	4770      	bx	lr
 8004398:	0800a3c0 	.word	0x0800a3c0

0800439c <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 800439c:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800439e:	68c3      	ldr	r3, [r0, #12]
 80043a0:	4d0b      	ldr	r5, [pc, #44]	; (80043d0 <UASPEP_RECEIVE_BUFFER+0x34>)
 80043a2:	6844      	ldr	r4, [r0, #4]
 80043a4:	5ce8      	ldrb	r0, [r5, r3]
 80043a6:	5825      	ldr	r5, [r4, r0]
 80043a8:	eb04 0c00 	add.w	ip, r4, r0
 80043ac:	f025 0501 	bic.w	r5, r5, #1
 80043b0:	5025      	str	r5, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80043b2:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80043b6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80043ba:	0c1b      	lsrs	r3, r3, #16
 80043bc:	041b      	lsls	r3, r3, #16
 80043be:	431a      	orrs	r2, r3
 80043c0:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80043c4:	5823      	ldr	r3, [r4, r0]
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 80043cc:	bc30      	pop	{r4, r5}
 80043ce:	4770      	bx	lr
 80043d0:	0800a3c0 	.word	0x0800a3c0

080043d4 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 80043d4:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80043d6:	2310      	movs	r3, #16
 80043d8:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043da:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80043de:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e2:	e842 3100 	strex	r1, r3, [r2]
 80043e6:	2900      	cmp	r1, #0
 80043e8:	d1f7      	bne.n	80043da <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 80043ea:	4770      	bx	lr

080043ec <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80043ec:	4a03      	ldr	r2, [pc, #12]	; (80043fc <SystemInit+0x10>)
 80043ee:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80043f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043fa:	4770      	bx	lr
 80043fc:	e000ed00 	.word	0xe000ed00

08004400 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004400:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004402:	2003      	movs	r0, #3
 8004404:	f000 ff08 	bl	8005218 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004408:	2000      	movs	r0, #0
 800440a:	f7ff fe37 	bl	800407c <HAL_InitTick>
 800440e:	b110      	cbz	r0, 8004416 <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 8004410:	2401      	movs	r4, #1
  }

  /* Return function status */
  return status;

}
 8004412:	4620      	mov	r0, r4
 8004414:	bd10      	pop	{r4, pc}
 8004416:	4604      	mov	r4, r0
    HAL_MspInit();
 8004418:	f7ff fc10 	bl	8003c3c <HAL_MspInit>
}
 800441c:	4620      	mov	r0, r4
 800441e:	bd10      	pop	{r4, pc}

08004420 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004420:	4a03      	ldr	r2, [pc, #12]	; (8004430 <HAL_IncTick+0x10>)
 8004422:	4904      	ldr	r1, [pc, #16]	; (8004434 <HAL_IncTick+0x14>)
 8004424:	6813      	ldr	r3, [r2, #0]
 8004426:	6809      	ldr	r1, [r1, #0]
 8004428:	440b      	add	r3, r1
 800442a:	6013      	str	r3, [r2, #0]
}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	200019d8 	.word	0x200019d8
 8004434:	2000042c 	.word	0x2000042c

08004438 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004438:	4b01      	ldr	r3, [pc, #4]	; (8004440 <HAL_GetTick+0x8>)
 800443a:	6818      	ldr	r0, [r3, #0]
}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	200019d8 	.word	0x200019d8

08004444 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004444:	b530      	push	{r4, r5, lr}
 8004446:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004448:	2300      	movs	r3, #0
 800444a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800444c:	2800      	cmp	r0, #0
 800444e:	f000 80c9 	beq.w	80045e4 <HAL_ADC_Init+0x1a0>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004452:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004454:	4604      	mov	r4, r0
 8004456:	2d00      	cmp	r5, #0
 8004458:	f000 8092 	beq.w	8004580 <HAL_ADC_Init+0x13c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800445c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800445e:	6893      	ldr	r3, [r2, #8]
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	d505      	bpl.n	8004470 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004464:	6893      	ldr	r3, [r2, #8]
 8004466:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800446a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800446e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004470:	6893      	ldr	r3, [r2, #8]
 8004472:	00dd      	lsls	r5, r3, #3
 8004474:	d419      	bmi.n	80044aa <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004476:	4b70      	ldr	r3, [pc, #448]	; (8004638 <HAL_ADC_Init+0x1f4>)
 8004478:	4870      	ldr	r0, [pc, #448]	; (800463c <HAL_ADC_Init+0x1f8>)
 800447a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800447c:	6891      	ldr	r1, [r2, #8]
 800447e:	099b      	lsrs	r3, r3, #6
 8004480:	fba0 0303 	umull	r0, r3, r0, r3
 8004484:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004488:	099b      	lsrs	r3, r3, #6
 800448a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800448e:	3301      	adds	r3, #1
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004496:	6091      	str	r1, [r2, #8]
 8004498:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800449a:	9b01      	ldr	r3, [sp, #4]
 800449c:	b12b      	cbz	r3, 80044aa <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800449e:	9b01      	ldr	r3, [sp, #4]
 80044a0:	3b01      	subs	r3, #1
 80044a2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80044a4:	9b01      	ldr	r3, [sp, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f9      	bne.n	800449e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044aa:	6893      	ldr	r3, [r2, #8]
 80044ac:	00d8      	lsls	r0, r3, #3
 80044ae:	d459      	bmi.n	8004564 <HAL_ADC_Init+0x120>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044b0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80044b2:	f043 0310 	orr.w	r3, r3, #16
 80044b6:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044b8:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80044ba:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044bc:	4303      	orrs	r3, r0
 80044be:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044c0:	6893      	ldr	r3, [r2, #8]
 80044c2:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80044c8:	d153      	bne.n	8004572 <HAL_ADC_Init+0x12e>
 80044ca:	06d9      	lsls	r1, r3, #27
 80044cc:	d451      	bmi.n	8004572 <HAL_ADC_Init+0x12e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044ce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80044d0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80044d4:	f043 0302 	orr.w	r3, r3, #2
 80044d8:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044da:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044dc:	07db      	lsls	r3, r3, #31
 80044de:	d40e      	bmi.n	80044fe <HAL_ADC_Init+0xba>
 80044e0:	4b57      	ldr	r3, [pc, #348]	; (8004640 <HAL_ADC_Init+0x1fc>)
 80044e2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80044e6:	6889      	ldr	r1, [r1, #8]
 80044e8:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044ea:	430b      	orrs	r3, r1
 80044ec:	07dd      	lsls	r5, r3, #31
 80044ee:	d406      	bmi.n	80044fe <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80044f0:	4954      	ldr	r1, [pc, #336]	; (8004644 <HAL_ADC_Init+0x200>)
 80044f2:	6865      	ldr	r5, [r4, #4]
 80044f4:	688b      	ldr	r3, [r1, #8]
 80044f6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80044fa:	432b      	orrs	r3, r5
 80044fc:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80044fe:	68e5      	ldr	r5, [r4, #12]
 8004500:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004502:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004506:	432b      	orrs	r3, r5
 8004508:	68a5      	ldr	r5, [r4, #8]
 800450a:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800450c:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800450e:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 8004510:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004514:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004518:	d05f      	beq.n	80045da <HAL_ADC_Init+0x196>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800451a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800451c:	b121      	cbz	r1, 8004528 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 800451e:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004520:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004524:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004526:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004528:	68d5      	ldr	r5, [r2, #12]
 800452a:	4947      	ldr	r1, [pc, #284]	; (8004648 <HAL_ADC_Init+0x204>)
 800452c:	4029      	ands	r1, r5
 800452e:	430b      	orrs	r3, r1
 8004530:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004532:	6913      	ldr	r3, [r2, #16]
 8004534:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004536:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800453a:	430b      	orrs	r3, r1
 800453c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800453e:	6893      	ldr	r3, [r2, #8]
 8004540:	0759      	lsls	r1, r3, #29
 8004542:	d523      	bpl.n	800458c <HAL_ADC_Init+0x148>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004544:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004546:	6963      	ldr	r3, [r4, #20]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d04e      	beq.n	80045ea <HAL_ADC_Init+0x1a6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800454c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800454e:	f023 030f 	bic.w	r3, r3, #15
 8004552:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004554:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004556:	f023 0303 	bic.w	r3, r3, #3
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004560:	b003      	add	sp, #12
 8004562:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004564:	6893      	ldr	r3, [r2, #8]
 8004566:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800456a:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800456e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004570:	d0ab      	beq.n	80044ca <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004572:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004574:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004576:	f043 0310 	orr.w	r3, r3, #16
 800457a:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800457c:	b003      	add	sp, #12
 800457e:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8004580:	f7ff fb7e 	bl	8003c80 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004584:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004586:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 800458a:	e767      	b.n	800445c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800458c:	6893      	ldr	r3, [r2, #8]
 800458e:	071b      	lsls	r3, r3, #28
 8004590:	d4d9      	bmi.n	8004546 <HAL_ADC_Init+0x102>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004592:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004594:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004598:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800459a:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800459e:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80045a0:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80045a4:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80045a8:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 80045aa:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80045ac:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045ae:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80045b0:	bb19      	cbnz	r1, 80045fa <HAL_ADC_Init+0x1b6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045b6:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80045b8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80045bc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80045c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045c4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80045c8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d021      	beq.n	8004614 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80045d0:	6913      	ldr	r3, [r2, #16]
 80045d2:	f023 0301 	bic.w	r3, r3, #1
 80045d6:	6113      	str	r3, [r2, #16]
 80045d8:	e7b5      	b.n	8004546 <HAL_ADC_Init+0x102>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80045da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80045dc:	3901      	subs	r1, #1
 80045de:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80045e2:	e79a      	b.n	800451a <HAL_ADC_Init+0xd6>
    return HAL_ERROR;
 80045e4:	2001      	movs	r0, #1
}
 80045e6:	b003      	add	sp, #12
 80045e8:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80045ea:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80045ec:	6a23      	ldr	r3, [r4, #32]
 80045ee:	f021 010f 	bic.w	r1, r1, #15
 80045f2:	3b01      	subs	r3, #1
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6313      	str	r3, [r2, #48]	; 0x30
 80045f8:	e7ac      	b.n	8004554 <HAL_ADC_Init+0x110>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045fe:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004600:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004604:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004608:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800460c:	430b      	orrs	r3, r1
 800460e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004612:	e7d9      	b.n	80045c8 <HAL_ADC_Init+0x184>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004614:	6911      	ldr	r1, [r2, #16]
 8004616:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004618:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800461a:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 800461e:	f021 0104 	bic.w	r1, r1, #4
 8004622:	432b      	orrs	r3, r5
 8004624:	430b      	orrs	r3, r1
 8004626:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004628:	430b      	orrs	r3, r1
 800462a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800462c:	430b      	orrs	r3, r1
 800462e:	f043 0301 	orr.w	r3, r3, #1
 8004632:	6113      	str	r3, [r2, #16]
 8004634:	e787      	b.n	8004546 <HAL_ADC_Init+0x102>
 8004636:	bf00      	nop
 8004638:	20000428 	.word	0x20000428
 800463c:	053e2d63 	.word	0x053e2d63
 8004640:	50000100 	.word	0x50000100
 8004644:	50000300 	.word	0x50000300
 8004648:	fff04007 	.word	0xfff04007

0800464c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800464c:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800464e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8004652:	b083      	sub	sp, #12
 8004654:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004656:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004658:	f04f 0000 	mov.w	r0, #0
 800465c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800465e:	f000 8145 	beq.w	80048ec <HAL_ADC_ConfigChannel+0x2a0>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004662:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8004664:	2001      	movs	r0, #1
 8004666:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800466a:	68a2      	ldr	r2, [r4, #8]
 800466c:	0755      	lsls	r5, r2, #29
 800466e:	d44c      	bmi.n	800470a <HAL_ADC_ConfigChannel+0xbe>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004670:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8004672:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004674:	ea4f 1e90 	mov.w	lr, r0, lsr #6
 8004678:	f00e 0e0c 	and.w	lr, lr, #12
 800467c:	f104 0c30 	add.w	ip, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8004680:	f000 001f 	and.w	r0, r0, #31
 8004684:	f85e 500c 	ldr.w	r5, [lr, ip]
 8004688:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800468c:	261f      	movs	r6, #31
 800468e:	4082      	lsls	r2, r0
 8004690:	fa06 f000 	lsl.w	r0, r6, r0
 8004694:	ea25 0000 	bic.w	r0, r5, r0
 8004698:	4302      	orrs	r2, r0
 800469a:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800469e:	68a2      	ldr	r2, [r4, #8]
 80046a0:	0750      	lsls	r0, r2, #29
 80046a2:	d543      	bpl.n	800472c <HAL_ADC_ConfigChannel+0xe0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046a4:	68a2      	ldr	r2, [r4, #8]
 80046a6:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046a8:	68a2      	ldr	r2, [r4, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046aa:	f012 0f01 	tst.w	r2, #1
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80046ae:	4602      	mov	r2, r0
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046b0:	d10c      	bne.n	80046cc <HAL_ADC_ConfigChannel+0x80>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80046b2:	4dc2      	ldr	r5, [pc, #776]	; (80049bc <HAL_ADC_ConfigChannel+0x370>)
 80046b4:	68ce      	ldr	r6, [r1, #12]
 80046b6:	42ae      	cmp	r6, r5
 80046b8:	f000 80c1 	beq.w	800483e <HAL_ADC_ConfigChannel+0x1f2>
    CLEAR_BIT(ADCx->DIFSEL,
 80046bc:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 80046c0:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80046c4:	ea21 0100 	bic.w	r1, r1, r0
 80046c8:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80046cc:	49bc      	ldr	r1, [pc, #752]	; (80049c0 <HAL_ADC_ConfigChannel+0x374>)
 80046ce:	420a      	tst	r2, r1
 80046d0:	d02a      	beq.n	8004728 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80046d2:	49bc      	ldr	r1, [pc, #752]	; (80049c4 <HAL_ADC_ConfigChannel+0x378>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80046d4:	4dbc      	ldr	r5, [pc, #752]	; (80049c8 <HAL_ADC_ConfigChannel+0x37c>)
 80046d6:	6888      	ldr	r0, [r1, #8]
 80046d8:	42aa      	cmp	r2, r5
 80046da:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 80046de:	d01d      	beq.n	800471c <HAL_ADC_ConfigChannel+0xd0>
 80046e0:	4dba      	ldr	r5, [pc, #744]	; (80049cc <HAL_ADC_ConfigChannel+0x380>)
 80046e2:	42aa      	cmp	r2, r5
 80046e4:	d01a      	beq.n	800471c <HAL_ADC_ConfigChannel+0xd0>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80046e6:	4dba      	ldr	r5, [pc, #744]	; (80049d0 <HAL_ADC_ConfigChannel+0x384>)
 80046e8:	42aa      	cmp	r2, r5
 80046ea:	f040 8131 	bne.w	8004950 <HAL_ADC_ConfigChannel+0x304>
 80046ee:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80046f2:	d119      	bne.n	8004728 <HAL_ADC_ConfigChannel+0xdc>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046f4:	4ab7      	ldr	r2, [pc, #732]	; (80049d4 <HAL_ADC_ConfigChannel+0x388>)
 80046f6:	4294      	cmp	r4, r2
 80046f8:	d016      	beq.n	8004728 <HAL_ADC_ConfigChannel+0xdc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80046fa:	688a      	ldr	r2, [r1, #8]
 80046fc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004700:	4316      	orrs	r6, r2
 8004702:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 8004706:	608e      	str	r6, [r1, #8]
}
 8004708:	e003      	b.n	8004712 <HAL_ADC_ConfigChannel+0xc6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800470a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800470c:	f042 0220 	orr.w	r2, r2, #32
 8004710:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004718:	b003      	add	sp, #12
 800471a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800471c:	0202      	lsls	r2, r0, #8
 800471e:	d403      	bmi.n	8004728 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004720:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8004724:	f000 80f5 	beq.w	8004912 <HAL_ADC_ConfigChannel+0x2c6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004728:	2000      	movs	r0, #0
 800472a:	e7f2      	b.n	8004712 <HAL_ADC_ConfigChannel+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800472c:	68a2      	ldr	r2, [r4, #8]
 800472e:	f012 0208 	ands.w	r2, r2, #8
 8004732:	f040 8082 	bne.w	800483a <HAL_ADC_ConfigChannel+0x1ee>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004736:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004738:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800473a:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800473e:	f000 811b 	beq.w	8004978 <HAL_ADC_ConfigChannel+0x32c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004742:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8004746:	f104 0714 	add.w	r7, r4, #20
 800474a:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 800474e:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004752:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004756:	f04f 0e07 	mov.w	lr, #7
 800475a:	40b0      	lsls	r0, r6
 800475c:	fa0e f606 	lsl.w	r6, lr, r6
 8004760:	ea25 0506 	bic.w	r5, r5, r6
 8004764:	4328      	orrs	r0, r5
 8004766:	f84c 0007 	str.w	r0, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800476a:	6960      	ldr	r0, [r4, #20]
 800476c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004770:	6160      	str	r0, [r4, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004772:	690f      	ldr	r7, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004774:	68e5      	ldr	r5, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004776:	2f04      	cmp	r7, #4
 8004778:	d02f      	beq.n	80047da <HAL_ADC_ConfigChannel+0x18e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800477a:	f104 0060 	add.w	r0, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800477e:	f3c5 05c1 	ubfx	r5, r5, #3, #2
  MODIFY_REG(*preg,
 8004782:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
 8004786:	f8df c25c 	ldr.w	ip, [pc, #604]	; 80049e4 <HAL_ADC_ConfigChannel+0x398>
 800478a:	006e      	lsls	r6, r5, #1
 800478c:	680d      	ldr	r5, [r1, #0]
 800478e:	ea0e 0c0c 	and.w	ip, lr, ip
 8004792:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004796:	ea45 0c0c 	orr.w	ip, r5, ip
 800479a:	694d      	ldr	r5, [r1, #20]
 800479c:	40b5      	lsls	r5, r6
 800479e:	ea45 050c 	orr.w	r5, r5, ip
 80047a2:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80047a6:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047aa:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80047ac:	698e      	ldr	r6, [r1, #24]
 80047ae:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
 80047b2:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80047b6:	4335      	orrs	r5, r6
 80047b8:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80047bc:	7f0d      	ldrb	r5, [r1, #28]
 80047be:	690e      	ldr	r6, [r1, #16]
 80047c0:	2d01      	cmp	r5, #1
  MODIFY_REG(*preg,
 80047c2:	f850 5026 	ldr.w	r5, [r0, r6, lsl #2]
 80047c6:	bf08      	it	eq
 80047c8:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 80047cc:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 80047d0:	432a      	orrs	r2, r5
 80047d2:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 80047d6:	6808      	ldr	r0, [r1, #0]
}
 80047d8:	e766      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047da:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047dc:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80047de:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80047e0:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047e4:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047e8:	2d00      	cmp	r5, #0
 80047ea:	f040 80fd 	bne.w	80049e8 <HAL_ADC_ConfigChannel+0x39c>
 80047ee:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047f2:	42aa      	cmp	r2, r5
 80047f4:	f000 8171 	beq.w	8004ada <HAL_ADC_ConfigChannel+0x48e>
 80047f8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047fa:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047fc:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004800:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004804:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8004808:	42ae      	cmp	r6, r5
 800480a:	f000 8154 	beq.w	8004ab6 <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800480e:	6896      	ldr	r6, [r2, #8]
 8004810:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004812:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004816:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800481a:	42ae      	cmp	r6, r5
 800481c:	f000 8139 	beq.w	8004a92 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004820:	68d6      	ldr	r6, [r2, #12]
 8004822:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004824:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004828:	f3c6 6284 	ubfx	r2, r6, #26, #5
 800482c:	4295      	cmp	r5, r2
 800482e:	f47f af3b 	bne.w	80046a8 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004838:	603a      	str	r2, [r7, #0]
 800483a:	6808      	ldr	r0, [r1, #0]
}
 800483c:	e734      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 800483e:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8004842:	f3c0 0512 	ubfx	r5, r0, #0, #19
 8004846:	432a      	orrs	r2, r5
 8004848:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800484c:	2d00      	cmp	r5, #0
 800484e:	d050      	beq.n	80048f2 <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004850:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004854:	2a00      	cmp	r2, #0
 8004856:	f000 80f8 	beq.w	8004a4a <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 800485a:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800485e:	3201      	adds	r2, #1
 8004860:	f002 021f 	and.w	r2, r2, #31
 8004864:	2a09      	cmp	r2, #9
 8004866:	f240 80f0 	bls.w	8004a4a <HAL_ADC_ConfigChannel+0x3fe>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800486e:	2a00      	cmp	r2, #0
 8004870:	f000 814f 	beq.w	8004b12 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004874:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004878:	3201      	adds	r2, #1
 800487a:	0692      	lsls	r2, r2, #26
 800487c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004880:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004884:	2d00      	cmp	r5, #0
 8004886:	f000 8149 	beq.w	8004b1c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 800488a:	fab5 f585 	clz	r5, r5
 800488e:	3501      	adds	r5, #1
 8004890:	f005 051f 	and.w	r5, r5, #31
 8004894:	2601      	movs	r6, #1
 8004896:	fa06 f505 	lsl.w	r5, r6, r5
 800489a:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80048a0:	2800      	cmp	r0, #0
 80048a2:	f000 8139 	beq.w	8004b18 <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 80048a6:	fab0 f080 	clz	r0, r0
 80048aa:	1c42      	adds	r2, r0, #1
 80048ac:	f002 001f 	and.w	r0, r2, #31
 80048b0:	f06f 061d 	mvn.w	r6, #29
 80048b4:	2203      	movs	r2, #3
 80048b6:	fb12 6200 	smlabb	r2, r2, r0, r6
 80048ba:	0512      	lsls	r2, r2, #20
 80048bc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048c0:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80048c2:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 80048c4:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80048c6:	f006 0604 	and.w	r6, r6, #4
 80048ca:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 80048ce:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80048d2:	fa00 f702 	lsl.w	r7, r0, r2
 80048d6:	f04f 0c07 	mov.w	ip, #7
 80048da:	5970      	ldr	r0, [r6, r5]
 80048dc:	fa0c f202 	lsl.w	r2, ip, r2
 80048e0:	ea20 0202 	bic.w	r2, r0, r2
 80048e4:	433a      	orrs	r2, r7
 80048e6:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80048e8:	680a      	ldr	r2, [r1, #0]
}
 80048ea:	e6ef      	b.n	80046cc <HAL_ADC_ConfigChannel+0x80>
  __HAL_LOCK(hadc);
 80048ec:	2002      	movs	r0, #2
}
 80048ee:	b003      	add	sp, #12
 80048f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048f2:	0e80      	lsrs	r0, r0, #26
 80048f4:	3001      	adds	r0, #1
 80048f6:	f000 061f 	and.w	r6, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048fa:	2e09      	cmp	r6, #9
 80048fc:	d850      	bhi.n	80049a0 <HAL_ADC_ConfigChannel+0x354>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048fe:	0685      	lsls	r5, r0, #26
 8004900:	2201      	movs	r2, #1
 8004902:	40b2      	lsls	r2, r6
 8004904:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004908:	4315      	orrs	r5, r2
 800490a:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800490e:	0512      	lsls	r2, r2, #20
 8004910:	e7d6      	b.n	80048c0 <HAL_ADC_ConfigChannel+0x274>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004912:	492c      	ldr	r1, [pc, #176]	; (80049c4 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004914:	4830      	ldr	r0, [pc, #192]	; (80049d8 <HAL_ADC_ConfigChannel+0x38c>)
 8004916:	688a      	ldr	r2, [r1, #8]
 8004918:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800491c:	4316      	orrs	r6, r2
 800491e:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 8004922:	608e      	str	r6, [r1, #8]
 8004924:	6802      	ldr	r2, [r0, #0]
 8004926:	492d      	ldr	r1, [pc, #180]	; (80049dc <HAL_ADC_ConfigChannel+0x390>)
 8004928:	0992      	lsrs	r2, r2, #6
 800492a:	fba1 1202 	umull	r1, r2, r1, r2
 800492e:	0992      	lsrs	r2, r2, #6
 8004930:	3201      	adds	r2, #1
 8004932:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004936:	0092      	lsls	r2, r2, #2
 8004938:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800493a:	9a01      	ldr	r2, [sp, #4]
 800493c:	2a00      	cmp	r2, #0
 800493e:	f43f aef3 	beq.w	8004728 <HAL_ADC_ConfigChannel+0xdc>
            wait_loop_index--;
 8004942:	9a01      	ldr	r2, [sp, #4]
 8004944:	3a01      	subs	r2, #1
 8004946:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004948:	9a01      	ldr	r2, [sp, #4]
 800494a:	2a00      	cmp	r2, #0
 800494c:	d1f9      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x2f6>
 800494e:	e6eb      	b.n	8004728 <HAL_ADC_ConfigChannel+0xdc>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004950:	4d23      	ldr	r5, [pc, #140]	; (80049e0 <HAL_ADC_ConfigChannel+0x394>)
 8004952:	42aa      	cmp	r2, r5
 8004954:	f47f aee8 	bne.w	8004728 <HAL_ADC_ConfigChannel+0xdc>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004958:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 800495c:	f47f aee4 	bne.w	8004728 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004960:	4a1c      	ldr	r2, [pc, #112]	; (80049d4 <HAL_ADC_ConfigChannel+0x388>)
 8004962:	4294      	cmp	r4, r2
 8004964:	f43f aee0 	beq.w	8004728 <HAL_ADC_ConfigChannel+0xdc>
 8004968:	688a      	ldr	r2, [r1, #8]
 800496a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800496e:	4332      	orrs	r2, r6
 8004970:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004974:	608a      	str	r2, [r1, #8]
}
 8004976:	e6cc      	b.n	8004712 <HAL_ADC_ConfigChannel+0xc6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004978:	0df5      	lsrs	r5, r6, #23
 800497a:	f104 0014 	add.w	r0, r4, #20
 800497e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8004982:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004986:	582f      	ldr	r7, [r5, r0]
 8004988:	f04f 0c07 	mov.w	ip, #7
 800498c:	fa0c f606 	lsl.w	r6, ip, r6
 8004990:	ea27 0606 	bic.w	r6, r7, r6
 8004994:	502e      	str	r6, [r5, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004996:	6960      	ldr	r0, [r4, #20]
 8004998:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800499c:	6160      	str	r0, [r4, #20]
}
 800499e:	e6e8      	b.n	8004772 <HAL_ADC_ConfigChannel+0x126>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049a0:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80049a4:	0685      	lsls	r5, r0, #26
 80049a6:	3a1e      	subs	r2, #30
 80049a8:	2001      	movs	r0, #1
 80049aa:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80049ae:	0512      	lsls	r2, r2, #20
 80049b0:	fa00 f606 	lsl.w	r6, r0, r6
 80049b4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80049b8:	4335      	orrs	r5, r6
 80049ba:	e781      	b.n	80048c0 <HAL_ADC_ConfigChannel+0x274>
 80049bc:	407f0000 	.word	0x407f0000
 80049c0:	80080000 	.word	0x80080000
 80049c4:	50000300 	.word	0x50000300
 80049c8:	c3210000 	.word	0xc3210000
 80049cc:	90c00010 	.word	0x90c00010
 80049d0:	c7520000 	.word	0xc7520000
 80049d4:	50000100 	.word	0x50000100
 80049d8:	20000428 	.word	0x20000428
 80049dc:	053e2d63 	.word	0x053e2d63
 80049e0:	cb840000 	.word	0xcb840000
 80049e4:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80049ec:	b11d      	cbz	r5, 80049f6 <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 80049ee:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049f2:	42aa      	cmp	r2, r5
 80049f4:	d071      	beq.n	8004ada <HAL_ADC_ConfigChannel+0x48e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80049f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049fa:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049fe:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004a02:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a06:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a0a:	b11d      	cbz	r5, 8004a14 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 8004a0c:	fab5 f585 	clz	r5, r5
 8004a10:	42ae      	cmp	r6, r5
 8004a12:	d050      	beq.n	8004ab6 <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a14:	6895      	ldr	r5, [r2, #8]
 8004a16:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a18:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a1c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a24:	b11d      	cbz	r5, 8004a2e <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8004a26:	fab5 f585 	clz	r5, r5
 8004a2a:	42ae      	cmp	r6, r5
 8004a2c:	d031      	beq.n	8004a92 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a2e:	68d5      	ldr	r5, [r2, #12]
 8004a30:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a32:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a36:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a3a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a3e:	2d00      	cmp	r5, #0
 8004a40:	f43f ae32 	beq.w	80046a8 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8004a44:	fab5 f585 	clz	r5, r5
 8004a48:	e6f0      	b.n	800482c <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	d059      	beq.n	8004b06 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 8004a52:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a56:	3201      	adds	r2, #1
 8004a58:	0692      	lsls	r2, r2, #26
 8004a5a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a62:	2d00      	cmp	r5, #0
 8004a64:	d04d      	beq.n	8004b02 <HAL_ADC_ConfigChannel+0x4b6>
  return __builtin_clz(value);
 8004a66:	fab5 f585 	clz	r5, r5
 8004a6a:	3501      	adds	r5, #1
 8004a6c:	f005 051f 	and.w	r5, r5, #31
 8004a70:	2601      	movs	r6, #1
 8004a72:	fa06 f505 	lsl.w	r5, r6, r5
 8004a76:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a78:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	d045      	beq.n	8004b0c <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8004a80:	fab0 f080 	clz	r0, r0
 8004a84:	3001      	adds	r0, #1
 8004a86:	f000 001f 	and.w	r0, r0, #31
 8004a8a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004a8e:	0502      	lsls	r2, r0, #20
 8004a90:	e716      	b.n	80048c0 <HAL_ADC_ConfigChannel+0x274>
  MODIFY_REG(*preg,
 8004a92:	6838      	ldr	r0, [r7, #0]
 8004a94:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a98:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a9a:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a9c:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a9e:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004aa2:	68d2      	ldr	r2, [r2, #12]
 8004aa4:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004aa8:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004aac:	2d00      	cmp	r5, #0
 8004aae:	d1c4      	bne.n	8004a3a <HAL_ADC_ConfigChannel+0x3ee>
 8004ab0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004ab4:	e6ba      	b.n	800482c <HAL_ADC_ConfigChannel+0x1e0>
  MODIFY_REG(*preg,
 8004ab6:	6838      	ldr	r0, [r7, #0]
 8004ab8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004abc:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004abe:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ac0:	6808      	ldr	r0, [r1, #0]
 8004ac2:	6896      	ldr	r6, [r2, #8]
 8004ac4:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ac8:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004acc:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ad0:	2d00      	cmp	r5, #0
 8004ad2:	d1a5      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x3d4>
 8004ad4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004ad8:	e69f      	b.n	800481a <HAL_ADC_ConfigChannel+0x1ce>
  MODIFY_REG(*preg,
 8004ada:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004adc:	4622      	mov	r2, r4
 8004ade:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ae2:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ae6:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ae8:	6808      	ldr	r0, [r1, #0]
 8004aea:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8004aec:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004af0:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004af4:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004af8:	2d00      	cmp	r5, #0
 8004afa:	d184      	bne.n	8004a06 <HAL_ADC_ConfigChannel+0x3ba>
 8004afc:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004b00:	e682      	b.n	8004808 <HAL_ADC_ConfigChannel+0x1bc>
 8004b02:	2502      	movs	r5, #2
 8004b04:	e7b7      	b.n	8004a76 <HAL_ADC_ConfigChannel+0x42a>
 8004b06:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004b0a:	e7a8      	b.n	8004a5e <HAL_ADC_ConfigChannel+0x412>
 8004b0c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004b10:	e6d6      	b.n	80048c0 <HAL_ADC_ConfigChannel+0x274>
 8004b12:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004b16:	e6b3      	b.n	8004880 <HAL_ADC_ConfigChannel+0x234>
 8004b18:	4a01      	ldr	r2, [pc, #4]	; (8004b20 <HAL_ADC_ConfigChannel+0x4d4>)
 8004b1a:	e6d1      	b.n	80048c0 <HAL_ADC_ConfigChannel+0x274>
 8004b1c:	2502      	movs	r5, #2
 8004b1e:	e6bc      	b.n	800489a <HAL_ADC_ConfigChannel+0x24e>
 8004b20:	fe500000 	.word	0xfe500000

08004b24 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b28:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 8004b2c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8004b2e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004b30:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8004b32:	9201      	str	r2, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b34:	6942      	ldr	r2, [r0, #20]
  __HAL_LOCK(hadc);
 8004b36:	f000 8166 	beq.w	8004e06 <HAL_ADCEx_InjectedConfigChannel+0x2e2>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b40:	b1e2      	cbz	r2, 8004b7c <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8004b42:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d019      	beq.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004b48:	6e84      	ldr	r4, [r0, #104]	; 0x68
 8004b4a:	2c00      	cmp	r4, #0
 8004b4c:	f040 8119 	bne.w	8004d82 <HAL_ADCEx_InjectedConfigChannel+0x25e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b50:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004b52:	2a00      	cmp	r2, #0
 8004b54:	f000 8222 	beq.w	8004f9c <HAL_ADCEx_InjectedConfigChannel+0x478>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004b58:	1e5d      	subs	r5, r3, #1
 8004b5a:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004b5c:	f002 037c 	and.w	r3, r2, #124	; 0x7c
 8004b60:	432b      	orrs	r3, r5
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004b62:	4323      	orrs	r3, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004b64:	e9d1 2400 	ldrd	r2, r4, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004b68:	6685      	str	r5, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004b6a:	f004 051f 	and.w	r5, r4, #31
 8004b6e:	f3c2 6484 	ubfx	r4, r2, #26, #5
 8004b72:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004b74:	431c      	orrs	r4, r3
 8004b76:	6644      	str	r4, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004b78:	6803      	ldr	r3, [r0, #0]
 8004b7a:	e005      	b.n	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004b7c:	684b      	ldr	r3, [r1, #4]
 8004b7e:	2b09      	cmp	r3, #9
 8004b80:	f000 80eb 	beq.w	8004d5a <HAL_ADCEx_InjectedConfigChannel+0x236>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004b84:	680a      	ldr	r2, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004b86:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b88:	689c      	ldr	r4, [r3, #8]
 8004b8a:	0727      	lsls	r7, r4, #28
 8004b8c:	d410      	bmi.n	8004bb0 <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004b8e:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004b92:	2c00      	cmp	r4, #0
 8004b94:	f040 80d8 	bne.w	8004d48 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004b98:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8004b9c:	68dd      	ldr	r5, [r3, #12]
 8004b9e:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8004ba2:	0524      	lsls	r4, r4, #20
 8004ba4:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004ba8:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8004bac:	432c      	orrs	r4, r5
 8004bae:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bb0:	689c      	ldr	r4, [r3, #8]
 8004bb2:	f014 0404 	ands.w	r4, r4, #4
 8004bb6:	d058      	beq.n	8004c6a <HAL_ADCEx_InjectedConfigChannel+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004bb8:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bba:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bbc:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bbe:	07ee      	lsls	r6, r5, #31
 8004bc0:	d40c      	bmi.n	8004bdc <HAL_ADCEx_InjectedConfigChannel+0xb8>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004bc2:	4dac      	ldr	r5, [pc, #688]	; (8004e74 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8004bc4:	68ce      	ldr	r6, [r1, #12]
 8004bc6:	42ae      	cmp	r6, r5
 8004bc8:	f000 8100 	beq.w	8004dcc <HAL_ADCEx_InjectedConfigChannel+0x2a8>
    CLEAR_BIT(ADCx->DIFSEL,
 8004bcc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004bd0:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8004bd4:	ea21 0105 	bic.w	r1, r1, r5
 8004bd8:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004bdc:	49a6      	ldr	r1, [pc, #664]	; (8004e78 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004bde:	420a      	tst	r2, r1
 8004be0:	d019      	beq.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004be2:	4ea6      	ldr	r6, [pc, #664]	; (8004e7c <HAL_ADCEx_InjectedConfigChannel+0x358>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004be4:	4da6      	ldr	r5, [pc, #664]	; (8004e80 <HAL_ADCEx_InjectedConfigChannel+0x35c>)
 8004be6:	68b1      	ldr	r1, [r6, #8]
 8004be8:	42aa      	cmp	r2, r5
 8004bea:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8004bee:	d019      	beq.n	8004c24 <HAL_ADCEx_InjectedConfigChannel+0x100>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004bf0:	4da4      	ldr	r5, [pc, #656]	; (8004e84 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 8004bf2:	42aa      	cmp	r2, r5
 8004bf4:	d016      	beq.n	8004c24 <HAL_ADCEx_InjectedConfigChannel+0x100>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004bf6:	4da4      	ldr	r5, [pc, #656]	; (8004e88 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 8004bf8:	42aa      	cmp	r2, r5
 8004bfa:	f040 810d 	bne.w	8004e18 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004bfe:	01cd      	lsls	r5, r1, #7
 8004c00:	d409      	bmi.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c02:	4aa2      	ldr	r2, [pc, #648]	; (8004e8c <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d006      	beq.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004c08:	68b3      	ldr	r3, [r6, #8]
 8004c0a:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004c0e:	431f      	orrs	r7, r3
 8004c10:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8004c14:	60b7      	str	r7, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c16:	2300      	movs	r3, #0
 8004c18:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	b002      	add	sp, #8
 8004c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c24:	020a      	lsls	r2, r1, #8
 8004c26:	d4f6      	bmi.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c2c:	d1f3      	bne.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
 8004c2e:	4a93      	ldr	r2, [pc, #588]	; (8004e7c <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8004c30:	6893      	ldr	r3, [r2, #8]
 8004c32:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004c36:	431f      	orrs	r7, r3
 8004c38:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004c3c:	4b94      	ldr	r3, [pc, #592]	; (8004e90 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 8004c3e:	6097      	str	r7, [r2, #8]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a94      	ldr	r2, [pc, #592]	; (8004e94 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8004c44:	099b      	lsrs	r3, r3, #6
 8004c46:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4a:	099b      	lsrs	r3, r3, #6
 8004c4c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	3318      	adds	r3, #24
 8004c54:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004c56:	9b01      	ldr	r3, [sp, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0dc      	beq.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 8004c5c:	9b01      	ldr	r3, [sp, #4]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004c62:	9b01      	ldr	r3, [sp, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1f9      	bne.n	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x138>
 8004c68:	e7d5      	b.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c6a:	689d      	ldr	r5, [r3, #8]
 8004c6c:	f015 0508 	ands.w	r5, r5, #8
 8004c70:	d1a4      	bne.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004c72:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8004c74:	2c00      	cmp	r4, #0
 8004c76:	f040 809a 	bne.w	8004dae <HAL_ADCEx_InjectedConfigChannel+0x28a>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004c7a:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004c7e:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004c80:	68dc      	ldr	r4, [r3, #12]
 8004c82:	bf0c      	ite	eq
 8004c84:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004c88:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8004c8c:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c8e:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004c90:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8004c94:	2e01      	cmp	r6, #1
      MODIFY_REG(hadc->Instance->CFGR2,
 8004c96:	691e      	ldr	r6, [r3, #16]
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004c98:	f000 80e0 	beq.w	8004e5c <HAL_ADCEx_InjectedConfigChannel+0x338>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004c9c:	f026 0602 	bic.w	r6, r6, #2
 8004ca0:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004ca2:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004ca4:	0dd7      	lsrs	r7, r2, #23
 8004ca6:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004caa:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8004cae:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004cb2:	f000 80c4 	beq.w	8004e3e <HAL_ADCEx_InjectedConfigChannel+0x31a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004cb6:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004cba:	f04f 0e07 	mov.w	lr, #7
 8004cbe:	4096      	lsls	r6, r2
 8004cc0:	fa0e fe02 	lsl.w	lr, lr, r2
 8004cc4:	f857 200c 	ldr.w	r2, [r7, ip]
 8004cc8:	ea22 020e 	bic.w	r2, r2, lr
 8004ccc:	4316      	orrs	r6, r2
 8004cce:	f847 600c 	str.w	r6, [r7, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004cd8:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004cda:	690f      	ldr	r7, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004cdc:	68de      	ldr	r6, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004cde:	2f04      	cmp	r7, #4
 8004ce0:	f000 80e0 	beq.w	8004ea4 <HAL_ADCEx_InjectedConfigChannel+0x380>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004ce4:	f3c6 06c1 	ubfx	r6, r6, #3, #2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ce8:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8004cec:	ea4f 0e46 	mov.w	lr, r6, lsl #1
  MODIFY_REG(*preg,
 8004cf0:	680e      	ldr	r6, [r1, #0]
 8004cf2:	f852 8027 	ldr.w	r8, [r2, r7, lsl #2]
 8004cf6:	f006 4cf8 	and.w	ip, r6, #2080374784	; 0x7c000000
 8004cfa:	4e67      	ldr	r6, [pc, #412]	; (8004e98 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8004cfc:	ea08 0606 	and.w	r6, r8, r6
 8004d00:	ea4c 0c06 	orr.w	ip, ip, r6
 8004d04:	694e      	ldr	r6, [r1, #20]
 8004d06:	fa06 f60e 	lsl.w	r6, r6, lr
 8004d0a:	ea46 060c 	orr.w	r6, r6, ip
 8004d0e:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8004d12:	f842 6027 	str.w	r6, [r2, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d16:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 8004d1a:	698f      	ldr	r7, [r1, #24]
 8004d1c:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8004d20:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8004d24:	433e      	orrs	r6, r7
 8004d26:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004d2a:	7f0e      	ldrb	r6, [r1, #28]
 8004d2c:	690f      	ldr	r7, [r1, #16]
 8004d2e:	2e01      	cmp	r6, #1
  MODIFY_REG(*preg,
 8004d30:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8004d34:	bf08      	it	eq
 8004d36:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 8004d3a:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 8004d3e:	4335      	orrs	r5, r6
 8004d40:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004d44:	680a      	ldr	r2, [r1, #0]
}
 8004d46:	e739      	b.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 8004d48:	68dc      	ldr	r4, [r3, #12]
 8004d4a:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8004d4e:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8004d52:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8004d56:	60dc      	str	r4, [r3, #12]
 8004d58:	e72a      	b.n	8004bb0 <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004d5a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d5c:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d056      	beq.n	8004e10 <HAL_ADCEx_InjectedConfigChannel+0x2ec>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d62:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004d64:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d68:	0c55      	lsrs	r5, r2, #17
 8004d6a:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004d6e:	4323      	orrs	r3, r4
 8004d70:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004d72:	6803      	ldr	r3, [r0, #0]
 8004d74:	4e49      	ldr	r6, [pc, #292]	; (8004e9c <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8004d76:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004d78:	4034      	ands	r4, r6
 8004d7a:	432c      	orrs	r4, r5
 8004d7c:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004d7e:	6645      	str	r5, [r0, #100]	; 0x64
 8004d80:	e702      	b.n	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004d82:	680a      	ldr	r2, [r1, #0]
 8004d84:	684b      	ldr	r3, [r1, #4]
 8004d86:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8004d8a:	f003 031f 	and.w	r3, r3, #31
 8004d8e:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004d90:	6e43      	ldr	r3, [r0, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 8004d92:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004d94:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8004d96:	6684      	str	r4, [r0, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004d98:	6803      	ldr	r3, [r0, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004d9a:	6645      	str	r5, [r0, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004d9c:	2c00      	cmp	r4, #0
 8004d9e:	f47f aef3 	bne.w	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004da2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004da4:	4e3d      	ldr	r6, [pc, #244]	; (8004e9c <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8004da6:	4034      	ands	r4, r6
 8004da8:	4325      	orrs	r5, r4
 8004daa:	64dd      	str	r5, [r3, #76]	; 0x4c
 8004dac:	e6ec      	b.n	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004dae:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8004db0:	2c00      	cmp	r4, #0
 8004db2:	f43f af62 	beq.w	8004c7a <HAL_ADCEx_InjectedConfigChannel+0x156>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004db6:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004dba:	2c01      	cmp	r4, #1
 8004dbc:	f000 8158 	beq.w	8005070 <HAL_ADCEx_InjectedConfigChannel+0x54c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004dc0:	68dc      	ldr	r4, [r3, #12]
 8004dc2:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8004dc6:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dc8:	462c      	mov	r4, r5
 8004dca:	e761      	b.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    SET_BIT(ADCx->DIFSEL,
 8004dcc:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8004dd0:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8004dd4:	4335      	orrs	r5, r6
 8004dd6:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004dda:	2e00      	cmp	r6, #0
 8004ddc:	f040 80a7 	bne.w	8004f2e <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8004de0:	0e92      	lsrs	r2, r2, #26
 8004de2:	1c55      	adds	r5, r2, #1
 8004de4:	f005 0c1f 	and.w	ip, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004de8:	f1bc 0f09 	cmp.w	ip, #9
 8004dec:	f200 80d9 	bhi.w	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x47e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004df0:	06ad      	lsls	r5, r5, #26
 8004df2:	2201      	movs	r2, #1
 8004df4:	fa02 f20c 	lsl.w	r2, r2, ip
 8004df8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004dfc:	4315      	orrs	r5, r2
 8004dfe:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8004e02:	0512      	lsls	r2, r2, #20
 8004e04:	e0db      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x49a>
  __HAL_LOCK(hadc);
 8004e06:	2402      	movs	r4, #2
}
 8004e08:	4620      	mov	r0, r4
 8004e0a:	b002      	add	sp, #8
 8004e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004e10:	0c55      	lsrs	r5, r2, #17
 8004e12:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004e16:	e7ac      	b.n	8004d72 <HAL_ADCEx_InjectedConfigChannel+0x24e>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004e18:	4d21      	ldr	r5, [pc, #132]	; (8004ea0 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 8004e1a:	42aa      	cmp	r2, r5
 8004e1c:	f47f aefb 	bne.w	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e20:	0249      	lsls	r1, r1, #9
 8004e22:	f53f aef8 	bmi.w	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_VREFINT_INSTANCE(hadc))
 8004e26:	4a19      	ldr	r2, [pc, #100]	; (8004e8c <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	f43f aef4 	beq.w	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004e2e:	68b3      	ldr	r3, [r6, #8]
 8004e30:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004e34:	431f      	orrs	r7, r3
 8004e36:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 8004e3a:	60b7      	str	r7, [r6, #8]
}
 8004e3c:	e6eb      	b.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004e3e:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8004e42:	f04f 0c07 	mov.w	ip, #7
 8004e46:	fa0c fc02 	lsl.w	ip, ip, r2
 8004e4a:	59ba      	ldr	r2, [r7, r6]
 8004e4c:	ea22 020c 	bic.w	r2, r2, ip
 8004e50:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004e52:	695a      	ldr	r2, [r3, #20]
 8004e54:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004e58:	615a      	str	r2, [r3, #20]
}
 8004e5a:	e73e      	b.n	8004cda <HAL_ADCEx_InjectedConfigChannel+0x1b6>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004e5c:	f426 7cff 	bic.w	ip, r6, #510	; 0x1fe
 8004e60:	e9d1 670d 	ldrd	r6, r7, [r1, #52]	; 0x34
 8004e64:	433e      	orrs	r6, r7
 8004e66:	ea46 060c 	orr.w	r6, r6, ip
 8004e6a:	f046 0602 	orr.w	r6, r6, #2
 8004e6e:	611e      	str	r6, [r3, #16]
 8004e70:	e717      	b.n	8004ca2 <HAL_ADCEx_InjectedConfigChannel+0x17e>
 8004e72:	bf00      	nop
 8004e74:	407f0000 	.word	0x407f0000
 8004e78:	80080000 	.word	0x80080000
 8004e7c:	50000300 	.word	0x50000300
 8004e80:	c3210000 	.word	0xc3210000
 8004e84:	90c00010 	.word	0x90c00010
 8004e88:	c7520000 	.word	0xc7520000
 8004e8c:	50000100 	.word	0x50000100
 8004e90:	20000428 	.word	0x20000428
 8004e94:	053e2d63 	.word	0x053e2d63
 8004e98:	03fff000 	.word	0x03fff000
 8004e9c:	04104000 	.word	0x04104000
 8004ea0:	cb840000 	.word	0xcb840000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ea4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ea6:	680a      	ldr	r2, [r1, #0]
 8004ea8:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8004eaa:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004eae:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004eb2:	2e00      	cmp	r6, #0
 8004eb4:	f000 809a 	beq.w	8004fec <HAL_ADCEx_InjectedConfigChannel+0x4c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004ebc:	b126      	cbz	r6, 8004ec8 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
  return __builtin_clz(value);
 8004ebe:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ec2:	42b5      	cmp	r5, r6
 8004ec4:	f000 80d9 	beq.w	800507a <HAL_ADCEx_InjectedConfigChannel+0x556>
 8004ec8:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004eca:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ecc:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ed0:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004ed4:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004edc:	b126      	cbz	r6, 8004ee8 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004ede:	fab6 f686 	clz	r6, r6
 8004ee2:	42b7      	cmp	r7, r6
 8004ee4:	f000 80de 	beq.w	80050a4 <HAL_ADCEx_InjectedConfigChannel+0x580>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ee8:	68ae      	ldr	r6, [r5, #8]
 8004eea:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004eec:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ef0:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef4:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004ef8:	b126      	cbz	r6, 8004f04 <HAL_ADCEx_InjectedConfigChannel+0x3e0>
  return __builtin_clz(value);
 8004efa:	fab6 f686 	clz	r6, r6
 8004efe:	42b7      	cmp	r7, r6
 8004f00:	f000 80e5 	beq.w	80050ce <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f04:	68ee      	ldr	r6, [r5, #12]
 8004f06:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f08:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f0a:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0e:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004f12:	2e00      	cmp	r6, #0
 8004f14:	f43f ae52 	beq.w	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 8004f18:	fab6 f686 	clz	r6, r6
 8004f1c:	42be      	cmp	r6, r7
 8004f1e:	f47f ae4d 	bne.w	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 8004f22:	682a      	ldr	r2, [r5, #0]
 8004f24:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004f28:	602a      	str	r2, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004f2a:	680a      	ldr	r2, [r1, #0]
}
 8004f2c:	e646      	b.n	8004bbc <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2e:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004f32:	2d00      	cmp	r5, #0
 8004f34:	d076      	beq.n	8005024 <HAL_ADCEx_InjectedConfigChannel+0x500>
  return __builtin_clz(value);
 8004f36:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f3a:	3501      	adds	r5, #1
 8004f3c:	f005 051f 	and.w	r5, r5, #31
 8004f40:	2d09      	cmp	r5, #9
 8004f42:	d96f      	bls.n	8005024 <HAL_ADCEx_InjectedConfigChannel+0x500>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f44:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	f000 80e0 	beq.w	800510e <HAL_ADCEx_InjectedConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004f4e:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004f52:	3501      	adds	r5, #1
 8004f54:	06ad      	lsls	r5, r5, #26
 8004f56:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f5a:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004f5e:	2e00      	cmp	r6, #0
 8004f60:	f000 80d3 	beq.w	800510a <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8004f64:	fab6 f686 	clz	r6, r6
 8004f68:	3601      	adds	r6, #1
 8004f6a:	f006 061f 	and.w	r6, r6, #31
 8004f6e:	2701      	movs	r7, #1
 8004f70:	fa07 f606 	lsl.w	r6, r7, r6
 8004f74:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f76:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004f7a:	2a00      	cmp	r2, #0
 8004f7c:	f000 80c3 	beq.w	8005106 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
  return __builtin_clz(value);
 8004f80:	fab2 f282 	clz	r2, r2
 8004f84:	3201      	adds	r2, #1
 8004f86:	f002 061f 	and.w	r6, r2, #31
 8004f8a:	f06f 071d 	mvn.w	r7, #29
 8004f8e:	2203      	movs	r2, #3
 8004f90:	fb12 7206 	smlabb	r2, r2, r6, r7
 8004f94:	0512      	lsls	r2, r2, #20
 8004f96:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004f9a:	e010      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x49a>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	461d      	mov	r5, r3
 8004fa0:	e5e0      	b.n	8004b64 <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004fa2:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8004fa6:	06ad      	lsls	r5, r5, #26
 8004fa8:	3a1e      	subs	r2, #30
 8004faa:	2601      	movs	r6, #1
 8004fac:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004fb0:	0512      	lsls	r2, r2, #20
 8004fb2:	fa06 fc0c 	lsl.w	ip, r6, ip
 8004fb6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004fba:	ea45 050c 	orr.w	r5, r5, ip
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fbe:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004fc0:	0dd7      	lsrs	r7, r2, #23
  MODIFY_REG(*preg,
 8004fc2:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004fc4:	f007 0704 	and.w	r7, r7, #4
 8004fc8:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8004fcc:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004fd0:	fa05 fc02 	lsl.w	ip, r5, r2
 8004fd4:	f04f 0e07 	mov.w	lr, #7
 8004fd8:	59bd      	ldr	r5, [r7, r6]
 8004fda:	fa0e f202 	lsl.w	r2, lr, r2
 8004fde:	ea25 0202 	bic.w	r2, r5, r2
 8004fe2:	ea42 020c 	orr.w	r2, r2, ip
 8004fe6:	51ba      	str	r2, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004fe8:	680a      	ldr	r2, [r1, #0]
}
 8004fea:	e5f7      	b.n	8004bdc <HAL_ADCEx_InjectedConfigChannel+0xb8>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004fec:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ff0:	42b5      	cmp	r5, r6
 8004ff2:	d042      	beq.n	800507a <HAL_ADCEx_InjectedConfigChannel+0x556>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ff4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004ff6:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ff8:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ffc:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005000:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 8005004:	42b7      	cmp	r7, r6
 8005006:	d04d      	beq.n	80050a4 <HAL_ADCEx_InjectedConfigChannel+0x580>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005008:	68af      	ldr	r7, [r5, #8]
 800500a:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800500c:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005010:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005014:	42b7      	cmp	r7, r6
 8005016:	d05a      	beq.n	80050ce <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005018:	68ef      	ldr	r7, [r5, #12]
 800501a:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800501c:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800501e:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005022:	e77b      	b.n	8004f1c <HAL_ADCEx_InjectedConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005024:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8005028:	2d00      	cmp	r5, #0
 800502a:	d066      	beq.n	80050fa <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 800502c:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005030:	3501      	adds	r5, #1
 8005032:	06ad      	lsls	r5, r5, #26
 8005034:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005038:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800503c:	2e00      	cmp	r6, #0
 800503e:	d05a      	beq.n	80050f6 <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 8005040:	fab6 f686 	clz	r6, r6
 8005044:	3601      	adds	r6, #1
 8005046:	f006 061f 	and.w	r6, r6, #31
 800504a:	2701      	movs	r7, #1
 800504c:	fa07 f606 	lsl.w	r6, r7, r6
 8005050:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005052:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005056:	2a00      	cmp	r2, #0
 8005058:	d052      	beq.n	8005100 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 800505a:	fab2 fc82 	clz	ip, r2
 800505e:	f10c 0c01 	add.w	ip, ip, #1
 8005062:	f00c 0c1f 	and.w	ip, ip, #31
 8005066:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800506a:	ea4f 520c 	mov.w	r2, ip, lsl #20
 800506e:	e7a6      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x49a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005070:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8005072:	f046 0620 	orr.w	r6, r6, #32
 8005076:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8005078:	e60a      	b.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x16c>
  MODIFY_REG(*preg,
 800507a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800507c:	461d      	mov	r5, r3
 800507e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005082:	f845 2f60 	str.w	r2, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005086:	6e5a      	ldr	r2, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005088:	680a      	ldr	r2, [r1, #0]
 800508a:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 800508c:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005090:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005094:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005098:	2e00      	cmp	r6, #0
 800509a:	f47f af1d 	bne.w	8004ed8 <HAL_ADCEx_InjectedConfigChannel+0x3b4>
 800509e:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80050a2:	e7af      	b.n	8005004 <HAL_ADCEx_InjectedConfigChannel+0x4e0>
  MODIFY_REG(*preg,
 80050a4:	f8dc 2000 	ldr.w	r2, [ip]
 80050a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80050ac:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050b0:	68aa      	ldr	r2, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80050b2:	680a      	ldr	r2, [r1, #0]
 80050b4:	68af      	ldr	r7, [r5, #8]
 80050b6:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80050ba:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050be:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80050c2:	2e00      	cmp	r6, #0
 80050c4:	f47f af16 	bne.w	8004ef4 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
 80050c8:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80050cc:	e7a2      	b.n	8005014 <HAL_ADCEx_InjectedConfigChannel+0x4f0>
  MODIFY_REG(*preg,
 80050ce:	f8dc 2000 	ldr.w	r2, [ip]
 80050d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80050d6:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050da:	68ea      	ldr	r2, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80050dc:	680a      	ldr	r2, [r1, #0]
 80050de:	68ef      	ldr	r7, [r5, #12]
 80050e0:	f3c2 0612 	ubfx	r6, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050e4:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80050e6:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80050ea:	2e00      	cmp	r6, #0
 80050ec:	f47f af0f 	bne.w	8004f0e <HAL_ADCEx_InjectedConfigChannel+0x3ea>
 80050f0:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80050f4:	e712      	b.n	8004f1c <HAL_ADCEx_InjectedConfigChannel+0x3f8>
 80050f6:	2602      	movs	r6, #2
 80050f8:	e7aa      	b.n	8005050 <HAL_ADCEx_InjectedConfigChannel+0x52c>
 80050fa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80050fe:	e79b      	b.n	8005038 <HAL_ADCEx_InjectedConfigChannel+0x514>
 8005100:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005104:	e75b      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x49a>
 8005106:	4a03      	ldr	r2, [pc, #12]	; (8005114 <HAL_ADCEx_InjectedConfigChannel+0x5f0>)
 8005108:	e759      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x49a>
 800510a:	2602      	movs	r6, #2
 800510c:	e732      	b.n	8004f74 <HAL_ADCEx_InjectedConfigChannel+0x450>
 800510e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005112:	e722      	b.n	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x436>
 8005114:	fe500000 	.word	0xfe500000

08005118 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005118:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800511a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800511e:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8005120:	2a01      	cmp	r2, #1
{
 8005122:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8005124:	d04f      	beq.n	80051c6 <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005126:	6804      	ldr	r4, [r0, #0]
 8005128:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800512a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800512c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800512e:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005132:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8005134:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005138:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800513a:	d008      	beq.n	800514e <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800513c:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800513e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005142:	f041 0120 	orr.w	r1, r1, #32
 8005146:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005148:	b01c      	add	sp, #112	; 0x70
 800514a:	bcf0      	pop	{r4, r5, r6, r7}
 800514c:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800514e:	4a23      	ldr	r2, [pc, #140]	; (80051dc <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8005150:	6890      	ldr	r0, [r2, #8]
 8005152:	0740      	lsls	r0, r0, #29
 8005154:	d50b      	bpl.n	800516e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005156:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005158:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800515a:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 800515e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005160:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005162:	2200      	movs	r2, #0
 8005164:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8005168:	b01c      	add	sp, #112	; 0x70
 800516a:	bcf0      	pop	{r4, r5, r6, r7}
 800516c:	4770      	bx	lr
 800516e:	68a0      	ldr	r0, [r4, #8]
 8005170:	0746      	lsls	r6, r0, #29
 8005172:	d4f1      	bmi.n	8005158 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005174:	b1d5      	cbz	r5, 80051ac <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005176:	4e1a      	ldr	r6, [pc, #104]	; (80051e0 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005178:	684f      	ldr	r7, [r1, #4]
 800517a:	68b0      	ldr	r0, [r6, #8]
 800517c:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8005180:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8005184:	4338      	orrs	r0, r7
 8005186:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 800518a:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800518c:	68a4      	ldr	r4, [r4, #8]
 800518e:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005190:	4320      	orrs	r0, r4
 8005192:	f010 0001 	ands.w	r0, r0, #1
 8005196:	d114      	bne.n	80051c2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8005198:	688a      	ldr	r2, [r1, #8]
 800519a:	4315      	orrs	r5, r2
 800519c:	68b2      	ldr	r2, [r6, #8]
 800519e:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80051a2:	f022 020f 	bic.w	r2, r2, #15
 80051a6:	4315      	orrs	r5, r2
 80051a8:	60b5      	str	r5, [r6, #8]
 80051aa:	e7da      	b.n	8005162 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80051ac:	4d0c      	ldr	r5, [pc, #48]	; (80051e0 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80051ae:	68a9      	ldr	r1, [r5, #8]
 80051b0:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80051b4:	60a9      	str	r1, [r5, #8]
 80051b6:	68a1      	ldr	r1, [r4, #8]
 80051b8:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051ba:	4308      	orrs	r0, r1
 80051bc:	f010 0001 	ands.w	r0, r0, #1
 80051c0:	d005      	beq.n	80051ce <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051c2:	2000      	movs	r0, #0
 80051c4:	e7cd      	b.n	8005162 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80051c6:	2002      	movs	r0, #2
}
 80051c8:	b01c      	add	sp, #112	; 0x70
 80051ca:	bcf0      	pop	{r4, r5, r6, r7}
 80051cc:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80051ce:	68aa      	ldr	r2, [r5, #8]
 80051d0:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80051d4:	f022 020f 	bic.w	r2, r2, #15
 80051d8:	60aa      	str	r2, [r5, #8]
 80051da:	e7c2      	b.n	8005162 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80051dc:	50000100 	.word	0x50000100
 80051e0:	50000300 	.word	0x50000300

080051e4 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80051e4:	b1b0      	cbz	r0, 8005214 <HAL_CORDIC_Init+0x30>
{
 80051e6:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80051e8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80051ec:	4604      	mov	r4, r0
 80051ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80051f2:	b153      	cbz	r3, 800520a <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80051f4:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80051f6:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80051f8:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 80051fa:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 80051fe:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8005202:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005206:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8005208:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 800520a:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800520e:	f7fe fdd3 	bl	8003db8 <HAL_CORDIC_MspInit>
 8005212:	e7ef      	b.n	80051f4 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8005214:	2001      	movs	r0, #1
}
 8005216:	4770      	bx	lr

08005218 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005218:	4907      	ldr	r1, [pc, #28]	; (8005238 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800521a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800521c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800521e:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005222:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005226:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005228:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800522a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800522e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005232:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	e000ed00 	.word	0xe000ed00

0800523c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800523c:	4b1c      	ldr	r3, [pc, #112]	; (80052b0 <HAL_NVIC_SetPriority+0x74>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005244:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005246:	f1c3 0e07 	rsb	lr, r3, #7
 800524a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800524e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005252:	bf28      	it	cs
 8005254:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005258:	f1bc 0f06 	cmp.w	ip, #6
 800525c:	d91b      	bls.n	8005296 <HAL_NVIC_SetPriority+0x5a>
 800525e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005260:	f04f 3cff 	mov.w	ip, #4294967295
 8005264:	fa0c fc03 	lsl.w	ip, ip, r3
 8005268:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800526c:	f04f 3cff 	mov.w	ip, #4294967295
 8005270:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005274:	ea21 010c 	bic.w	r1, r1, ip
 8005278:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800527a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800527c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005280:	db0c      	blt.n	800529c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005282:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005286:	0109      	lsls	r1, r1, #4
 8005288:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800528c:	b2c9      	uxtb	r1, r1
 800528e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005292:	f85d fb04 	ldr.w	pc, [sp], #4
 8005296:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005298:	4613      	mov	r3, r2
 800529a:	e7e7      	b.n	800526c <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800529c:	4b05      	ldr	r3, [pc, #20]	; (80052b4 <HAL_NVIC_SetPriority+0x78>)
 800529e:	f000 000f 	and.w	r0, r0, #15
 80052a2:	0109      	lsls	r1, r1, #4
 80052a4:	4403      	add	r3, r0
 80052a6:	b2c9      	uxtb	r1, r1
 80052a8:	7619      	strb	r1, [r3, #24]
 80052aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80052ae:	bf00      	nop
 80052b0:	e000ed00 	.word	0xe000ed00
 80052b4:	e000ecfc 	.word	0xe000ecfc

080052b8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80052b8:	2800      	cmp	r0, #0
 80052ba:	db08      	blt.n	80052ce <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052bc:	4a04      	ldr	r2, [pc, #16]	; (80052d0 <HAL_NVIC_EnableIRQ+0x18>)
 80052be:	0941      	lsrs	r1, r0, #5
 80052c0:	2301      	movs	r3, #1
 80052c2:	f000 001f 	and.w	r0, r0, #31
 80052c6:	fa03 f000 	lsl.w	r0, r3, r0
 80052ca:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80052ce:	4770      	bx	lr
 80052d0:	e000e100 	.word	0xe000e100

080052d4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052d4:	3801      	subs	r0, #1
 80052d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80052da:	d210      	bcs.n	80052fe <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052dc:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052de:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052e2:	4c08      	ldr	r4, [pc, #32]	; (8005304 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052e4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052e6:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80052ea:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052ee:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052f0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052f2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052f4:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80052f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052fa:	6119      	str	r1, [r3, #16]
 80052fc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80052fe:	2001      	movs	r0, #1
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	e000ed00 	.word	0xe000ed00

08005308 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005308:	2800      	cmp	r0, #0
 800530a:	d078      	beq.n	80053fe <HAL_DMA_Init+0xf6>
{
 800530c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800530e:	4b3d      	ldr	r3, [pc, #244]	; (8005404 <HAL_DMA_Init+0xfc>)
 8005310:	6804      	ldr	r4, [r0, #0]
 8005312:	429c      	cmp	r4, r3
 8005314:	d95f      	bls.n	80053d6 <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005316:	4a3c      	ldr	r2, [pc, #240]	; (8005408 <HAL_DMA_Init+0x100>)
 8005318:	4b3c      	ldr	r3, [pc, #240]	; (800540c <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 800531a:	493d      	ldr	r1, [pc, #244]	; (8005410 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800531c:	4422      	add	r2, r4
 800531e:	fba3 3202 	umull	r3, r2, r3, r2
 8005322:	0912      	lsrs	r2, r2, #4
 8005324:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005326:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005328:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 800532a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 800532e:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005330:	69c6      	ldr	r6, [r0, #28]
 8005332:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005336:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8005338:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800533a:	430b      	orrs	r3, r1
 800533c:	6941      	ldr	r1, [r0, #20]
 800533e:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005340:	6981      	ldr	r1, [r0, #24]
 8005342:	430b      	orrs	r3, r1
 8005344:	4333      	orrs	r3, r6
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005346:	fa5f fc84 	uxtb.w	ip, r4
 800534a:	4e30      	ldr	r6, [pc, #192]	; (800540c <HAL_DMA_Init+0x104>)
  tmp = hdma->Instance->CCR;
 800534c:	6821      	ldr	r1, [r4, #0]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800534e:	f1ac 0c08 	sub.w	ip, ip, #8
 8005352:	fba6 6c0c 	umull	r6, ip, r6, ip
          hdma->Init.Mode                | hdma->Init.Priority;
 8005356:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005358:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 800535c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005360:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8005362:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 8005364:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005366:	4e2b      	ldr	r6, [pc, #172]	; (8005414 <HAL_DMA_Init+0x10c>)
 8005368:	4b26      	ldr	r3, [pc, #152]	; (8005404 <HAL_DMA_Init+0xfc>)
 800536a:	492b      	ldr	r1, [pc, #172]	; (8005418 <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800536c:	f3cc 1c04 	ubfx	ip, ip, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005370:	429c      	cmp	r4, r3
 8005372:	bf98      	it	ls
 8005374:	4631      	movls	r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005376:	f04f 0e01 	mov.w	lr, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800537a:	4c28      	ldr	r4, [pc, #160]	; (800541c <HAL_DMA_Init+0x114>)
 800537c:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800537e:	fa0e f30c 	lsl.w	r3, lr, ip
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005382:	1854      	adds	r4, r2, r1
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005384:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005388:	6503      	str	r3, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800538a:	6484      	str	r4, [r0, #72]	; 0x48
 800538c:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005390:	d02a      	beq.n	80053e8 <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005392:	6845      	ldr	r5, [r0, #4]
 8005394:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005396:	3d01      	subs	r5, #1
 8005398:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800539a:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800539e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80053a2:	d827      	bhi.n	80053f4 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053a4:	4b1e      	ldr	r3, [pc, #120]	; (8005420 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053a6:	491f      	ldr	r1, [pc, #124]	; (8005424 <HAL_DMA_Init+0x11c>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053a8:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80053aa:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053ac:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80053ae:	f004 041f 	and.w	r4, r4, #31
 80053b2:	fa0e f404 	lsl.w	r4, lr, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80053b6:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053b8:	e9c0 3115 	strd	r3, r1, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80053bc:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80053be:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053c0:	4b19      	ldr	r3, [pc, #100]	; (8005428 <HAL_DMA_Init+0x120>)
 80053c2:	645c      	str	r4, [r3, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053c4:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80053c6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053c8:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80053ca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80053ce:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  return HAL_OK;
 80053d2:	4618      	mov	r0, r3
}
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80053d6:	4a15      	ldr	r2, [pc, #84]	; (800542c <HAL_DMA_Init+0x124>)
 80053d8:	4b0c      	ldr	r3, [pc, #48]	; (800540c <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 80053da:	4915      	ldr	r1, [pc, #84]	; (8005430 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80053dc:	4422      	add	r2, r4
 80053de:	fba3 3202 	umull	r3, r2, r3, r2
 80053e2:	0912      	lsrs	r2, r2, #4
 80053e4:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 80053e6:	e79e      	b.n	8005326 <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053e8:	2400      	movs	r4, #0
 80053ea:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053ec:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053f0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 80053f4:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 80053f6:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80053fa:	65c3      	str	r3, [r0, #92]	; 0x5c
 80053fc:	e7e2      	b.n	80053c4 <HAL_DMA_Init+0xbc>
    return HAL_ERROR;
 80053fe:	2001      	movs	r0, #1
}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	40020407 	.word	0x40020407
 8005408:	bffdfbf8 	.word	0xbffdfbf8
 800540c:	cccccccd 	.word	0xcccccccd
 8005410:	40020400 	.word	0x40020400
 8005414:	40020800 	.word	0x40020800
 8005418:	40020820 	.word	0x40020820
 800541c:	40020880 	.word	0x40020880
 8005420:	1000823f 	.word	0x1000823f
 8005424:	40020940 	.word	0x40020940
 8005428:	40020900 	.word	0x40020900
 800542c:	bffdfff8 	.word	0xbffdfff8
 8005430:	40020000 	.word	0x40020000

08005434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005438:	680c      	ldr	r4, [r1, #0]
{
 800543a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 800543c:	2c00      	cmp	r4, #0
 800543e:	f000 8083 	beq.w	8005548 <HAL_GPIO_Init+0x114>
 8005442:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005446:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 8005620 <HAL_GPIO_Init+0x1ec>
  uint32_t position = 0x00U;
 800544a:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800544c:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005450:	4689      	mov	r9, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005452:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent != 0x00u)
 8005456:	ea15 0804 	ands.w	r8, r5, r4
 800545a:	d06f      	beq.n	800553c <HAL_GPIO_Init+0x108>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800545c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8005460:	f007 0203 	and.w	r2, r7, #3
 8005464:	1e51      	subs	r1, r2, #1
 8005466:	2901      	cmp	r1, #1
 8005468:	d971      	bls.n	800554e <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800546a:	2a03      	cmp	r2, #3
 800546c:	f040 80b0 	bne.w	80055d0 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005470:	fa02 f20c 	lsl.w	r2, r2, ip
 8005474:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 8005476:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005478:	4029      	ands	r1, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800547a:	430a      	orrs	r2, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800547c:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005480:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005482:	d05b      	beq.n	800553c <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005484:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 8005488:	f042 0201 	orr.w	r2, r2, #1
 800548c:	f8ca 2060 	str.w	r2, [sl, #96]	; 0x60
 8005490:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 8005494:	f002 0201 	and.w	r2, r2, #1
 8005498:	9203      	str	r2, [sp, #12]
 800549a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800549c:	f023 0203 	bic.w	r2, r3, #3
 80054a0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80054a4:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80054a8:	f003 0503 	and.w	r5, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80054ac:	6891      	ldr	r1, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80054ae:	00ad      	lsls	r5, r5, #2
 80054b0:	260f      	movs	r6, #15
 80054b2:	fa06 fe05 	lsl.w	lr, r6, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80054b6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80054ba:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80054be:	d019      	beq.n	80054f4 <HAL_GPIO_Init+0xc0>
 80054c0:	4e51      	ldr	r6, [pc, #324]	; (8005608 <HAL_GPIO_Init+0x1d4>)
 80054c2:	42b0      	cmp	r0, r6
 80054c4:	f000 808f 	beq.w	80055e6 <HAL_GPIO_Init+0x1b2>
 80054c8:	4e50      	ldr	r6, [pc, #320]	; (800560c <HAL_GPIO_Init+0x1d8>)
 80054ca:	42b0      	cmp	r0, r6
 80054cc:	f000 808f 	beq.w	80055ee <HAL_GPIO_Init+0x1ba>
 80054d0:	4e4f      	ldr	r6, [pc, #316]	; (8005610 <HAL_GPIO_Init+0x1dc>)
 80054d2:	42b0      	cmp	r0, r6
 80054d4:	f000 8081 	beq.w	80055da <HAL_GPIO_Init+0x1a6>
 80054d8:	4e4e      	ldr	r6, [pc, #312]	; (8005614 <HAL_GPIO_Init+0x1e0>)
 80054da:	42b0      	cmp	r0, r6
 80054dc:	f000 808d 	beq.w	80055fa <HAL_GPIO_Init+0x1c6>
 80054e0:	4e4d      	ldr	r6, [pc, #308]	; (8005618 <HAL_GPIO_Init+0x1e4>)
 80054e2:	42b0      	cmp	r0, r6
 80054e4:	bf0c      	ite	eq
 80054e6:	f04f 0e05 	moveq.w	lr, #5
 80054ea:	f04f 0e06 	movne.w	lr, #6
 80054ee:	fa0e f505 	lsl.w	r5, lr, r5
 80054f2:	4329      	orrs	r1, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054f4:	6091      	str	r1, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054f6:	4a49      	ldr	r2, [pc, #292]	; (800561c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80054f8:	4948      	ldr	r1, [pc, #288]	; (800561c <HAL_GPIO_Init+0x1e8>)
        temp = EXTI->RTSR1;
 80054fa:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
 80054fc:	ea6f 0508 	mvn.w	r5, r8
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005500:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 8005502:	bf54      	ite	pl
 8005504:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005506:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR1 = temp;
 800550a:	608a      	str	r2, [r1, #8]

        temp = EXTI->FTSR1;
 800550c:	68ca      	ldr	r2, [r1, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800550e:	02b9      	lsls	r1, r7, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8005510:	4942      	ldr	r1, [pc, #264]	; (800561c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 8005512:	bf54      	ite	pl
 8005514:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005516:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 800551a:	60ca      	str	r2, [r1, #12]

        temp = EXTI->EMR1;
 800551c:	6849      	ldr	r1, [r1, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800551e:	4a3f      	ldr	r2, [pc, #252]	; (800561c <HAL_GPIO_Init+0x1e8>)
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005520:	03be      	lsls	r6, r7, #14
        temp &= ~(iocurrent);
 8005522:	bf54      	ite	pl
 8005524:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8005526:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR1 = temp;
 800552a:	6051      	str	r1, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800552c:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800552e:	03f9      	lsls	r1, r7, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8005530:	493a      	ldr	r1, [pc, #232]	; (800561c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 8005532:	bf54      	ite	pl
 8005534:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005536:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR1 = temp;
 800553a:	600a      	str	r2, [r1, #0]
      }
    }

    position++;
 800553c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800553e:	fa34 f203 	lsrs.w	r2, r4, r3
 8005542:	f10c 0c02 	add.w	ip, ip, #2
 8005546:	d184      	bne.n	8005452 <HAL_GPIO_Init+0x1e>
  }
}
 8005548:	b005      	add	sp, #20
 800554a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800554e:	6881      	ldr	r1, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005550:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005554:	f04f 0e03 	mov.w	lr, #3
 8005558:	fa0e fe0c 	lsl.w	lr, lr, ip
 800555c:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005560:	fa06 f60c 	lsl.w	r6, r6, ip
 8005564:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 8005566:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005568:	ea6f 010e 	mvn.w	r1, lr
        temp = GPIOx->OTYPER;
 800556c:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005570:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005574:	f3c7 1500 	ubfx	r5, r7, #4, #1
 8005578:	409d      	lsls	r5, r3
 800557a:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = temp;
 800557e:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005580:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005582:	ea05 0e01 	and.w	lr, r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005586:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800558a:	fa05 f50c 	lsl.w	r5, r5, ip
 800558e:	ea45 050e 	orr.w	r5, r5, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005592:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005594:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005596:	fa02 f20c 	lsl.w	r2, r2, ip
 800559a:	f47f af6c 	bne.w	8005476 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 800559e:	08dd      	lsrs	r5, r3, #3
 80055a0:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80055a4:	9501      	str	r5, [sp, #4]
 80055a6:	6a2e      	ldr	r6, [r5, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055a8:	f8d9 5010 	ldr.w	r5, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 80055ac:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80055ae:	f003 0e07 	and.w	lr, r3, #7
 80055b2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80055b6:	260f      	movs	r6, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055b8:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80055bc:	fa06 fe0e 	lsl.w	lr, r6, lr
 80055c0:	9e00      	ldr	r6, [sp, #0]
 80055c2:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 80055c6:	9e01      	ldr	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055c8:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 80055cc:	6235      	str	r5, [r6, #32]
 80055ce:	e752      	b.n	8005476 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80055d0:	2103      	movs	r1, #3
 80055d2:	fa01 f10c 	lsl.w	r1, r1, ip
 80055d6:	43c9      	mvns	r1, r1
 80055d8:	e7d2      	b.n	8005580 <HAL_GPIO_Init+0x14c>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80055da:	f04f 0e03 	mov.w	lr, #3
 80055de:	fa0e f505 	lsl.w	r5, lr, r5
 80055e2:	4329      	orrs	r1, r5
 80055e4:	e786      	b.n	80054f4 <HAL_GPIO_Init+0xc0>
 80055e6:	fa0b f505 	lsl.w	r5, fp, r5
 80055ea:	4329      	orrs	r1, r5
 80055ec:	e782      	b.n	80054f4 <HAL_GPIO_Init+0xc0>
 80055ee:	f04f 0e02 	mov.w	lr, #2
 80055f2:	fa0e f505 	lsl.w	r5, lr, r5
 80055f6:	4329      	orrs	r1, r5
 80055f8:	e77c      	b.n	80054f4 <HAL_GPIO_Init+0xc0>
 80055fa:	f04f 0e04 	mov.w	lr, #4
 80055fe:	fa0e f505 	lsl.w	r5, lr, r5
 8005602:	4329      	orrs	r1, r5
 8005604:	e776      	b.n	80054f4 <HAL_GPIO_Init+0xc0>
 8005606:	bf00      	nop
 8005608:	48000400 	.word	0x48000400
 800560c:	48000800 	.word	0x48000800
 8005610:	48000c00 	.word	0x48000c00
 8005614:	48001000 	.word	0x48001000
 8005618:	48001400 	.word	0x48001400
 800561c:	40010400 	.word	0x40010400
 8005620:	40021000 	.word	0x40021000

08005624 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005624:	b410      	push	{r4}
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005626:	4a3b      	ldr	r2, [pc, #236]	; (8005714 <HAL_PWREx_ControlVoltageScaling+0xf0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005628:	b970      	cbnz	r0, 8005648 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800562a:	6813      	ldr	r3, [r2, #0]
 800562c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005634:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005638:	d023      	beq.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x5e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800563a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 800563e:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005642:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005646:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005648:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800564c:	d009      	beq.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x3e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800564e:	6813      	ldr	r3, [r2, #0]
}
 8005650:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005654:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005658:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 800565c:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800565e:	6013      	str	r3, [r2, #0]
}
 8005660:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005662:	6813      	ldr	r3, [r2, #0]
 8005664:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800566c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005670:	d02f      	beq.n	80056d2 <HAL_PWREx_ControlVoltageScaling+0xae>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8005676:	2000      	movs	r0, #0
}
 8005678:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800567c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005680:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005682:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005686:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800568a:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800568c:	4c22      	ldr	r4, [pc, #136]	; (8005718 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800568e:	4823      	ldr	r0, [pc, #140]	; (800571c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005690:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005694:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005698:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	2132      	movs	r1, #50	; 0x32
 800569e:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056a2:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056a4:	fba0 0303 	umull	r0, r3, r0, r3
 80056a8:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056aa:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056ac:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056b0:	d506      	bpl.n	80056c0 <HAL_PWREx_ControlVoltageScaling+0x9c>
 80056b2:	e000      	b.n	80056b6 <HAL_PWREx_ControlVoltageScaling+0x92>
 80056b4:	b123      	cbz	r3, 80056c0 <HAL_PWREx_ControlVoltageScaling+0x9c>
 80056b6:	6951      	ldr	r1, [r2, #20]
 80056b8:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80056ba:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056be:	d4f9      	bmi.n	80056b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056c0:	4b14      	ldr	r3, [pc, #80]	; (8005714 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	055c      	lsls	r4, r3, #21
  return HAL_OK;
 80056c6:	bf54      	ite	pl
 80056c8:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 80056ca:	2003      	movmi	r0, #3
}
 80056cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056d0:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056d6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056da:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056dc:	4c0e      	ldr	r4, [pc, #56]	; (8005718 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80056de:	480f      	ldr	r0, [pc, #60]	; (800571c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056e0:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 80056e4:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80056e8:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	2132      	movs	r1, #50	; 0x32
 80056ee:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056f2:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056f4:	fba0 0303 	umull	r0, r3, r0, r3
 80056f8:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056fa:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056fc:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005700:	d5de      	bpl.n	80056c0 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005702:	e001      	b.n	8005708 <HAL_PWREx_ControlVoltageScaling+0xe4>
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0db      	beq.n	80056c0 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005708:	6951      	ldr	r1, [r2, #20]
 800570a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800570c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005710:	d5d6      	bpl.n	80056c0 <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005712:	e7f7      	b.n	8005704 <HAL_PWREx_ControlVoltageScaling+0xe0>
 8005714:	40007000 	.word	0x40007000
 8005718:	20000428 	.word	0x20000428
 800571c:	431bde83 	.word	0x431bde83

08005720 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005720:	4a02      	ldr	r2, [pc, #8]	; (800572c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005722:	6893      	ldr	r3, [r2, #8]
 8005724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005728:	6093      	str	r3, [r2, #8]
}
 800572a:	4770      	bx	lr
 800572c:	40007000 	.word	0x40007000

08005730 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005730:	2800      	cmp	r0, #0
 8005732:	f000 81c3 	beq.w	8005abc <HAL_RCC_OscConfig+0x38c>
{
 8005736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800573a:	6803      	ldr	r3, [r0, #0]
 800573c:	07d9      	lsls	r1, r3, #31
{
 800573e:	b082      	sub	sp, #8
 8005740:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005742:	d52d      	bpl.n	80057a0 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005744:	49a6      	ldr	r1, [pc, #664]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 8005746:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005748:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800574a:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800574e:	2a0c      	cmp	r2, #12
 8005750:	f000 810a 	beq.w	8005968 <HAL_RCC_OscConfig+0x238>
 8005754:	2a08      	cmp	r2, #8
 8005756:	f000 810c 	beq.w	8005972 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800575a:	6863      	ldr	r3, [r4, #4]
 800575c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005760:	f000 8133 	beq.w	80059ca <HAL_RCC_OscConfig+0x29a>
 8005764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005768:	f000 819b 	beq.w	8005aa2 <HAL_RCC_OscConfig+0x372>
 800576c:	4d9c      	ldr	r5, [pc, #624]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 800576e:	682a      	ldr	r2, [r5, #0]
 8005770:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005774:	602a      	str	r2, [r5, #0]
 8005776:	682a      	ldr	r2, [r5, #0]
 8005778:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800577c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800577e:	2b00      	cmp	r3, #0
 8005780:	f040 8128 	bne.w	80059d4 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fe fe58 	bl	8004438 <HAL_GetTick>
 8005788:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800578a:	e005      	b.n	8005798 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800578c:	f7fe fe54 	bl	8004438 <HAL_GetTick>
 8005790:	1b80      	subs	r0, r0, r6
 8005792:	2864      	cmp	r0, #100	; 0x64
 8005794:	f200 8142 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005798:	682b      	ldr	r3, [r5, #0]
 800579a:	039f      	lsls	r7, r3, #14
 800579c:	d4f6      	bmi.n	800578c <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	079e      	lsls	r6, r3, #30
 80057a2:	d528      	bpl.n	80057f6 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057a4:	4a8e      	ldr	r2, [pc, #568]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 80057a6:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057a8:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057aa:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80057ae:	2b0c      	cmp	r3, #12
 80057b0:	f000 80ec 	beq.w	800598c <HAL_RCC_OscConfig+0x25c>
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	f000 80ee 	beq.w	8005996 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057ba:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057bc:	4d88      	ldr	r5, [pc, #544]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057be:	2b00      	cmp	r3, #0
 80057c0:	f000 811d 	beq.w	80059fe <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ca:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057cc:	f7fe fe34 	bl	8004438 <HAL_GetTick>
 80057d0:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057d2:	e005      	b.n	80057e0 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057d4:	f7fe fe30 	bl	8004438 <HAL_GetTick>
 80057d8:	1b80      	subs	r0, r0, r6
 80057da:	2802      	cmp	r0, #2
 80057dc:	f200 811e 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	0558      	lsls	r0, r3, #21
 80057e4:	d5f6      	bpl.n	80057d4 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	686b      	ldr	r3, [r5, #4]
 80057e8:	6922      	ldr	r2, [r4, #16]
 80057ea:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80057ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80057f2:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057f4:	6823      	ldr	r3, [r4, #0]
 80057f6:	071a      	lsls	r2, r3, #28
 80057f8:	d519      	bpl.n	800582e <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057fa:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057fc:	4d78      	ldr	r5, [pc, #480]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 809e 	beq.w	8005940 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8005804:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005808:	f043 0301 	orr.w	r3, r3, #1
 800580c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005810:	f7fe fe12 	bl	8004438 <HAL_GetTick>
 8005814:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005816:	e005      	b.n	8005824 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005818:	f7fe fe0e 	bl	8004438 <HAL_GetTick>
 800581c:	1b80      	subs	r0, r0, r6
 800581e:	2802      	cmp	r0, #2
 8005820:	f200 80fc 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005824:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005828:	079f      	lsls	r7, r3, #30
 800582a:	d5f5      	bpl.n	8005818 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	0759      	lsls	r1, r3, #29
 8005830:	d541      	bpl.n	80058b6 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005832:	4b6b      	ldr	r3, [pc, #428]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 8005834:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005836:	00d2      	lsls	r2, r2, #3
 8005838:	f100 80f4 	bmi.w	8005a24 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800583c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800583e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005842:	659a      	str	r2, [r3, #88]	; 0x58
 8005844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800584a:	9301      	str	r3, [sp, #4]
 800584c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800584e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005850:	4e64      	ldr	r6, [pc, #400]	; (80059e4 <HAL_RCC_OscConfig+0x2b4>)
 8005852:	6833      	ldr	r3, [r6, #0]
 8005854:	05df      	lsls	r7, r3, #23
 8005856:	f140 8113 	bpl.w	8005a80 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800585a:	68a3      	ldr	r3, [r4, #8]
 800585c:	2b01      	cmp	r3, #1
 800585e:	f000 80e3 	beq.w	8005a28 <HAL_RCC_OscConfig+0x2f8>
 8005862:	2b05      	cmp	r3, #5
 8005864:	f000 8169 	beq.w	8005b3a <HAL_RCC_OscConfig+0x40a>
 8005868:	4e5d      	ldr	r6, [pc, #372]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 800586a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800586e:	f022 0201 	bic.w	r2, r2, #1
 8005872:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8005876:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800587a:	f022 0204 	bic.w	r2, r2, #4
 800587e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005882:	2b00      	cmp	r3, #0
 8005884:	f040 80d7 	bne.w	8005a36 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005888:	f7fe fdd6 	bl	8004438 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8005890:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005892:	e005      	b.n	80058a0 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005894:	f7fe fdd0 	bl	8004438 <HAL_GetTick>
 8005898:	1bc0      	subs	r0, r0, r7
 800589a:	4540      	cmp	r0, r8
 800589c:	f200 80be 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058a0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80058a4:	079a      	lsls	r2, r3, #30
 80058a6:	d4f5      	bmi.n	8005894 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058a8:	b125      	cbz	r5, 80058b4 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058aa:	4a4d      	ldr	r2, [pc, #308]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 80058ac:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80058ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	069b      	lsls	r3, r3, #26
 80058b8:	d518      	bpl.n	80058ec <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80058ba:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058bc:	4d48      	ldr	r5, [pc, #288]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80ca 	beq.w	8005a58 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80058c4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80058c8:	f043 0301 	orr.w	r3, r3, #1
 80058cc:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d0:	f7fe fdb2 	bl	8004438 <HAL_GetTick>
 80058d4:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80058d6:	e005      	b.n	80058e4 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058d8:	f7fe fdae 	bl	8004438 <HAL_GetTick>
 80058dc:	1b80      	subs	r0, r0, r6
 80058de:	2802      	cmp	r0, #2
 80058e0:	f200 809c 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80058e4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80058e8:	079f      	lsls	r7, r3, #30
 80058ea:	d5f5      	bpl.n	80058d8 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058ec:	69e0      	ldr	r0, [r4, #28]
 80058ee:	b318      	cbz	r0, 8005938 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058f0:	4d3b      	ldr	r5, [pc, #236]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 80058f2:	68ab      	ldr	r3, [r5, #8]
 80058f4:	f003 030c 	and.w	r3, r3, #12
 80058f8:	2b0c      	cmp	r3, #12
 80058fa:	f000 812c 	beq.w	8005b56 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058fe:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005900:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8005902:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005906:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005908:	f000 80da 	beq.w	8005ac0 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800590c:	68eb      	ldr	r3, [r5, #12]
 800590e:	f023 0303 	bic.w	r3, r3, #3
 8005912:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005914:	68eb      	ldr	r3, [r5, #12]
 8005916:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800591a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800591e:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005920:	f7fe fd8a 	bl	8004438 <HAL_GetTick>
 8005924:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005926:	e004      	b.n	8005932 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005928:	f7fe fd86 	bl	8004438 <HAL_GetTick>
 800592c:	1b00      	subs	r0, r0, r4
 800592e:	2802      	cmp	r0, #2
 8005930:	d874      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005932:	682b      	ldr	r3, [r5, #0]
 8005934:	019b      	lsls	r3, r3, #6
 8005936:	d4f7      	bmi.n	8005928 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8005938:	2000      	movs	r0, #0
}
 800593a:	b002      	add	sp, #8
 800593c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8005940:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005944:	f023 0301 	bic.w	r3, r3, #1
 8005948:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 800594c:	f7fe fd74 	bl	8004438 <HAL_GetTick>
 8005950:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005952:	e004      	b.n	800595e <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005954:	f7fe fd70 	bl	8004438 <HAL_GetTick>
 8005958:	1b80      	subs	r0, r0, r6
 800595a:	2802      	cmp	r0, #2
 800595c:	d85e      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800595e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005962:	0798      	lsls	r0, r3, #30
 8005964:	d4f6      	bmi.n	8005954 <HAL_RCC_OscConfig+0x224>
 8005966:	e761      	b.n	800582c <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005968:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800596c:	2903      	cmp	r1, #3
 800596e:	f47f aef4 	bne.w	800575a <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005972:	4a1b      	ldr	r2, [pc, #108]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 8005974:	6812      	ldr	r2, [r2, #0]
 8005976:	0392      	lsls	r2, r2, #14
 8005978:	f57f af12 	bpl.w	80057a0 <HAL_RCC_OscConfig+0x70>
 800597c:	6862      	ldr	r2, [r4, #4]
 800597e:	2a00      	cmp	r2, #0
 8005980:	f47f af0e 	bne.w	80057a0 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8005984:	2001      	movs	r0, #1
}
 8005986:	b002      	add	sp, #8
 8005988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800598c:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005990:	2a02      	cmp	r2, #2
 8005992:	f47f af12 	bne.w	80057ba <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005996:	4b12      	ldr	r3, [pc, #72]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	055d      	lsls	r5, r3, #21
 800599c:	d502      	bpl.n	80059a4 <HAL_RCC_OscConfig+0x274>
 800599e:	68e3      	ldr	r3, [r4, #12]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ef      	beq.n	8005984 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a4:	4a0e      	ldr	r2, [pc, #56]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 80059a6:	6920      	ldr	r0, [r4, #16]
 80059a8:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80059aa:	490f      	ldr	r1, [pc, #60]	; (80059e8 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ac:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80059b0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80059b4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80059b6:	6808      	ldr	r0, [r1, #0]
 80059b8:	f7fe fb60 	bl	800407c <HAL_InitTick>
 80059bc:	2800      	cmp	r0, #0
 80059be:	d1e1      	bne.n	8005984 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	071a      	lsls	r2, r3, #28
 80059c4:	f57f af33 	bpl.w	800582e <HAL_RCC_OscConfig+0xfe>
 80059c8:	e717      	b.n	80057fa <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059ca:	4a05      	ldr	r2, [pc, #20]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
 80059cc:	6813      	ldr	r3, [r2, #0]
 80059ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059d2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80059d4:	f7fe fd30 	bl	8004438 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059d8:	4e01      	ldr	r6, [pc, #4]	; (80059e0 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80059da:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059dc:	e00b      	b.n	80059f6 <HAL_RCC_OscConfig+0x2c6>
 80059de:	bf00      	nop
 80059e0:	40021000 	.word	0x40021000
 80059e4:	40007000 	.word	0x40007000
 80059e8:	20000430 	.word	0x20000430
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059ec:	f7fe fd24 	bl	8004438 <HAL_GetTick>
 80059f0:	1b40      	subs	r0, r0, r5
 80059f2:	2864      	cmp	r0, #100	; 0x64
 80059f4:	d812      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059f6:	6833      	ldr	r3, [r6, #0]
 80059f8:	039b      	lsls	r3, r3, #14
 80059fa:	d5f7      	bpl.n	80059ec <HAL_RCC_OscConfig+0x2bc>
 80059fc:	e6cf      	b.n	800579e <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 80059fe:	682b      	ldr	r3, [r5, #0]
 8005a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a04:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005a06:	f7fe fd17 	bl	8004438 <HAL_GetTick>
 8005a0a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a0c:	682b      	ldr	r3, [r5, #0]
 8005a0e:	0559      	lsls	r1, r3, #21
 8005a10:	d5d6      	bpl.n	80059c0 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a12:	f7fe fd11 	bl	8004438 <HAL_GetTick>
 8005a16:	1b80      	subs	r0, r0, r6
 8005a18:	2802      	cmp	r0, #2
 8005a1a:	d9f7      	bls.n	8005a0c <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8005a1c:	2003      	movs	r0, #3
}
 8005a1e:	b002      	add	sp, #8
 8005a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005a24:	2500      	movs	r5, #0
 8005a26:	e713      	b.n	8005850 <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a28:	4a65      	ldr	r2, [pc, #404]	; (8005bc0 <HAL_RCC_OscConfig+0x490>)
 8005a2a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8005a36:	f7fe fcff 	bl	8004438 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a3a:	4f61      	ldr	r7, [pc, #388]	; (8005bc0 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8005a3c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a3e:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a42:	e004      	b.n	8005a4e <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a44:	f7fe fcf8 	bl	8004438 <HAL_GetTick>
 8005a48:	1b80      	subs	r0, r0, r6
 8005a4a:	4540      	cmp	r0, r8
 8005a4c:	d8e6      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a52:	0799      	lsls	r1, r3, #30
 8005a54:	d5f6      	bpl.n	8005a44 <HAL_RCC_OscConfig+0x314>
 8005a56:	e727      	b.n	80058a8 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8005a58:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005a5c:	f023 0301 	bic.w	r3, r3, #1
 8005a60:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005a64:	f7fe fce8 	bl	8004438 <HAL_GetTick>
 8005a68:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a6a:	e004      	b.n	8005a76 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a6c:	f7fe fce4 	bl	8004438 <HAL_GetTick>
 8005a70:	1b80      	subs	r0, r0, r6
 8005a72:	2802      	cmp	r0, #2
 8005a74:	d8d2      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a76:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005a7a:	0798      	lsls	r0, r3, #30
 8005a7c:	d4f6      	bmi.n	8005a6c <HAL_RCC_OscConfig+0x33c>
 8005a7e:	e735      	b.n	80058ec <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a80:	6833      	ldr	r3, [r6, #0]
 8005a82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a86:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005a88:	f7fe fcd6 	bl	8004438 <HAL_GetTick>
 8005a8c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a8e:	6833      	ldr	r3, [r6, #0]
 8005a90:	05d8      	lsls	r0, r3, #23
 8005a92:	f53f aee2 	bmi.w	800585a <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a96:	f7fe fccf 	bl	8004438 <HAL_GetTick>
 8005a9a:	1bc0      	subs	r0, r0, r7
 8005a9c:	2802      	cmp	r0, #2
 8005a9e:	d9f6      	bls.n	8005a8e <HAL_RCC_OscConfig+0x35e>
 8005aa0:	e7bc      	b.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aa2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005aa6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005ab8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005aba:	e78b      	b.n	80059d4 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8005abc:	2001      	movs	r0, #1
}
 8005abe:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8005ac0:	f7fe fcba 	bl	8004438 <HAL_GetTick>
 8005ac4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ac6:	e004      	b.n	8005ad2 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac8:	f7fe fcb6 	bl	8004438 <HAL_GetTick>
 8005acc:	1b80      	subs	r0, r0, r6
 8005ace:	2802      	cmp	r0, #2
 8005ad0:	d8a4      	bhi.n	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ad2:	682b      	ldr	r3, [r5, #0]
 8005ad4:	0199      	lsls	r1, r3, #6
 8005ad6:	d4f7      	bmi.n	8005ac8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ad8:	68e9      	ldr	r1, [r5, #12]
 8005ada:	4b3a      	ldr	r3, [pc, #232]	; (8005bc4 <HAL_RCC_OscConfig+0x494>)
 8005adc:	6a22      	ldr	r2, [r4, #32]
 8005ade:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ae0:	4e37      	ldr	r6, [pc, #220]	; (8005bc0 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ae2:	400b      	ands	r3, r1
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8005aea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005aee:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8005af2:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8005af6:	3801      	subs	r0, #1
 8005af8:	0849      	lsrs	r1, r1, #1
 8005afa:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005afe:	3901      	subs	r1, #1
 8005b00:	0852      	lsrs	r2, r2, #1
 8005b02:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005b06:	3a01      	subs	r2, #1
 8005b08:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005b0c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005b0e:	682b      	ldr	r3, [r5, #0]
 8005b10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b14:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b16:	68eb      	ldr	r3, [r5, #12]
 8005b18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b1c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005b1e:	f7fe fc8b 	bl	8004438 <HAL_GetTick>
 8005b22:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b24:	e005      	b.n	8005b32 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b26:	f7fe fc87 	bl	8004438 <HAL_GetTick>
 8005b2a:	1b00      	subs	r0, r0, r4
 8005b2c:	2802      	cmp	r0, #2
 8005b2e:	f63f af75 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b32:	6833      	ldr	r3, [r6, #0]
 8005b34:	019a      	lsls	r2, r3, #6
 8005b36:	d5f6      	bpl.n	8005b26 <HAL_RCC_OscConfig+0x3f6>
 8005b38:	e6fe      	b.n	8005938 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3a:	4b21      	ldr	r3, [pc, #132]	; (8005bc0 <HAL_RCC_OscConfig+0x490>)
 8005b3c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b40:	f042 0204 	orr.w	r2, r2, #4
 8005b44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005b48:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b4c:	f042 0201 	orr.w	r2, r2, #1
 8005b50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b54:	e76f      	b.n	8005a36 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b56:	2801      	cmp	r0, #1
 8005b58:	f43f aeef 	beq.w	800593a <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8005b5c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b5e:	6a22      	ldr	r2, [r4, #32]
 8005b60:	f003 0103 	and.w	r1, r3, #3
 8005b64:	4291      	cmp	r1, r2
 8005b66:	f47f af0d 	bne.w	8005984 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b6a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b70:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b72:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005b76:	f47f af05 	bne.w	8005984 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005b7c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b80:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005b84:	f47f aefe 	bne.w	8005984 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b88:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005b8a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b8e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005b92:	f47f aef7 	bne.w	8005984 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b96:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005b98:	0852      	lsrs	r2, r2, #1
 8005b9a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8005b9e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ba0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8005ba4:	f47f aeee 	bne.w	8005984 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ba8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005baa:	0852      	lsrs	r2, r2, #1
 8005bac:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005bb0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bb2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 8005bb6:	bf14      	ite	ne
 8005bb8:	2001      	movne	r0, #1
 8005bba:	2000      	moveq	r0, #0
 8005bbc:	e6bd      	b.n	800593a <HAL_RCC_OscConfig+0x20a>
 8005bbe:	bf00      	nop
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	019f800c 	.word	0x019f800c

08005bc8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005bc8:	4b18      	ldr	r3, [pc, #96]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x64>)
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	f002 020c 	and.w	r2, r2, #12
 8005bd0:	2a04      	cmp	r2, #4
 8005bd2:	d027      	beq.n	8005c24 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	f002 020c 	and.w	r2, r2, #12
 8005bda:	2a08      	cmp	r2, #8
 8005bdc:	d024      	beq.n	8005c28 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	f002 020c 	and.w	r2, r2, #12
 8005be4:	2a0c      	cmp	r2, #12
 8005be6:	d001      	beq.n	8005bec <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005be8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005bea:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bec:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bee:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bf0:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8005bf4:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bf6:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8005bfa:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bfe:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c00:	bf0c      	ite	eq
 8005c02:	4b0b      	ldreq	r3, [pc, #44]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c04:	4b0b      	ldrne	r3, [pc, #44]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005c06:	fbb3 f2f2 	udiv	r2, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c0a:	4b08      	ldr	r3, [pc, #32]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x64>)
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	f3c3 6341 	ubfx	r3, r3, #25, #2
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c12:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c16:	3301      	adds	r3, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c18:	fb02 f000 	mul.w	r0, r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c1c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005c1e:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005c22:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005c24:	4803      	ldr	r0, [pc, #12]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005c26:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005c28:	4801      	ldr	r0, [pc, #4]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x68>)
 8005c2a:	4770      	bx	lr
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	016e3600 	.word	0x016e3600
 8005c34:	00f42400 	.word	0x00f42400

08005c38 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f000 80ee 	beq.w	8005e1a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c3e:	4a7f      	ldr	r2, [pc, #508]	; (8005e3c <HAL_RCC_ClockConfig+0x204>)
{
 8005c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c44:	6813      	ldr	r3, [r2, #0]
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	428b      	cmp	r3, r1
 8005c4c:	460d      	mov	r5, r1
 8005c4e:	4604      	mov	r4, r0
 8005c50:	d20c      	bcs.n	8005c6c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c52:	6813      	ldr	r3, [r2, #0]
 8005c54:	f023 030f 	bic.w	r3, r3, #15
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c5c:	6813      	ldr	r3, [r2, #0]
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	428b      	cmp	r3, r1
 8005c64:	d002      	beq.n	8005c6c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005c66:	2001      	movs	r0, #1
}
 8005c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	07df      	lsls	r7, r3, #31
 8005c70:	d563      	bpl.n	8005d3a <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c72:	6862      	ldr	r2, [r4, #4]
 8005c74:	2a03      	cmp	r2, #3
 8005c76:	f000 809a 	beq.w	8005dae <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c7a:	4b71      	ldr	r3, [pc, #452]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c7c:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c7e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c80:	f000 8091 	beq.w	8005da6 <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c84:	055b      	lsls	r3, r3, #21
 8005c86:	d5ee      	bpl.n	8005c66 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005c88:	f7ff ff9e 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005c8c:	4b6d      	ldr	r3, [pc, #436]	; (8005e44 <HAL_RCC_ClockConfig+0x20c>)
 8005c8e:	4298      	cmp	r0, r3
 8005c90:	f200 80c5 	bhi.w	8005e1e <HAL_RCC_ClockConfig+0x1e6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c94:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005c96:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c9a:	4e69      	ldr	r6, [pc, #420]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005c9c:	68b3      	ldr	r3, [r6, #8]
 8005c9e:	f023 0303 	bic.w	r3, r3, #3
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 8005ca6:	f7fe fbc7 	bl	8004438 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005caa:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005cae:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb0:	e004      	b.n	8005cbc <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb2:	f7fe fbc1 	bl	8004438 <HAL_GetTick>
 8005cb6:	1bc0      	subs	r0, r0, r7
 8005cb8:	4540      	cmp	r0, r8
 8005cba:	d871      	bhi.n	8005da0 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cbc:	68b3      	ldr	r3, [r6, #8]
 8005cbe:	6862      	ldr	r2, [r4, #4]
 8005cc0:	f003 030c 	and.w	r3, r3, #12
 8005cc4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005cc8:	d1f3      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	079f      	lsls	r7, r3, #30
 8005cce:	d436      	bmi.n	8005d3e <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8005cd0:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8005cd4:	d103      	bne.n	8005cde <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005cd6:	68b3      	ldr	r3, [r6, #8]
 8005cd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cdc:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cde:	4e57      	ldr	r6, [pc, #348]	; (8005e3c <HAL_RCC_ClockConfig+0x204>)
 8005ce0:	6833      	ldr	r3, [r6, #0]
 8005ce2:	f003 030f 	and.w	r3, r3, #15
 8005ce6:	42ab      	cmp	r3, r5
 8005ce8:	d846      	bhi.n	8005d78 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	075a      	lsls	r2, r3, #29
 8005cee:	d506      	bpl.n	8005cfe <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf0:	4953      	ldr	r1, [pc, #332]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005cf2:	68e0      	ldr	r0, [r4, #12]
 8005cf4:	688a      	ldr	r2, [r1, #8]
 8005cf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005cfa:	4302      	orrs	r2, r0
 8005cfc:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cfe:	071b      	lsls	r3, r3, #28
 8005d00:	d507      	bpl.n	8005d12 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d02:	4a4f      	ldr	r2, [pc, #316]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005d04:	6921      	ldr	r1, [r4, #16]
 8005d06:	6893      	ldr	r3, [r2, #8]
 8005d08:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005d0c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005d10:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d12:	f7ff ff59 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
 8005d16:	4a4a      	ldr	r2, [pc, #296]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005d18:	4c4b      	ldr	r4, [pc, #300]	; (8005e48 <HAL_RCC_ClockConfig+0x210>)
 8005d1a:	6892      	ldr	r2, [r2, #8]
 8005d1c:	494b      	ldr	r1, [pc, #300]	; (8005e4c <HAL_RCC_ClockConfig+0x214>)
 8005d1e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005d22:	4603      	mov	r3, r0
 8005d24:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005d26:	484a      	ldr	r0, [pc, #296]	; (8005e50 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d28:	f002 021f 	and.w	r2, r2, #31
 8005d2c:	40d3      	lsrs	r3, r2
 8005d2e:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005d30:	6800      	ldr	r0, [r0, #0]
}
 8005d32:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005d36:	f7fe b9a1 	b.w	800407c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d3a:	079e      	lsls	r6, r3, #30
 8005d3c:	d5cf      	bpl.n	8005cde <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3e:	0758      	lsls	r0, r3, #29
 8005d40:	d504      	bpl.n	8005d4c <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d42:	493f      	ldr	r1, [pc, #252]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005d44:	688a      	ldr	r2, [r1, #8]
 8005d46:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005d4a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d4c:	0719      	lsls	r1, r3, #28
 8005d4e:	d506      	bpl.n	8005d5e <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005d50:	4a3b      	ldr	r2, [pc, #236]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005d52:	6893      	ldr	r3, [r2, #8]
 8005d54:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005d58:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d5c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d5e:	4a38      	ldr	r2, [pc, #224]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005d60:	68a1      	ldr	r1, [r4, #8]
 8005d62:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d64:	4e35      	ldr	r6, [pc, #212]	; (8005e3c <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d6a:	430b      	orrs	r3, r1
 8005d6c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d6e:	6833      	ldr	r3, [r6, #0]
 8005d70:	f003 030f 	and.w	r3, r3, #15
 8005d74:	42ab      	cmp	r3, r5
 8005d76:	d9b8      	bls.n	8005cea <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d78:	6833      	ldr	r3, [r6, #0]
 8005d7a:	f023 030f 	bic.w	r3, r3, #15
 8005d7e:	432b      	orrs	r3, r5
 8005d80:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005d82:	f7fe fb59 	bl	8004438 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d86:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005d8a:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8c:	6833      	ldr	r3, [r6, #0]
 8005d8e:	f003 030f 	and.w	r3, r3, #15
 8005d92:	42ab      	cmp	r3, r5
 8005d94:	d0a9      	beq.n	8005cea <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d96:	f7fe fb4f 	bl	8004438 <HAL_GetTick>
 8005d9a:	1bc0      	subs	r0, r0, r7
 8005d9c:	4540      	cmp	r0, r8
 8005d9e:	d9f5      	bls.n	8005d8c <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8005da0:	2003      	movs	r0, #3
}
 8005da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005da6:	039a      	lsls	r2, r3, #14
 8005da8:	f53f af6e 	bmi.w	8005c88 <HAL_RCC_ClockConfig+0x50>
 8005dac:	e75b      	b.n	8005c66 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dae:	4924      	ldr	r1, [pc, #144]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005db0:	6808      	ldr	r0, [r1, #0]
 8005db2:	0180      	lsls	r0, r0, #6
 8005db4:	f57f af57 	bpl.w	8005c66 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005db8:	68ce      	ldr	r6, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dba:	68c8      	ldr	r0, [r1, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dbc:	68c9      	ldr	r1, [r1, #12]
      if(pllfreq > 80000000U)
 8005dbe:	4f21      	ldr	r7, [pc, #132]	; (8005e44 <HAL_RCC_ClockConfig+0x20c>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005dc0:	f006 0603 	and.w	r6, r6, #3
  switch (pllsource)
 8005dc4:	2e03      	cmp	r6, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dc6:	f3c0 1003 	ubfx	r0, r0, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dca:	bf0c      	ite	eq
 8005dcc:	4e21      	ldreq	r6, [pc, #132]	; (8005e54 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dce:	4e22      	ldrne	r6, [pc, #136]	; (8005e58 <HAL_RCC_ClockConfig+0x220>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005dd0:	3001      	adds	r0, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dd2:	fbb6 f0f0 	udiv	r0, r6, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005dd6:	4e1a      	ldr	r6, [pc, #104]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dd8:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8005ddc:	fb00 f101 	mul.w	r1, r0, r1
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005de0:	68f0      	ldr	r0, [r6, #12]
 8005de2:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8005de6:	3001      	adds	r0, #1
 8005de8:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8005dea:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8005dee:	42b9      	cmp	r1, r7
 8005df0:	d920      	bls.n	8005e34 <HAL_RCC_ClockConfig+0x1fc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005df2:	68b1      	ldr	r1, [r6, #8]
 8005df4:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8005df8:	d005      	beq.n	8005e06 <HAL_RCC_ClockConfig+0x1ce>
 8005dfa:	f013 0902 	ands.w	r9, r3, #2
 8005dfe:	f43f af4c 	beq.w	8005c9a <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e02:	68a3      	ldr	r3, [r4, #8]
 8005e04:	b9b3      	cbnz	r3, 8005e34 <HAL_RCC_ClockConfig+0x1fc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e06:	490e      	ldr	r1, [pc, #56]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005e08:	688b      	ldr	r3, [r1, #8]
 8005e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e12:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e14:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005e18:	e73f      	b.n	8005c9a <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8005e1a:	2001      	movs	r0, #1
}
 8005e1c:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e1e:	4a08      	ldr	r2, [pc, #32]	; (8005e40 <HAL_RCC_ClockConfig+0x208>)
 8005e20:	6893      	ldr	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005e22:	f04f 0980 	mov.w	r9, #128	; 0x80
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e2a:	ea43 0309 	orr.w	r3, r3, r9
 8005e2e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e30:	6862      	ldr	r2, [r4, #4]
 8005e32:	e732      	b.n	8005c9a <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e34:	f04f 0900 	mov.w	r9, #0
 8005e38:	e72f      	b.n	8005c9a <HAL_RCC_ClockConfig+0x62>
 8005e3a:	bf00      	nop
 8005e3c:	40022000 	.word	0x40022000
 8005e40:	40021000 	.word	0x40021000
 8005e44:	04c4b400 	.word	0x04c4b400
 8005e48:	0800a3c8 	.word	0x0800a3c8
 8005e4c:	20000428 	.word	0x20000428
 8005e50:	20000430 	.word	0x20000430
 8005e54:	016e3600 	.word	0x016e3600
 8005e58:	00f42400 	.word	0x00f42400

08005e5c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005e5c:	4b01      	ldr	r3, [pc, #4]	; (8005e64 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005e5e:	6818      	ldr	r0, [r3, #0]
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	20000428 	.word	0x20000428

08005e68 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e68:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005e6a:	4a06      	ldr	r2, [pc, #24]	; (8005e84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005e6e:	4906      	ldr	r1, [pc, #24]	; (8005e88 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e70:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005e74:	6808      	ldr	r0, [r1, #0]
 8005e76:	5cd3      	ldrb	r3, [r2, r3]
 8005e78:	f003 031f 	and.w	r3, r3, #31
}
 8005e7c:	40d8      	lsrs	r0, r3
 8005e7e:	4770      	bx	lr
 8005e80:	40021000 	.word	0x40021000
 8005e84:	0800a3d8 	.word	0x0800a3d8
 8005e88:	20000428 	.word	0x20000428

08005e8c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e8c:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005e8e:	4a06      	ldr	r2, [pc, #24]	; (8005ea8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005e90:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005e92:	4906      	ldr	r1, [pc, #24]	; (8005eac <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e94:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005e98:	6808      	ldr	r0, [r1, #0]
 8005e9a:	5cd3      	ldrb	r3, [r2, r3]
 8005e9c:	f003 031f 	and.w	r3, r3, #31
}
 8005ea0:	40d8      	lsrs	r0, r3
 8005ea2:	4770      	bx	lr
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	0800a3d8 	.word	0x0800a3d8
 8005eac:	20000428 	.word	0x20000428

08005eb0 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005eb0:	4b0e      	ldr	r3, [pc, #56]	; (8005eec <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005eb2:	220f      	movs	r2, #15
 8005eb4:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005eb6:	689a      	ldr	r2, [r3, #8]
 8005eb8:	f002 0203 	and.w	r2, r2, #3
 8005ebc:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005ebe:	689a      	ldr	r2, [r3, #8]
 8005ec0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005ec4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005ec6:	689a      	ldr	r2, [r3, #8]
 8005ec8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8005ecc:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	08db      	lsrs	r3, r3, #3
{
 8005ed2:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005ed4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005ed8:	4c05      	ldr	r4, [pc, #20]	; (8005ef0 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005eda:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005edc:	6823      	ldr	r3, [r4, #0]
}
 8005ede:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	600b      	str	r3, [r1, #0]
}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	40021000 	.word	0x40021000
 8005ef0:	40022000 	.word	0x40022000

08005ef4 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005ef4:	4a02      	ldr	r2, [pc, #8]	; (8005f00 <HAL_RCC_EnableCSS+0xc>)
 8005ef6:	6813      	ldr	r3, [r2, #0]
 8005ef8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005efc:	6013      	str	r3, [r2, #0]
}
 8005efe:	4770      	bx	lr
 8005f00:	40021000 	.word	0x40021000

08005f04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f08:	6803      	ldr	r3, [r0, #0]
{
 8005f0a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f0c:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8005f10:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f12:	d056      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f14:	4b9f      	ldr	r3, [pc, #636]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f16:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f18:	00d5      	lsls	r5, r2, #3
 8005f1a:	f140 810c 	bpl.w	8006136 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8005f1e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f20:	4d9d      	ldr	r5, [pc, #628]	; (8006198 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005f22:	682b      	ldr	r3, [r5, #0]
 8005f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f28:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f2a:	f7fe fa85 	bl	8004438 <HAL_GetTick>
 8005f2e:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f30:	e005      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f32:	f7fe fa81 	bl	8004438 <HAL_GetTick>
 8005f36:	1b83      	subs	r3, r0, r6
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	f200 8107 	bhi.w	800614c <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f3e:	682b      	ldr	r3, [r5, #0]
 8005f40:	05d8      	lsls	r0, r3, #23
 8005f42:	d5f6      	bpl.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f44:	4d93      	ldr	r5, [pc, #588]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f46:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f4a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005f4e:	d027      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005f50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d025      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f56:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f5a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005f5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f62:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f66:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005f6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f6e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f72:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f76:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005f78:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f7c:	f140 8108 	bpl.w	8006190 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f80:	f7fe fa5a 	bl	8004438 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f84:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005f88:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f8a:	e005      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8c:	f7fe fa54 	bl	8004438 <HAL_GetTick>
 8005f90:	1b80      	subs	r0, r0, r6
 8005f92:	4540      	cmp	r0, r8
 8005f94:	f200 80da 	bhi.w	800614c <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f98:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005f9c:	079b      	lsls	r3, r3, #30
 8005f9e:	d5f5      	bpl.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x88>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fa2:	497c      	ldr	r1, [pc, #496]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005fa4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005fa8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005fac:	4313      	orrs	r3, r2
 8005fae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fb2:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fb4:	b127      	cbz	r7, 8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fb6:	4a77      	ldr	r2, [pc, #476]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005fb8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005fba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fbe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	07de      	lsls	r6, r3, #31
 8005fc4:	d508      	bpl.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005fc6:	4973      	ldr	r1, [pc, #460]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005fc8:	6865      	ldr	r5, [r4, #4]
 8005fca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005fce:	f022 0203 	bic.w	r2, r2, #3
 8005fd2:	432a      	orrs	r2, r5
 8005fd4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fd8:	079d      	lsls	r5, r3, #30
 8005fda:	d508      	bpl.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fdc:	496d      	ldr	r1, [pc, #436]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005fde:	68a5      	ldr	r5, [r4, #8]
 8005fe0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005fe4:	f022 020c 	bic.w	r2, r2, #12
 8005fe8:	432a      	orrs	r2, r5
 8005fea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fee:	0759      	lsls	r1, r3, #29
 8005ff0:	d508      	bpl.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005ff2:	4968      	ldr	r1, [pc, #416]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ff4:	68e5      	ldr	r5, [r4, #12]
 8005ff6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ffa:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005ffe:	432a      	orrs	r2, r5
 8006000:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006004:	071a      	lsls	r2, r3, #28
 8006006:	d508      	bpl.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006008:	4962      	ldr	r1, [pc, #392]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800600a:	6925      	ldr	r5, [r4, #16]
 800600c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006010:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006014:	432a      	orrs	r2, r5
 8006016:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800601a:	069f      	lsls	r7, r3, #26
 800601c:	d508      	bpl.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800601e:	495d      	ldr	r1, [pc, #372]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006020:	6965      	ldr	r5, [r4, #20]
 8006022:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006026:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800602a:	432a      	orrs	r2, r5
 800602c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006030:	065e      	lsls	r6, r3, #25
 8006032:	d508      	bpl.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006034:	4957      	ldr	r1, [pc, #348]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006036:	69a5      	ldr	r5, [r4, #24]
 8006038:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800603c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006040:	432a      	orrs	r2, r5
 8006042:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006046:	061d      	lsls	r5, r3, #24
 8006048:	d508      	bpl.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800604a:	4952      	ldr	r1, [pc, #328]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800604c:	69e5      	ldr	r5, [r4, #28]
 800604e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006052:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006056:	432a      	orrs	r2, r5
 8006058:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800605c:	05d9      	lsls	r1, r3, #23
 800605e:	d508      	bpl.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006060:	494c      	ldr	r1, [pc, #304]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006062:	6a25      	ldr	r5, [r4, #32]
 8006064:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006068:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800606c:	432a      	orrs	r2, r5
 800606e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006072:	059a      	lsls	r2, r3, #22
 8006074:	d508      	bpl.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006076:	4947      	ldr	r1, [pc, #284]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006078:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800607a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800607e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8006082:	432a      	orrs	r2, r5
 8006084:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006088:	055f      	lsls	r7, r3, #21
 800608a:	d50b      	bpl.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800608c:	4941      	ldr	r1, [pc, #260]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800608e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006090:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006094:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006098:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800609a:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800609e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80060a2:	d055      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80060a4:	051e      	lsls	r6, r3, #20
 80060a6:	d50b      	bpl.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80060a8:	493a      	ldr	r1, [pc, #232]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80060aa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80060ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80060b0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80060b4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80060b6:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80060ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80060be:	d04c      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060c0:	04dd      	lsls	r5, r3, #19
 80060c2:	d50b      	bpl.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060c4:	4933      	ldr	r1, [pc, #204]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80060c6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80060c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80060cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80060d0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060d2:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060d6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060da:	d043      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80060dc:	0499      	lsls	r1, r3, #18
 80060de:	d50b      	bpl.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060e0:	492c      	ldr	r1, [pc, #176]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80060e2:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80060e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80060e8:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80060ec:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060ee:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060f6:	d03a      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80060f8:	045a      	lsls	r2, r3, #17
 80060fa:	d50b      	bpl.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80060fc:	4925      	ldr	r1, [pc, #148]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80060fe:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8006100:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006104:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006108:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800610a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800610e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006112:	d031      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006114:	041b      	lsls	r3, r3, #16
 8006116:	d50b      	bpl.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006118:	4a1e      	ldr	r2, [pc, #120]	; (8006194 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800611a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800611c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006120:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006124:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006126:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800612a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800612e:	d028      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8006130:	b002      	add	sp, #8
 8006132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8006136:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006138:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800613c:	659a      	str	r2, [r3, #88]	; 0x58
 800613e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006148:	2701      	movs	r7, #1
 800614a:	e6e9      	b.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 800614c:	2003      	movs	r0, #3
 800614e:	e731      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006150:	68ca      	ldr	r2, [r1, #12]
 8006152:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006156:	60ca      	str	r2, [r1, #12]
 8006158:	e7a4      	b.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800615a:	68ca      	ldr	r2, [r1, #12]
 800615c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006160:	60ca      	str	r2, [r1, #12]
 8006162:	e7ad      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006164:	68ca      	ldr	r2, [r1, #12]
 8006166:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800616a:	60ca      	str	r2, [r1, #12]
 800616c:	e7b6      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800616e:	68ca      	ldr	r2, [r1, #12]
 8006170:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006174:	60ca      	str	r2, [r1, #12]
 8006176:	e7bf      	b.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006178:	68ca      	ldr	r2, [r1, #12]
 800617a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800617e:	60ca      	str	r2, [r1, #12]
 8006180:	e7c8      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006182:	68d3      	ldr	r3, [r2, #12]
 8006184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006188:	60d3      	str	r3, [r2, #12]
}
 800618a:	b002      	add	sp, #8
 800618c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006190:	4613      	mov	r3, r2
 8006192:	e706      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8006194:	40021000 	.word	0x40021000
 8006198:	40007000 	.word	0x40007000

0800619c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619c:	6a03      	ldr	r3, [r0, #32]
 800619e:	f023 0301 	bic.w	r3, r3, #1
 80061a2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a4:	6a03      	ldr	r3, [r0, #32]
{
 80061a6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061aa:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061ac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80061b2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80061b6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061b8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80061ba:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80061be:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061c0:	4d13      	ldr	r5, [pc, #76]	; (8006210 <TIM_OC1_SetConfig+0x74>)
 80061c2:	42a8      	cmp	r0, r5
 80061c4:	d00f      	beq.n	80061e6 <TIM_OC1_SetConfig+0x4a>
 80061c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80061ca:	42a8      	cmp	r0, r5
 80061cc:	d00b      	beq.n	80061e6 <TIM_OC1_SetConfig+0x4a>
 80061ce:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80061d2:	42a8      	cmp	r0, r5
 80061d4:	d007      	beq.n	80061e6 <TIM_OC1_SetConfig+0x4a>
 80061d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80061da:	42a8      	cmp	r0, r5
 80061dc:	d003      	beq.n	80061e6 <TIM_OC1_SetConfig+0x4a>
 80061de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80061e2:	42a8      	cmp	r0, r5
 80061e4:	d10d      	bne.n	8006202 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061e6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80061e8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80061ec:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061ee:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061f2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80061f6:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80061fa:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80061fe:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006202:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006204:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006206:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006208:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 800620a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800620c:	6203      	str	r3, [r0, #32]
}
 800620e:	4770      	bx	lr
 8006210:	40012c00 	.word	0x40012c00

08006214 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006214:	6a03      	ldr	r3, [r0, #32]
 8006216:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800621a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621c:	6a03      	ldr	r3, [r0, #32]
{
 800621e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006220:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006222:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006224:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006226:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800622a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800622e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006230:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006232:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006236:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800623a:	4d15      	ldr	r5, [pc, #84]	; (8006290 <TIM_OC3_SetConfig+0x7c>)
 800623c:	42a8      	cmp	r0, r5
 800623e:	d010      	beq.n	8006262 <TIM_OC3_SetConfig+0x4e>
 8006240:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006244:	42a8      	cmp	r0, r5
 8006246:	d00c      	beq.n	8006262 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006248:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800624c:	42a8      	cmp	r0, r5
 800624e:	d00f      	beq.n	8006270 <TIM_OC3_SetConfig+0x5c>
 8006250:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006254:	42a8      	cmp	r0, r5
 8006256:	d00b      	beq.n	8006270 <TIM_OC3_SetConfig+0x5c>
 8006258:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800625c:	42a8      	cmp	r0, r5
 800625e:	d10f      	bne.n	8006280 <TIM_OC3_SetConfig+0x6c>
 8006260:	e006      	b.n	8006270 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006262:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006264:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006268:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800626c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006270:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006274:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006278:	ea46 0c05 	orr.w	ip, r6, r5
 800627c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006280:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006282:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006284:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006286:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8006288:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800628a:	6203      	str	r3, [r0, #32]
}
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40012c00 	.word	0x40012c00

08006294 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006294:	6a03      	ldr	r3, [r0, #32]
 8006296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800629a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629c:	6a03      	ldr	r3, [r0, #32]
{
 800629e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062a2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062a4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062a6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80062aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062ae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80062b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80062bc:	4d14      	ldr	r5, [pc, #80]	; (8006310 <TIM_OC4_SetConfig+0x7c>)
 80062be:	42a8      	cmp	r0, r5
 80062c0:	d010      	beq.n	80062e4 <TIM_OC4_SetConfig+0x50>
 80062c2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80062c6:	42a8      	cmp	r0, r5
 80062c8:	d00c      	beq.n	80062e4 <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ca:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80062ce:	42a8      	cmp	r0, r5
 80062d0:	d00f      	beq.n	80062f2 <TIM_OC4_SetConfig+0x5e>
 80062d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80062d6:	42a8      	cmp	r0, r5
 80062d8:	d00b      	beq.n	80062f2 <TIM_OC4_SetConfig+0x5e>
 80062da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80062de:	42a8      	cmp	r0, r5
 80062e0:	d10f      	bne.n	8006302 <TIM_OC4_SetConfig+0x6e>
 80062e2:	e006      	b.n	80062f2 <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80062e4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 80062e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80062ea:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 80062ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80062f2:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80062f6:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80062fa:	ea46 0c05 	orr.w	ip, r6, r5
 80062fe:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006302:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006304:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006306:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006308:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 800630a:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800630c:	6203      	str	r3, [r0, #32]
}
 800630e:	4770      	bx	lr
 8006310:	40012c00 	.word	0x40012c00

08006314 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006314:	2800      	cmp	r0, #0
 8006316:	f000 8081 	beq.w	800641c <HAL_TIM_Base_Init+0x108>
{
 800631a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800631c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006320:	4604      	mov	r4, r0
 8006322:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006326:	2b00      	cmp	r3, #0
 8006328:	d06d      	beq.n	8006406 <HAL_TIM_Base_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800632a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800632c:	493c      	ldr	r1, [pc, #240]	; (8006420 <HAL_TIM_Base_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800632e:	2302      	movs	r3, #2
 8006330:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006334:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006336:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006338:	d051      	beq.n	80063de <HAL_TIM_Base_Init+0xca>
 800633a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800633e:	d021      	beq.n	8006384 <HAL_TIM_Base_Init+0x70>
 8006340:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006344:	428a      	cmp	r2, r1
 8006346:	d01d      	beq.n	8006384 <HAL_TIM_Base_Init+0x70>
 8006348:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800634c:	428a      	cmp	r2, r1
 800634e:	d019      	beq.n	8006384 <HAL_TIM_Base_Init+0x70>
 8006350:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006354:	428a      	cmp	r2, r1
 8006356:	d042      	beq.n	80063de <HAL_TIM_Base_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006358:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800635c:	428a      	cmp	r2, r1
 800635e:	d057      	beq.n	8006410 <HAL_TIM_Base_Init+0xfc>
 8006360:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006364:	428a      	cmp	r2, r1
 8006366:	d053      	beq.n	8006410 <HAL_TIM_Base_Init+0xfc>
 8006368:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800636c:	428a      	cmp	r2, r1
 800636e:	d04f      	beq.n	8006410 <HAL_TIM_Base_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006370:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006372:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006374:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006378:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800637a:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800637c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800637e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006380:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006382:	e010      	b.n	80063a6 <HAL_TIM_Base_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006384:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006386:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800638c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800638e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006392:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006394:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006396:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800639a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800639c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800639e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80063a0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063a2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063a4:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80063a6:	2301      	movs	r3, #1
 80063a8:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063aa:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80063b2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80063b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80063ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80063be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80063ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063ce:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80063d2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80063d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80063da:	2000      	movs	r0, #0
}
 80063dc:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 80063de:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063e0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80063e6:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ec:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ee:	69a1      	ldr	r1, [r4, #24]
 80063f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063f4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80063f6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f8:	68e3      	ldr	r3, [r4, #12]
 80063fa:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006400:	6963      	ldr	r3, [r4, #20]
 8006402:	6313      	str	r3, [r2, #48]	; 0x30
 8006404:	e7cf      	b.n	80063a6 <HAL_TIM_Base_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006406:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800640a:	f7fd fced 	bl	8003de8 <HAL_TIM_Base_MspInit>
 800640e:	e78c      	b.n	800632a <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006410:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006412:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006418:	4303      	orrs	r3, r0
 800641a:	e7e9      	b.n	80063f0 <HAL_TIM_Base_Init+0xdc>
    return HAL_ERROR;
 800641c:	2001      	movs	r0, #1
}
 800641e:	4770      	bx	lr
 8006420:	40012c00 	.word	0x40012c00

08006424 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006424:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006428:	2b01      	cmp	r3, #1
 800642a:	d122      	bne.n	8006472 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800642c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800642e:	4917      	ldr	r1, [pc, #92]	; (800648c <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006430:	2202      	movs	r2, #2
 8006432:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006436:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006438:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800643a:	f042 0201 	orr.w	r2, r2, #1
 800643e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006440:	d019      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
 8006442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006446:	d016      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
 8006448:	4a11      	ldr	r2, [pc, #68]	; (8006490 <HAL_TIM_Base_Start_IT+0x6c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d013      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
 800644e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006452:	4293      	cmp	r3, r2
 8006454:	d00f      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
 8006456:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800645a:	4293      	cmp	r3, r2
 800645c:	d00b      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
 800645e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006462:	4293      	cmp	r3, r2
 8006464:	d007      	beq.n	8006476 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 800646c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	4770      	bx	lr
    return HAL_ERROR;
 8006472:	2001      	movs	r0, #1
 8006474:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006476:	6899      	ldr	r1, [r3, #8]
 8006478:	4a06      	ldr	r2, [pc, #24]	; (8006494 <HAL_TIM_Base_Start_IT+0x70>)
 800647a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800647c:	2a06      	cmp	r2, #6
 800647e:	d002      	beq.n	8006486 <HAL_TIM_Base_Start_IT+0x62>
 8006480:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006484:	d1ef      	bne.n	8006466 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8006486:	2000      	movs	r0, #0
}
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40012c00 	.word	0x40012c00
 8006490:	40000400 	.word	0x40000400
 8006494:	00010007 	.word	0x00010007

08006498 <HAL_TIM_PWM_MspInit>:
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop

0800649c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800649c:	2800      	cmp	r0, #0
 800649e:	f000 8081 	beq.w	80065a4 <HAL_TIM_PWM_Init+0x108>
{
 80064a2:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80064a4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80064a8:	4604      	mov	r4, r0
 80064aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d06d      	beq.n	800658e <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064b2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b4:	493c      	ldr	r1, [pc, #240]	; (80065a8 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80064b6:	2302      	movs	r3, #2
 80064b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064bc:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80064be:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064c0:	d051      	beq.n	8006566 <HAL_TIM_PWM_Init+0xca>
 80064c2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80064c6:	d021      	beq.n	800650c <HAL_TIM_PWM_Init+0x70>
 80064c8:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80064cc:	428a      	cmp	r2, r1
 80064ce:	d01d      	beq.n	800650c <HAL_TIM_PWM_Init+0x70>
 80064d0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80064d4:	428a      	cmp	r2, r1
 80064d6:	d019      	beq.n	800650c <HAL_TIM_PWM_Init+0x70>
 80064d8:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 80064dc:	428a      	cmp	r2, r1
 80064de:	d042      	beq.n	8006566 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064e0:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 80064e4:	428a      	cmp	r2, r1
 80064e6:	d057      	beq.n	8006598 <HAL_TIM_PWM_Init+0xfc>
 80064e8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80064ec:	428a      	cmp	r2, r1
 80064ee:	d053      	beq.n	8006598 <HAL_TIM_PWM_Init+0xfc>
 80064f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80064f4:	428a      	cmp	r2, r1
 80064f6:	d04f      	beq.n	8006598 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064f8:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064fa:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006500:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006502:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006504:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006506:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006508:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800650a:	e010      	b.n	800652e <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 800650c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800650e:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006510:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006514:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800651a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800651e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006522:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006524:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006526:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006528:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800652a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800652c:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800652e:	2301      	movs	r3, #1
 8006530:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006532:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006536:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800653a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800653e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006542:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006546:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800654a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800654e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006552:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006556:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800655a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800655e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006562:	2000      	movs	r0, #0
}
 8006564:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006566:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006568:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800656a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800656e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006570:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006574:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006576:	69a1      	ldr	r1, [r4, #24]
 8006578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800657c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800657e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006580:	68e3      	ldr	r3, [r4, #12]
 8006582:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006584:	6863      	ldr	r3, [r4, #4]
 8006586:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006588:	6963      	ldr	r3, [r4, #20]
 800658a:	6313      	str	r3, [r2, #48]	; 0x30
 800658c:	e7cf      	b.n	800652e <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 800658e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006592:	f7ff ff81 	bl	8006498 <HAL_TIM_PWM_MspInit>
 8006596:	e78c      	b.n	80064b2 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006598:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800659a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800659c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065a0:	4303      	orrs	r3, r0
 80065a2:	e7e9      	b.n	8006578 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 80065a4:	2001      	movs	r0, #1
}
 80065a6:	4770      	bx	lr
 80065a8:	40012c00 	.word	0x40012c00

080065ac <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80065ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	f000 8089 	beq.w	80066c8 <HAL_TIM_ConfigClockSource+0x11c>
{
 80065b6:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 80065b8:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80065ba:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80065bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 80065c0:	2201      	movs	r2, #1
 80065c2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80065c6:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065c8:	4b5f      	ldr	r3, [pc, #380]	; (8006748 <HAL_TIM_ConfigClockSource+0x19c>)
 80065ca:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80065cc:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80065ce:	680b      	ldr	r3, [r1, #0]
 80065d0:	2b70      	cmp	r3, #112	; 0x70
 80065d2:	f000 80a8 	beq.w	8006726 <HAL_TIM_ConfigClockSource+0x17a>
 80065d6:	d828      	bhi.n	800662a <HAL_TIM_ConfigClockSource+0x7e>
 80065d8:	2b50      	cmp	r3, #80	; 0x50
 80065da:	d078      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x122>
 80065dc:	d93e      	bls.n	800665c <HAL_TIM_ConfigClockSource+0xb0>
 80065de:	2b60      	cmp	r3, #96	; 0x60
 80065e0:	d11a      	bne.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065e2:	68cb      	ldr	r3, [r1, #12]
 80065e4:	684d      	ldr	r5, [r1, #4]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065e6:	6a21      	ldr	r1, [r4, #32]
 80065e8:	f021 0110 	bic.w	r1, r1, #16
 80065ec:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ee:	69a2      	ldr	r2, [r4, #24]
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065f0:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065f4:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccer = TIMx->CCER;
 80065f8:	6a23      	ldr	r3, [r4, #32]
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065fa:	61a2      	str	r2, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006600:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8006604:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006606:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006608:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800660c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006610:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8006614:	2200      	movs	r2, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006616:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006618:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800661a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800661c:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006620:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8006624:	bc70      	pop	{r4, r5, r6}
 8006626:	4610      	mov	r0, r2
 8006628:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800662a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800662e:	d069      	beq.n	8006704 <HAL_TIM_ConfigClockSource+0x158>
 8006630:	d938      	bls.n	80066a4 <HAL_TIM_ConfigClockSource+0xf8>
 8006632:	4946      	ldr	r1, [pc, #280]	; (800674c <HAL_TIM_ConfigClockSource+0x1a0>)
 8006634:	428b      	cmp	r3, r1
 8006636:	d006      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 8006638:	d92d      	bls.n	8006696 <HAL_TIM_ConfigClockSource+0xea>
 800663a:	4945      	ldr	r1, [pc, #276]	; (8006750 <HAL_TIM_ConfigClockSource+0x1a4>)
 800663c:	428b      	cmp	r3, r1
 800663e:	d002      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 8006640:	3130      	adds	r1, #48	; 0x30
 8006642:	428b      	cmp	r3, r1
 8006644:	d1e8      	bne.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  tmpsmcr = TIMx->SMCR;
 8006646:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006648:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800664c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006650:	430b      	orrs	r3, r1
 8006652:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 8006656:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006658:	60a3      	str	r3, [r4, #8]
}
 800665a:	e7dd      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 800665c:	2b40      	cmp	r3, #64	; 0x40
 800665e:	d126      	bne.n	80066ae <HAL_TIM_ConfigClockSource+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006660:	684a      	ldr	r2, [r1, #4]
 8006662:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8006664:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006666:	6a25      	ldr	r5, [r4, #32]
 8006668:	f025 0501 	bic.w	r5, r5, #1
 800666c:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800666e:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006670:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006674:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006678:	4311      	orrs	r1, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800667a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800667e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006680:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006682:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006684:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800668c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8006690:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006692:	60a3      	str	r3, [r4, #8]
}
 8006694:	e7c0      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 8006696:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800669a:	d0d4      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 800669c:	3910      	subs	r1, #16
 800669e:	428b      	cmp	r3, r1
 80066a0:	d0d1      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 80066a2:	e7b9      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  HAL_StatusTypeDef status = HAL_OK;
 80066a4:	f5b3 5280 	subs.w	r2, r3, #4096	; 0x1000
 80066a8:	bf18      	it	ne
 80066aa:	2201      	movne	r2, #1
 80066ac:	e7b4      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 80066ae:	d8b3      	bhi.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
 80066b0:	2b20      	cmp	r3, #32
 80066b2:	d0c8      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 80066b4:	d903      	bls.n	80066be <HAL_TIM_ConfigClockSource+0x112>
 80066b6:	2b30      	cmp	r3, #48	; 0x30
 80066b8:	d0c5      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 80066ba:	2201      	movs	r2, #1
 80066bc:	e7ac      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
 80066be:	f033 0210 	bics.w	r2, r3, #16
 80066c2:	d0c0      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x9a>
 80066c4:	2201      	movs	r2, #1
 80066c6:	e7a7      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  __HAL_LOCK(htim);
 80066c8:	2202      	movs	r2, #2
}
 80066ca:	4610      	mov	r0, r2
 80066cc:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ce:	684a      	ldr	r2, [r1, #4]
 80066d0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80066d2:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066d4:	6a25      	ldr	r5, [r4, #32]
 80066d6:	f025 0501 	bic.w	r5, r5, #1
 80066da:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066dc:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066de:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80066e6:	4311      	orrs	r1, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066e8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80066ec:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80066ee:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80066f0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80066f2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80066f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066fa:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 80066fe:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006700:	60a3      	str	r3, [r4, #8]
}
 8006702:	e789      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006704:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006708:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800670a:	68c9      	ldr	r1, [r1, #12]
 800670c:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800670e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006712:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006716:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006718:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800671a:	68a3      	ldr	r3, [r4, #8]
 800671c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8006720:	2200      	movs	r2, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006722:	60a3      	str	r3, [r4, #8]
      break;
 8006724:	e778      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006726:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800672a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800672c:	68c9      	ldr	r1, [r1, #12]
 800672e:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006730:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006734:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006738:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 800673a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800673c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800673e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 8006742:	2200      	movs	r2, #0
      htim->Instance->SMCR = tmpsmcr;
 8006744:	60a3      	str	r3, [r4, #8]
      break;
 8006746:	e767      	b.n	8006618 <HAL_TIM_ConfigClockSource+0x6c>
 8006748:	ffce0088 	.word	0xffce0088
 800674c:	00100030 	.word	0x00100030
 8006750:	00100040 	.word	0x00100040

08006754 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006754:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006758:	2b01      	cmp	r3, #1
 800675a:	d069      	beq.n	8006830 <HAL_TIM_SlaveConfigSynchro+0xdc>
 800675c:	4684      	mov	ip, r0
 800675e:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8006760:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006762:	2302      	movs	r3, #2
{
 8006764:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006766:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800676a:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800676e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006770:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006772:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006774:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006778:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800677c:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 800677e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006782:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006786:	4322      	orrs	r2, r4
  switch (sSlaveConfig->InputTrigger)
 8006788:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 800678a:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 800678c:	d05e      	beq.n	800684c <HAL_TIM_SlaveConfigSynchro+0xf8>
 800678e:	d816      	bhi.n	80067be <HAL_TIM_SlaveConfigSynchro+0x6a>
 8006790:	2b40      	cmp	r3, #64	; 0x40
 8006792:	d06e      	beq.n	8006872 <HAL_TIM_SlaveConfigSynchro+0x11e>
 8006794:	d933      	bls.n	80067fe <HAL_TIM_SlaveConfigSynchro+0xaa>
 8006796:	2b50      	cmp	r3, #80	; 0x50
 8006798:	d141      	bne.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800679a:	688a      	ldr	r2, [r1, #8]
 800679c:	690c      	ldr	r4, [r1, #16]
  tmpccer = TIMx->CCER;
 800679e:	6a01      	ldr	r1, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067a0:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80067a4:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067a6:	6a01      	ldr	r1, [r0, #32]
 80067a8:	f021 0101 	bic.w	r1, r1, #1
 80067ac:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ae:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067b4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80067b8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80067ba:	6202      	str	r2, [r0, #32]
 80067bc:	e00d      	b.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 80067be:	2b70      	cmp	r3, #112	; 0x70
 80067c0:	d038      	beq.n	8006834 <HAL_TIM_SlaveConfigSynchro+0xe0>
 80067c2:	2b6f      	cmp	r3, #111	; 0x6f
 80067c4:	d92b      	bls.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
 80067c6:	4a34      	ldr	r2, [pc, #208]	; (8006898 <HAL_TIM_SlaveConfigSynchro+0x144>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d006      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 80067cc:	d91d      	bls.n	800680a <HAL_TIM_SlaveConfigSynchro+0xb6>
 80067ce:	4a33      	ldr	r2, [pc, #204]	; (800689c <HAL_TIM_SlaveConfigSynchro+0x148>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d002      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 80067d4:	3230      	adds	r2, #48	; 0x30
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d121      	bne.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80067da:	68c3      	ldr	r3, [r0, #12]
 80067dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067e0:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80067e2:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 80067e4:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 80067e6:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80067e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067ec:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 80067ee:	f88c 103d 	strb.w	r1, [ip, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80067f2:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  return HAL_OK;
 80067f6:	4610      	mov	r0, r2
}
 80067f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067fc:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 80067fe:	2b20      	cmp	r3, #32
 8006800:	d0eb      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 8006802:	d909      	bls.n	8006818 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8006804:	2b30      	cmp	r3, #48	; 0x30
 8006806:	d10a      	bne.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006808:	e7e7      	b.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 800680a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800680e:	d0e4      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 8006810:	3a10      	subs	r2, #16
 8006812:	4293      	cmp	r3, r2
 8006814:	d0e1      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 8006816:	e002      	b.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006818:	f033 0310 	bics.w	r3, r3, #16
 800681c:	d0dd      	beq.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 800681e:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006820:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006822:	f88c 003d 	strb.w	r0, [ip, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006826:	f88c 303c 	strb.w	r3, [ip, #60]	; 0x3c
}
 800682a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800682e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006830:	2002      	movs	r0, #2
}
 8006832:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006834:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006838:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800683a:	6909      	ldr	r1, [r1, #16]
 800683c:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800683e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006842:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006846:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006848:	6083      	str	r3, [r0, #8]
 800684a:	e7c6      	b.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800684c:	690b      	ldr	r3, [r1, #16]
 800684e:	688c      	ldr	r4, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006850:	6a01      	ldr	r1, [r0, #32]
 8006852:	f021 0110 	bic.w	r1, r1, #16
 8006856:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006858:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800685a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800685e:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccer = TIMx->CCER;
 8006862:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8006864:	6182      	str	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006866:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800686a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCER = tmpccer;
 800686e:	6203      	str	r3, [r0, #32]
 8006870:	e7b3      	b.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8006872:	2c05      	cmp	r4, #5
 8006874:	d0d3      	beq.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006876:	f1b4 1f01 	cmp.w	r4, #65537	; 0x10001
 800687a:	d0d0      	beq.n	800681e <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 800687c:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800687e:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006880:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006882:	f022 0201 	bic.w	r2, r2, #1
 8006886:	6202      	str	r2, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006888:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800688a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800688e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8006892:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8006894:	6204      	str	r4, [r0, #32]
      break;
 8006896:	e7a0      	b.n	80067da <HAL_TIM_SlaveConfigSynchro+0x86>
 8006898:	00100030 	.word	0x00100030
 800689c:	00100040 	.word	0x00100040

080068a0 <HAL_TIM_OC_DelayElapsedCallback>:
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop

080068a4 <HAL_TIM_IC_CaptureCallback>:
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop

080068a8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop

080068ac <HAL_TIM_TriggerCallback>:
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop

080068b0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068b0:	6803      	ldr	r3, [r0, #0]
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	0791      	lsls	r1, r2, #30
{
 80068b6:	b510      	push	{r4, lr}
 80068b8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068ba:	d503      	bpl.n	80068c4 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068bc:	68da      	ldr	r2, [r3, #12]
 80068be:	0792      	lsls	r2, r2, #30
 80068c0:	f100 808a 	bmi.w	80069d8 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068c4:	691a      	ldr	r2, [r3, #16]
 80068c6:	0752      	lsls	r2, r2, #29
 80068c8:	d502      	bpl.n	80068d0 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	0750      	lsls	r0, r2, #29
 80068ce:	d470      	bmi.n	80069b2 <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	0711      	lsls	r1, r2, #28
 80068d4:	d502      	bpl.n	80068dc <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068d6:	68da      	ldr	r2, [r3, #12]
 80068d8:	0712      	lsls	r2, r2, #28
 80068da:	d458      	bmi.n	800698e <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068dc:	691a      	ldr	r2, [r3, #16]
 80068de:	06d1      	lsls	r1, r2, #27
 80068e0:	d502      	bpl.n	80068e8 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068e2:	68da      	ldr	r2, [r3, #12]
 80068e4:	06d2      	lsls	r2, r2, #27
 80068e6:	d43e      	bmi.n	8006966 <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068e8:	691a      	ldr	r2, [r3, #16]
 80068ea:	07d0      	lsls	r0, r2, #31
 80068ec:	d503      	bpl.n	80068f6 <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068ee:	68da      	ldr	r2, [r3, #12]
 80068f0:	07d1      	lsls	r1, r2, #31
 80068f2:	f100 808a 	bmi.w	8006a0a <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80068f6:	691a      	ldr	r2, [r3, #16]
 80068f8:	0612      	lsls	r2, r2, #24
 80068fa:	d503      	bpl.n	8006904 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	0610      	lsls	r0, r2, #24
 8006900:	f100 808b 	bmi.w	8006a1a <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006904:	691a      	ldr	r2, [r3, #16]
 8006906:	05d1      	lsls	r1, r2, #23
 8006908:	d503      	bpl.n	8006912 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	0612      	lsls	r2, r2, #24
 800690e:	f100 808c 	bmi.w	8006a2a <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006912:	691a      	ldr	r2, [r3, #16]
 8006914:	0650      	lsls	r0, r2, #25
 8006916:	d503      	bpl.n	8006920 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006918:	68da      	ldr	r2, [r3, #12]
 800691a:	0651      	lsls	r1, r2, #25
 800691c:	f100 808d 	bmi.w	8006a3a <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006920:	691a      	ldr	r2, [r3, #16]
 8006922:	0692      	lsls	r2, r2, #26
 8006924:	d503      	bpl.n	800692e <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006926:	68da      	ldr	r2, [r3, #12]
 8006928:	0690      	lsls	r0, r2, #26
 800692a:	f100 808e 	bmi.w	8006a4a <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800692e:	691a      	ldr	r2, [r3, #16]
 8006930:	02d1      	lsls	r1, r2, #11
 8006932:	d503      	bpl.n	800693c <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006934:	68da      	ldr	r2, [r3, #12]
 8006936:	02d2      	lsls	r2, r2, #11
 8006938:	f100 808f 	bmi.w	8006a5a <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800693c:	691a      	ldr	r2, [r3, #16]
 800693e:	0290      	lsls	r0, r2, #10
 8006940:	d503      	bpl.n	800694a <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	0291      	lsls	r1, r2, #10
 8006946:	f100 8090 	bmi.w	8006a6a <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800694a:	691a      	ldr	r2, [r3, #16]
 800694c:	0252      	lsls	r2, r2, #9
 800694e:	d503      	bpl.n	8006958 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	0250      	lsls	r0, r2, #9
 8006954:	f100 8091 	bmi.w	8006a7a <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	0211      	lsls	r1, r2, #8
 800695c:	d502      	bpl.n	8006964 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800695e:	68da      	ldr	r2, [r3, #12]
 8006960:	0212      	lsls	r2, r2, #8
 8006962:	d44a      	bmi.n	80069fa <HAL_TIM_IRQHandler+0x14a>
}
 8006964:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006966:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800696a:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800696c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800696e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006976:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006978:	f040 8090 	bne.w	8006a9c <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800697c:	f7ff ff90 	bl	80068a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006980:	4620      	mov	r0, r4
 8006982:	f7ff ff91 	bl	80068a8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006986:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006988:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800698a:	7722      	strb	r2, [r4, #28]
 800698c:	e7ac      	b.n	80068e8 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800698e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006992:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006994:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006996:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800699c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800699e:	d17a      	bne.n	8006a96 <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069a0:	f7ff ff7e 	bl	80068a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a4:	4620      	mov	r0, r4
 80069a6:	f7ff ff7f 	bl	80068a8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069aa:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069ac:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ae:	7722      	strb	r2, [r4, #28]
 80069b0:	e794      	b.n	80068dc <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80069b2:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069b6:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80069b8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069ba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80069c2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069c4:	d164      	bne.n	8006a90 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c6:	f7ff ff6b 	bl	80068a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ca:	4620      	mov	r0, r4
 80069cc:	f7ff ff6c 	bl	80068a8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069d2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d4:	7722      	strb	r2, [r4, #28]
 80069d6:	e77b      	b.n	80068d0 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069d8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069dc:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069de:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069e0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	0799      	lsls	r1, r3, #30
 80069e6:	d150      	bne.n	8006a8a <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e8:	f7ff ff5a 	bl	80068a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ec:	4620      	mov	r0, r4
 80069ee:	f7ff ff5b 	bl	80068a8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069f4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f6:	7722      	strb	r2, [r4, #28]
 80069f8:	e764      	b.n	80068c4 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80069fa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 80069fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006a00:	611a      	str	r2, [r3, #16]
}
 8006a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006a06:	f000 bb93 	b.w	8007130 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a0a:	f06f 0201 	mvn.w	r2, #1
 8006a0e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a10:	4620      	mov	r0, r4
 8006a12:	f7fb f81d 	bl	8001a50 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	e76d      	b.n	80068f6 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a1a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a1e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 fb7b 	bl	800711c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	e76c      	b.n	8006904 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a2a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a2e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006a30:	4620      	mov	r0, r4
 8006a32:	f000 fb75 	bl	8007120 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	e76b      	b.n	8006912 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a3e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006a40:	4620      	mov	r0, r4
 8006a42:	f7ff ff33 	bl	80068ac <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	e76a      	b.n	8006920 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a4a:	f06f 0220 	mvn.w	r2, #32
 8006a4e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006a50:	4620      	mov	r0, r4
 8006a52:	f000 fb61 	bl	8007118 <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	e769      	b.n	800692e <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006a5a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006a5e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006a60:	4620      	mov	r0, r4
 8006a62:	f000 fb5f 	bl	8007124 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	e768      	b.n	800693c <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006a6a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006a6e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006a70:	4620      	mov	r0, r4
 8006a72:	f000 fb59 	bl	8007128 <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	e767      	b.n	800694a <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006a7a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006a7e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8006a80:	4620      	mov	r0, r4
 8006a82:	f000 fb53 	bl	800712c <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	e766      	b.n	8006958 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8006a8a:	f7ff ff0b 	bl	80068a4 <HAL_TIM_IC_CaptureCallback>
 8006a8e:	e7b0      	b.n	80069f2 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a90:	f7ff ff08 	bl	80068a4 <HAL_TIM_IC_CaptureCallback>
 8006a94:	e79c      	b.n	80069d0 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a96:	f7ff ff05 	bl	80068a4 <HAL_TIM_IC_CaptureCallback>
 8006a9a:	e786      	b.n	80069aa <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a9c:	f7ff ff02 	bl	80068a4 <HAL_TIM_IC_CaptureCallback>
 8006aa0:	e771      	b.n	8006986 <HAL_TIM_IRQHandler+0xd6>
 8006aa2:	bf00      	nop

08006aa4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa4:	4a32      	ldr	r2, [pc, #200]	; (8006b70 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8006aa6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa8:	4290      	cmp	r0, r2
{
 8006aaa:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aac:	d039      	beq.n	8006b22 <TIM_Base_SetConfig+0x7e>
 8006aae:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006ab2:	d021      	beq.n	8006af8 <TIM_Base_SetConfig+0x54>
 8006ab4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006ab8:	4290      	cmp	r0, r2
 8006aba:	d01d      	beq.n	8006af8 <TIM_Base_SetConfig+0x54>
 8006abc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ac0:	4290      	cmp	r0, r2
 8006ac2:	d019      	beq.n	8006af8 <TIM_Base_SetConfig+0x54>
 8006ac4:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006ac8:	4290      	cmp	r0, r2
 8006aca:	d041      	beq.n	8006b50 <TIM_Base_SetConfig+0xac>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006acc:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006ad0:	4290      	cmp	r0, r2
 8006ad2:	d047      	beq.n	8006b64 <TIM_Base_SetConfig+0xc0>
 8006ad4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ad8:	4290      	cmp	r0, r2
 8006ada:	d043      	beq.n	8006b64 <TIM_Base_SetConfig+0xc0>
 8006adc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ae0:	4290      	cmp	r0, r2
 8006ae2:	d03f      	beq.n	8006b64 <TIM_Base_SetConfig+0xc0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae4:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ae6:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8006ae8:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006aea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aee:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006af0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006af2:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006af4:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006af6:	e010      	b.n	8006b1a <TIM_Base_SetConfig+0x76>
    tmpcr1 |= Structure->CounterMode;
 8006af8:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006afa:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b00:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b06:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b08:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b0e:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b10:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006b12:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8006b14:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b16:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b18:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006b1a:	2301      	movs	r3, #1
}
 8006b1c:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8006b1e:	6143      	str	r3, [r0, #20]
}
 8006b20:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8006b22:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b24:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b2a:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b30:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b32:	694a      	ldr	r2, [r1, #20]
 8006b34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b38:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006b3a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b3c:	688b      	ldr	r3, [r1, #8]
 8006b3e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b40:	680b      	ldr	r3, [r1, #0]
 8006b42:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006b44:	690b      	ldr	r3, [r1, #16]
 8006b46:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006b48:	2301      	movs	r3, #1
}
 8006b4a:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8006b4c:	6143      	str	r3, [r0, #20]
}
 8006b4e:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8006b50:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b52:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b58:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b5e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b60:	694a      	ldr	r2, [r1, #20]
 8006b62:	e7e7      	b.n	8006b34 <TIM_Base_SetConfig+0x90>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b64:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b66:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b6c:	4323      	orrs	r3, r4
 8006b6e:	e7e1      	b.n	8006b34 <TIM_Base_SetConfig+0x90>
 8006b70:	40012c00 	.word	0x40012c00

08006b74 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b74:	6a03      	ldr	r3, [r0, #32]
 8006b76:	f023 0310 	bic.w	r3, r3, #16
 8006b7a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006b7c:	6a03      	ldr	r3, [r0, #32]
{
 8006b7e:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006b80:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006b82:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b84:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b86:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006b8a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b8e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b92:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006b94:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b98:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b9c:	4d14      	ldr	r5, [pc, #80]	; (8006bf0 <TIM_OC2_SetConfig+0x7c>)
 8006b9e:	42a8      	cmp	r0, r5
 8006ba0:	d010      	beq.n	8006bc4 <TIM_OC2_SetConfig+0x50>
 8006ba2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006ba6:	42a8      	cmp	r0, r5
 8006ba8:	d00c      	beq.n	8006bc4 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006baa:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006bae:	42a8      	cmp	r0, r5
 8006bb0:	d00f      	beq.n	8006bd2 <TIM_OC2_SetConfig+0x5e>
 8006bb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006bb6:	42a8      	cmp	r0, r5
 8006bb8:	d00b      	beq.n	8006bd2 <TIM_OC2_SetConfig+0x5e>
 8006bba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006bbe:	42a8      	cmp	r0, r5
 8006bc0:	d10f      	bne.n	8006be2 <TIM_OC2_SetConfig+0x6e>
 8006bc2:	e006      	b.n	8006bd2 <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bc4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bca:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bd2:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bd6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bda:	ea46 0c05 	orr.w	ip, r6, r5
 8006bde:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006be2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006be4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006be6:	6182      	str	r2, [r0, #24]
}
 8006be8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006bea:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006bec:	6203      	str	r3, [r0, #32]
}
 8006bee:	4770      	bx	lr
 8006bf0:	40012c00 	.word	0x40012c00

08006bf4 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006bf4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	f000 80f4 	beq.w	8006de6 <HAL_TIM_PWM_ConfigChannel+0x1f2>
 8006bfe:	2301      	movs	r3, #1
{
 8006c00:	b570      	push	{r4, r5, r6, lr}
 8006c02:	4604      	mov	r4, r0
 8006c04:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006c06:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006c0a:	2a14      	cmp	r2, #20
 8006c0c:	d80c      	bhi.n	8006c28 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006c0e:	e8df f002 	tbb	[pc, r2]
 8006c12:	0b53      	.short	0x0b53
 8006c14:	0b680b0b 	.word	0x0b680b0b
 8006c18:	0b7e0b0b 	.word	0x0b7e0b0b
 8006c1c:	0b930b0b 	.word	0x0b930b0b
 8006c20:	0ba90b0b 	.word	0x0ba90b0b
 8006c24:	0b0b      	.short	0x0b0b
 8006c26:	10          	.byte	0x10
 8006c27:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8006c2e:	2001      	movs	r0, #1
}
 8006c30:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c32:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c34:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c36:	6a1a      	ldr	r2, [r3, #32]
 8006c38:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006c3c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006c3e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006c40:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006c42:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c44:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8006c48:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c4c:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c50:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c52:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c56:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5a:	4e64      	ldr	r6, [pc, #400]	; (8006dec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8006c5c:	42b3      	cmp	r3, r6
 8006c5e:	d00f      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006c60:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006c64:	42b3      	cmp	r3, r6
 8006c66:	d00b      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006c68:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006c6c:	42b3      	cmp	r3, r6
 8006c6e:	d007      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006c70:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c74:	42b3      	cmp	r3, r6
 8006c76:	d003      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006c78:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c7c:	42b3      	cmp	r3, r6
 8006c7e:	d104      	bne.n	8006c8a <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c80:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c82:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c86:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 8006c8a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006c8c:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8006c8e:	6869      	ldr	r1, [r5, #4]
 8006c90:	64d9      	str	r1, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 8006c92:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c94:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c96:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c98:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006c9c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c9e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006ca0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006ca4:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006ca6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ca8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006cac:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006cae:	2300      	movs	r3, #0
 8006cb0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006cb4:	2000      	movs	r0, #0
}
 8006cb6:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006cb8:	6800      	ldr	r0, [r0, #0]
 8006cba:	f7ff fa6f 	bl	800619c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006cbe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cc0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006cc2:	6999      	ldr	r1, [r3, #24]
 8006cc4:	f041 0108 	orr.w	r1, r1, #8
 8006cc8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cca:	6999      	ldr	r1, [r3, #24]
 8006ccc:	f021 0104 	bic.w	r1, r1, #4
 8006cd0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cd2:	699a      	ldr	r2, [r3, #24]
 8006cd4:	4302      	orrs	r2, r0
 8006cd6:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006cde:	2000      	movs	r0, #0
}
 8006ce0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ce2:	6800      	ldr	r0, [r0, #0]
 8006ce4:	f7ff ff46 	bl	8006b74 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ce8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cea:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006cec:	6999      	ldr	r1, [r3, #24]
 8006cee:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006cf2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cf4:	6999      	ldr	r1, [r3, #24]
 8006cf6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006cfa:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cfc:	699a      	ldr	r2, [r3, #24]
 8006cfe:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006d02:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006d04:	2300      	movs	r3, #0
 8006d06:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006d0a:	2000      	movs	r0, #0
}
 8006d0c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d0e:	6800      	ldr	r0, [r0, #0]
 8006d10:	f7ff fa80 	bl	8006214 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d14:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d16:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d18:	69d9      	ldr	r1, [r3, #28]
 8006d1a:	f041 0108 	orr.w	r1, r1, #8
 8006d1e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d20:	69d9      	ldr	r1, [r3, #28]
 8006d22:	f021 0104 	bic.w	r1, r1, #4
 8006d26:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d28:	69da      	ldr	r2, [r3, #28]
 8006d2a:	4302      	orrs	r2, r0
 8006d2c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006d34:	2000      	movs	r0, #0
}
 8006d36:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d38:	6800      	ldr	r0, [r0, #0]
 8006d3a:	f7ff faab 	bl	8006294 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d3e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d40:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d42:	69d9      	ldr	r1, [r3, #28]
 8006d44:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006d48:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d4a:	69d9      	ldr	r1, [r3, #28]
 8006d4c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006d50:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d52:	69da      	ldr	r2, [r3, #28]
 8006d54:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006d58:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006d60:	2000      	movs	r0, #0
}
 8006d62:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d64:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8006d66:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d68:	6a1a      	ldr	r2, [r3, #32]
 8006d6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006d6e:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006d70:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006d72:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006d74:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d76:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006d7a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006d7e:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d80:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006d82:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d86:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d8a:	4e18      	ldr	r6, [pc, #96]	; (8006dec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8006d8c:	42b3      	cmp	r3, r6
 8006d8e:	d00f      	beq.n	8006db0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8006d90:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006d94:	42b3      	cmp	r3, r6
 8006d96:	d00b      	beq.n	8006db0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8006d98:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006d9c:	42b3      	cmp	r3, r6
 8006d9e:	d007      	beq.n	8006db0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8006da0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006da4:	42b3      	cmp	r3, r6
 8006da6:	d003      	beq.n	8006db0 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8006da8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006dac:	42b3      	cmp	r3, r6
 8006dae:	d104      	bne.n	8006dba <HAL_TIM_PWM_ConfigChannel+0x1c6>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006db0:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006db2:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006db6:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006dba:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006dbc:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006dbe:	6869      	ldr	r1, [r5, #4]
 8006dc0:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8006dc2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006dc4:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006dc6:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006dc8:	f041 0108 	orr.w	r1, r1, #8
 8006dcc:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006dce:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006dd0:	f021 0104 	bic.w	r1, r1, #4
 8006dd4:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006dd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006dd8:	432a      	orrs	r2, r5
 8006dda:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006de2:	2000      	movs	r0, #0
}
 8006de4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8006de6:	2002      	movs	r0, #2
}
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40012c00 	.word	0x40012c00

08006df0 <TIM_TI1_SetConfig>:
{
 8006df0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006df2:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006df4:	4e17      	ldr	r6, [pc, #92]	; (8006e54 <TIM_TI1_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006df6:	f025 0501 	bic.w	r5, r5, #1
 8006dfa:	6205      	str	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006dfc:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8006dfe:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006e00:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006e02:	d015      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
 8006e04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006e08:	d012      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
 8006e0a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8006e0e:	42b0      	cmp	r0, r6
 8006e10:	d00e      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
 8006e12:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006e16:	42b0      	cmp	r0, r6
 8006e18:	d00a      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
 8006e1a:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8006e1e:	42b0      	cmp	r0, r6
 8006e20:	d006      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
 8006e22:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006e26:	42b0      	cmp	r0, r6
 8006e28:	d002      	beq.n	8006e30 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006e2a:	f044 0201 	orr.w	r2, r4, #1
 8006e2e:	e002      	b.n	8006e36 <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006e30:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8006e34:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e36:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e38:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e3c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e40:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006e42:	f001 010a 	and.w	r1, r1, #10
 8006e46:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e48:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8006e4a:	6183      	str	r3, [r0, #24]
}
 8006e4c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8006e4e:	6201      	str	r1, [r0, #32]
}
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40012c00 	.word	0x40012c00

08006e58 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop

08006e5c <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	d065      	beq.n	8006f2c <HAL_TIMEx_HallSensor_Init+0xd0>
{
 8006e60:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006e62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8006e66:	b088      	sub	sp, #32
 8006e68:	460d      	mov	r5, r1
 8006e6a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006e6c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d056      	beq.n	8006f22 <HAL_TIMEx_HallSensor_Init+0xc6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e74:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006e76:	2302      	movs	r3, #2
 8006e78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e7c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006e80:	f7ff fe10 	bl	8006aa4 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006e84:	68ab      	ldr	r3, [r5, #8]
 8006e86:	6829      	ldr	r1, [r5, #0]
 8006e88:	6820      	ldr	r0, [r4, #0]
 8006e8a:	2203      	movs	r2, #3
 8006e8c:	f7ff ffb0 	bl	8006df0 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006e90:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006e92:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006e94:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006e96:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006e98:	f022 020c 	bic.w	r2, r2, #12
 8006e9c:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006e9e:	6983      	ldr	r3, [r0, #24]
 8006ea0:	4333      	orrs	r3, r6
 8006ea2:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006ea4:	6843      	ldr	r3, [r0, #4]
 8006ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eaa:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006eac:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006eae:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006eb0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eb8:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006eba:	6883      	ldr	r3, [r0, #8]
 8006ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ec0:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006ec2:	6883      	ldr	r3, [r0, #8]
 8006ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ec8:	f023 0307 	bic.w	r3, r3, #7
 8006ecc:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006ece:	6883      	ldr	r3, [r0, #8]
 8006ed0:	f043 0304 	orr.w	r3, r3, #4
 8006ed4:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006ed6:	2500      	movs	r5, #0
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006ed8:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006eda:	2370      	movs	r3, #112	; 0x70
 8006edc:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006ede:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ee2:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006ee6:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006ee8:	f7ff fe44 	bl	8006b74 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006eec:	6821      	ldr	r1, [r4, #0]
 8006eee:	684a      	ldr	r2, [r1, #4]
 8006ef0:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8006ef4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ef8:	604a      	str	r2, [r1, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006efa:	684a      	ldr	r2, [r1, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006efc:	2301      	movs	r3, #1
  return HAL_OK;
 8006efe:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006f00:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8006f04:	604a      	str	r2, [r1, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f06:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f0a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f0e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f12:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8006f1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8006f1e:	b008      	add	sp, #32
 8006f20:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006f22:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006f26:	f7ff ff97 	bl	8006e58 <HAL_TIMEx_HallSensor_MspInit>
 8006f2a:	e7a3      	b.n	8006e74 <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8006f2c:	2001      	movs	r0, #1
}
 8006f2e:	4770      	bx	lr

08006f30 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f30:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d03e      	beq.n	8006fb6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 8006f38:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f3a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f3c:	4d1f      	ldr	r5, [pc, #124]	; (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006f3e:	2302      	movs	r3, #2
 8006f40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f44:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8006f46:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006f48:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f4a:	d028      	beq.n	8006f9e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006f4c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006f50:	42aa      	cmp	r2, r5
 8006f52:	d024      	beq.n	8006f9e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f54:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f56:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f5e:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f60:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006f64:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f66:	d00c      	beq.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8006f68:	4b15      	ldr	r3, [pc, #84]	; (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d009      	beq.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8006f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d005      	beq.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8006f76:	42aa      	cmp	r2, r5
 8006f78:	d003      	beq.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8006f7a:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d104      	bne.n	8006f8c <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f82:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f84:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f88:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f8a:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006f8c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006f94:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8006f98:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8006f9a:	4618      	mov	r0, r3
}
 8006f9c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f9e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006fa0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006fa4:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fa6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006faa:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fb0:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006fb2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fb4:	e7e5      	b.n	8006f82 <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 8006fb6:	2002      	movs	r0, #2
}
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	40012c00 	.word	0x40012c00
 8006fc0:	40000400 	.word	0x40000400

08006fc4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fc4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d045      	beq.n	8007058 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8006fcc:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006fce:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8006fd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fda:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fdc:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fe2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fe8:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fea:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ff0:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ff2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ff4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ff8:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ffa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ffc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007000:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007002:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007004:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007008:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800700a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800700e:	4c13      	ldr	r4, [pc, #76]	; (800705c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8007010:	42a0      	cmp	r0, r4
 8007012:	d00b      	beq.n	800702c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8007014:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8007018:	42a0      	cmp	r0, r4
 800701a:	d007      	beq.n	800702c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800701c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800701e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8007020:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8007024:	4608      	mov	r0, r1
}
 8007026:	f85d 4b04 	ldr.w	r4, [sp], #4
 800702a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800702c:	69cc      	ldr	r4, [r1, #28]
 800702e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007032:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007034:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8007036:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800703a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800703e:	6a0c      	ldr	r4, [r1, #32]
 8007040:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007044:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007046:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007048:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800704a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800704e:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007050:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007054:	430b      	orrs	r3, r1
 8007056:	e7e1      	b.n	800701c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8007058:	2002      	movs	r0, #2
}
 800705a:	4770      	bx	lr
 800705c:	40012c00 	.word	0x40012c00

08007060 <HAL_TIMEx_ConfigBreakInput>:
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8007060:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007064:	2b01      	cmp	r3, #1
 8007066:	d04b      	beq.n	8007100 <HAL_TIMEx_ConfigBreakInput+0xa0>

  switch (sBreakInputConfig->Source)
 8007068:	6813      	ldr	r3, [r2, #0]
 800706a:	3b01      	subs	r3, #1
 800706c:	2b0f      	cmp	r3, #15
{
 800706e:	b4f0      	push	{r4, r5, r6, r7}
 8007070:	d824      	bhi.n	80070bc <HAL_TIMEx_ConfigBreakInput+0x5c>
 8007072:	4c25      	ldr	r4, [pc, #148]	; (8007108 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8007074:	4e25      	ldr	r6, [pc, #148]	; (800710c <HAL_TIMEx_ConfigBreakInput+0xac>)
 8007076:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800707a:	f856 c023 	ldr.w	ip, [r6, r3, lsl #2]
 800707e:	4c24      	ldr	r4, [pc, #144]	; (8007110 <HAL_TIMEx_ConfigBreakInput+0xb0>)
 8007080:	4e24      	ldr	r6, [pc, #144]	; (8007114 <HAL_TIMEx_ConfigBreakInput+0xb4>)
 8007082:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8007086:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 800708a:	2901      	cmp	r1, #1
 800708c:	d01c      	beq.n	80070c8 <HAL_TIMEx_ConfigBreakInput+0x68>
 800708e:	2902      	cmp	r1, #2
 8007090:	d12f      	bne.n	80070f2 <HAL_TIMEx_ConfigBreakInput+0x92>
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007092:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF2;
 8007094:	6806      	ldr	r6, [r0, #0]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007096:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007098:	fa01 f30c 	lsl.w	r3, r1, ip
      tmporx = htim->Instance->AF2;
 800709c:	6e71      	ldr	r1, [r6, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800709e:	404b      	eors	r3, r1
 80070a0:	402b      	ands	r3, r5
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80070a2:	40ba      	lsls	r2, r7
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80070a4:	404b      	eors	r3, r1
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80070a6:	405a      	eors	r2, r3
 80070a8:	4014      	ands	r4, r2
 80070aa:	4063      	eors	r3, r4
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 80070ac:	2200      	movs	r2, #0
      htim->Instance->AF2 = tmporx;
 80070ae:	6673      	str	r3, [r6, #100]	; 0x64
  __HAL_UNLOCK(htim);
 80070b0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80070b4:	2300      	movs	r3, #0

  return status;
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	bcf0      	pop	{r4, r5, r6, r7}
 80070ba:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 80070bc:	2700      	movs	r7, #0
  switch (BreakInput)
 80070be:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 80070c0:	46bc      	mov	ip, r7
 80070c2:	463c      	mov	r4, r7
 80070c4:	463d      	mov	r5, r7
  switch (BreakInput)
 80070c6:	d1e2      	bne.n	800708e <HAL_TIMEx_ConfigBreakInput+0x2e>
      tmporx = htim->Instance->AF1;
 80070c8:	6806      	ldr	r6, [r0, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80070ca:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF1;
 80070cc:	6e31      	ldr	r1, [r6, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80070ce:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80070d0:	fa03 f30c 	lsl.w	r3, r3, ip
 80070d4:	404b      	eors	r3, r1
 80070d6:	402b      	ands	r3, r5
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80070d8:	40ba      	lsls	r2, r7
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80070da:	404b      	eors	r3, r1
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80070dc:	405a      	eors	r2, r3
 80070de:	4014      	ands	r4, r2
 80070e0:	4063      	eors	r3, r4
  __HAL_UNLOCK(htim);
 80070e2:	2200      	movs	r2, #0
      htim->Instance->AF1 = tmporx;
 80070e4:	6633      	str	r3, [r6, #96]	; 0x60
  __HAL_UNLOCK(htim);
 80070e6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	bcf0      	pop	{r4, r5, r6, r7}
 80070f0:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 80070f2:	2200      	movs	r2, #0
 80070f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  switch (BreakInput)
 80070f8:	2301      	movs	r3, #1
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	bcf0      	pop	{r4, r5, r6, r7}
 80070fe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007100:	2302      	movs	r3, #2
}
 8007102:	4618      	mov	r0, r3
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	0800a3e0 	.word	0x0800a3e0
 800710c:	0800a460 	.word	0x0800a460
 8007110:	0800a420 	.word	0x0800a420
 8007114:	0800a4a0 	.word	0x0800a4a0

08007118 <HAL_TIMEx_CommutCallback>:
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop

0800711c <HAL_TIMEx_BreakCallback>:
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop

08007120 <HAL_TIMEx_Break2Callback>:
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop

08007124 <HAL_TIMEx_EncoderIndexCallback>:
 8007124:	4770      	bx	lr
 8007126:	bf00      	nop

08007128 <HAL_TIMEx_DirectionChangeCallback>:
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop

0800712c <HAL_TIMEx_IndexErrorCallback>:
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop

08007130 <HAL_TIMEx_TransitionErrorCallback>:
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop

08007134 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007134:	b538      	push	{r3, r4, r5, lr}
 8007136:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007138:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800713a:	6882      	ldr	r2, [r0, #8]
 800713c:	6900      	ldr	r0, [r0, #16]
 800713e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007140:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007142:	4302      	orrs	r2, r0
 8007144:	430a      	orrs	r2, r1
 8007146:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007148:	49a6      	ldr	r1, [pc, #664]	; (80073e4 <UART_SetConfig+0x2b0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800714a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800714c:	4029      	ands	r1, r5
 800714e:	430a      	orrs	r2, r1
 8007150:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	68e1      	ldr	r1, [r4, #12]
 8007156:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800715a:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800715c:	49a2      	ldr	r1, [pc, #648]	; (80073e8 <UART_SetConfig+0x2b4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800715e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007160:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007162:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007164:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007166:	d06b      	beq.n	8007240 <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 8007168:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800716a:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800716e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8007172:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007174:	430a      	orrs	r2, r1
 8007176:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800717a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800717c:	f022 020f 	bic.w	r2, r2, #15
 8007180:	430a      	orrs	r2, r1
 8007182:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007184:	4a99      	ldr	r2, [pc, #612]	; (80073ec <UART_SetConfig+0x2b8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d012      	beq.n	80071b0 <UART_SetConfig+0x7c>
 800718a:	4a99      	ldr	r2, [pc, #612]	; (80073f0 <UART_SetConfig+0x2bc>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d036      	beq.n	80071fe <UART_SetConfig+0xca>
 8007190:	4a98      	ldr	r2, [pc, #608]	; (80073f4 <UART_SetConfig+0x2c0>)
 8007192:	4293      	cmp	r3, r2
 8007194:	f000 80fa 	beq.w	800738c <UART_SetConfig+0x258>
 8007198:	4a97      	ldr	r2, [pc, #604]	; (80073f8 <UART_SetConfig+0x2c4>)
 800719a:	4293      	cmp	r3, r2
 800719c:	f000 80a5 	beq.w	80072ea <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 80071a0:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071a2:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80071a4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 80071a8:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 80071ac:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071b0:	4b92      	ldr	r3, [pc, #584]	; (80073fc <UART_SetConfig+0x2c8>)
 80071b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	3b01      	subs	r3, #1
 80071bc:	2b02      	cmp	r3, #2
 80071be:	f240 808e 	bls.w	80072de <UART_SetConfig+0x1aa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071c2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80071c6:	f000 80fe 	beq.w	80073c6 <UART_SetConfig+0x292>
        pclk = HAL_RCC_GetPCLK2Freq();
 80071ca:	f7fe fe5f 	bl	8005e8c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f000 80da 	beq.w	8007388 <UART_SetConfig+0x254>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80071d6:	6862      	ldr	r2, [r4, #4]
 80071d8:	4b89      	ldr	r3, [pc, #548]	; (8007400 <UART_SetConfig+0x2cc>)
 80071da:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80071de:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071e2:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071e6:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80071ea:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071ee:	f1a3 0210 	sub.w	r2, r3, #16
 80071f2:	428a      	cmp	r2, r1
 80071f4:	d8d4      	bhi.n	80071a0 <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	2000      	movs	r0, #0
 80071fa:	60d3      	str	r3, [r2, #12]
 80071fc:	e7d1      	b.n	80071a2 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071fe:	4b7f      	ldr	r3, [pc, #508]	; (80073fc <UART_SetConfig+0x2c8>)
 8007200:	4a80      	ldr	r2, [pc, #512]	; (8007404 <UART_SetConfig+0x2d0>)
 8007202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007206:	f003 030c 	and.w	r3, r3, #12
 800720a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800720c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007210:	d07d      	beq.n	800730e <UART_SetConfig+0x1da>
    switch (clocksource)
 8007212:	2b08      	cmp	r3, #8
 8007214:	d8c4      	bhi.n	80071a0 <UART_SetConfig+0x6c>
 8007216:	a201      	add	r2, pc, #4	; (adr r2, 800721c <UART_SetConfig+0xe8>)
 8007218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800721c:	08007347 	.word	0x08007347
 8007220:	080071cb 	.word	0x080071cb
 8007224:	080073c3 	.word	0x080073c3
 8007228:	080071a1 	.word	0x080071a1
 800722c:	08007309 	.word	0x08007309
 8007230:	080071a1 	.word	0x080071a1
 8007234:	080071a1 	.word	0x080071a1
 8007238:	080071a1 	.word	0x080071a1
 800723c:	080073b3 	.word	0x080073b3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007240:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007244:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8007248:	430a      	orrs	r2, r1
 800724a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800724c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800724e:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007250:	486a      	ldr	r0, [pc, #424]	; (80073fc <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007252:	f022 020f 	bic.w	r2, r2, #15
 8007256:	430a      	orrs	r2, r1
 8007258:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800725a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800725e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007262:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007266:	f000 80aa 	beq.w	80073be <UART_SetConfig+0x28a>
 800726a:	d80b      	bhi.n	8007284 <UART_SetConfig+0x150>
 800726c:	2b00      	cmp	r3, #0
 800726e:	d039      	beq.n	80072e4 <UART_SetConfig+0x1b0>
 8007270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007274:	d194      	bne.n	80071a0 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8007276:	f7fe fca7 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800727a:	2800      	cmp	r0, #0
 800727c:	f000 8084 	beq.w	8007388 <UART_SetConfig+0x254>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007280:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007282:	e004      	b.n	800728e <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007284:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007288:	d18a      	bne.n	80071a0 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 800728a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800728e:	4b5c      	ldr	r3, [pc, #368]	; (8007400 <UART_SetConfig+0x2cc>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007290:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007292:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8007296:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800729a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800729e:	4299      	cmp	r1, r3
 80072a0:	f63f af7e 	bhi.w	80071a0 <UART_SetConfig+0x6c>
 80072a4:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80072a8:	f63f af7a 	bhi.w	80071a0 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072ac:	2300      	movs	r3, #0
 80072ae:	4619      	mov	r1, r3
 80072b0:	f7f8 ffb6 	bl	8000220 <__aeabi_uldivmod>
 80072b4:	0209      	lsls	r1, r1, #8
 80072b6:	0203      	lsls	r3, r0, #8
 80072b8:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80072bc:	0868      	lsrs	r0, r5, #1
 80072be:	1818      	adds	r0, r3, r0
 80072c0:	462a      	mov	r2, r5
 80072c2:	f04f 0300 	mov.w	r3, #0
 80072c6:	f141 0100 	adc.w	r1, r1, #0
 80072ca:	f7f8 ffa9 	bl	8000220 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072ce:	4a4e      	ldr	r2, [pc, #312]	; (8007408 <UART_SetConfig+0x2d4>)
 80072d0:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80072d4:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072d6:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072d8:	f63f af62 	bhi.w	80071a0 <UART_SetConfig+0x6c>
 80072dc:	e78b      	b.n	80071f6 <UART_SetConfig+0xc2>
 80072de:	4a4b      	ldr	r2, [pc, #300]	; (800740c <UART_SetConfig+0x2d8>)
 80072e0:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80072e2:	e793      	b.n	800720c <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80072e4:	f7fe fdc0 	bl	8005e68 <HAL_RCC_GetPCLK1Freq>
        break;
 80072e8:	e7c7      	b.n	800727a <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072ea:	4b44      	ldr	r3, [pc, #272]	; (80073fc <UART_SetConfig+0x2c8>)
 80072ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072f0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80072f4:	2b80      	cmp	r3, #128	; 0x80
 80072f6:	d06e      	beq.n	80073d6 <UART_SetConfig+0x2a2>
 80072f8:	d85e      	bhi.n	80073b8 <UART_SetConfig+0x284>
 80072fa:	b30b      	cbz	r3, 8007340 <UART_SetConfig+0x20c>
 80072fc:	2b40      	cmp	r3, #64	; 0x40
 80072fe:	f47f af4f 	bne.w	80071a0 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007302:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007306:	d021      	beq.n	800734c <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetSysClockFreq();
 8007308:	f7fe fc5e 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
        break;
 800730c:	e75f      	b.n	80071ce <UART_SetConfig+0x9a>
    switch (clocksource)
 800730e:	2b08      	cmp	r3, #8
 8007310:	f63f af46 	bhi.w	80071a0 <UART_SetConfig+0x6c>
 8007314:	a201      	add	r2, pc, #4	; (adr r2, 800731c <UART_SetConfig+0x1e8>)
 8007316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800731a:	bf00      	nop
 800731c:	080073cd 	.word	0x080073cd
 8007320:	080073c7 	.word	0x080073c7
 8007324:	080073d3 	.word	0x080073d3
 8007328:	080071a1 	.word	0x080071a1
 800732c:	0800734d 	.word	0x0800734d
 8007330:	080071a1 	.word	0x080071a1
 8007334:	080071a1 	.word	0x080071a1
 8007338:	080071a1 	.word	0x080071a1
 800733c:	08007355 	.word	0x08007355
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007340:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007344:	d042      	beq.n	80073cc <UART_SetConfig+0x298>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007346:	f7fe fd8f 	bl	8005e68 <HAL_RCC_GetPCLK1Freq>
        break;
 800734a:	e740      	b.n	80071ce <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 800734c:	f7fe fc3c 	bl	8005bc8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007350:	b1d0      	cbz	r0, 8007388 <UART_SetConfig+0x254>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007352:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007354:	6862      	ldr	r2, [r4, #4]
 8007356:	4b2a      	ldr	r3, [pc, #168]	; (8007400 <UART_SetConfig+0x2cc>)
 8007358:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800735c:	fbb0 f0f1 	udiv	r0, r0, r1
 8007360:	0853      	lsrs	r3, r2, #1
 8007362:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007366:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800736a:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800736e:	f1a0 0210 	sub.w	r2, r0, #16
 8007372:	429a      	cmp	r2, r3
 8007374:	f63f af14 	bhi.w	80071a0 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007378:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 800737c:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800737e:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007380:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8007384:	4318      	orrs	r0, r3
 8007386:	60d0      	str	r0, [r2, #12]
 8007388:	2000      	movs	r0, #0
 800738a:	e70a      	b.n	80071a2 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800738c:	4b1b      	ldr	r3, [pc, #108]	; (80073fc <UART_SetConfig+0x2c8>)
 800738e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007392:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007396:	2b20      	cmp	r3, #32
 8007398:	d01d      	beq.n	80073d6 <UART_SetConfig+0x2a2>
 800739a:	d804      	bhi.n	80073a6 <UART_SetConfig+0x272>
 800739c:	2b00      	cmp	r3, #0
 800739e:	d0cf      	beq.n	8007340 <UART_SetConfig+0x20c>
 80073a0:	2b10      	cmp	r3, #16
 80073a2:	d0ae      	beq.n	8007302 <UART_SetConfig+0x1ce>
 80073a4:	e6fc      	b.n	80071a0 <UART_SetConfig+0x6c>
 80073a6:	2b30      	cmp	r3, #48	; 0x30
 80073a8:	f47f aefa 	bne.w	80071a0 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073ac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80073b0:	d0d0      	beq.n	8007354 <UART_SetConfig+0x220>
    switch (clocksource)
 80073b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80073b6:	e70e      	b.n	80071d6 <UART_SetConfig+0xa2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073b8:	2bc0      	cmp	r3, #192	; 0xc0
 80073ba:	d0f7      	beq.n	80073ac <UART_SetConfig+0x278>
 80073bc:	e6f0      	b.n	80071a0 <UART_SetConfig+0x6c>
 80073be:	4814      	ldr	r0, [pc, #80]	; (8007410 <UART_SetConfig+0x2dc>)
 80073c0:	e765      	b.n	800728e <UART_SetConfig+0x15a>
        pclk = (uint32_t) HSI_VALUE;
 80073c2:	4813      	ldr	r0, [pc, #76]	; (8007410 <UART_SetConfig+0x2dc>)
 80073c4:	e707      	b.n	80071d6 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80073c6:	f7fe fd61 	bl	8005e8c <HAL_RCC_GetPCLK2Freq>
        break;
 80073ca:	e7c1      	b.n	8007350 <UART_SetConfig+0x21c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80073cc:	f7fe fd4c 	bl	8005e68 <HAL_RCC_GetPCLK1Freq>
        break;
 80073d0:	e7be      	b.n	8007350 <UART_SetConfig+0x21c>
        pclk = (uint32_t) HSI_VALUE;
 80073d2:	480f      	ldr	r0, [pc, #60]	; (8007410 <UART_SetConfig+0x2dc>)
 80073d4:	e7be      	b.n	8007354 <UART_SetConfig+0x220>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073d6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80073da:	480d      	ldr	r0, [pc, #52]	; (8007410 <UART_SetConfig+0x2dc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073dc:	f47f aefb 	bne.w	80071d6 <UART_SetConfig+0xa2>
 80073e0:	e7b8      	b.n	8007354 <UART_SetConfig+0x220>
 80073e2:	bf00      	nop
 80073e4:	cfff69f3 	.word	0xcfff69f3
 80073e8:	40008000 	.word	0x40008000
 80073ec:	40013800 	.word	0x40013800
 80073f0:	40004400 	.word	0x40004400
 80073f4:	40004800 	.word	0x40004800
 80073f8:	40004c00 	.word	0x40004c00
 80073fc:	40021000 	.word	0x40021000
 8007400:	0800a4f4 	.word	0x0800a4f4
 8007404:	0800a4e4 	.word	0x0800a4e4
 8007408:	000ffcff 	.word	0x000ffcff
 800740c:	0800a4e0 	.word	0x0800a4e0
 8007410:	00f42400 	.word	0x00f42400

08007414 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007414:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007416:	07da      	lsls	r2, r3, #31
{
 8007418:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800741a:	d506      	bpl.n	800742a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800741c:	6801      	ldr	r1, [r0, #0]
 800741e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007420:	684a      	ldr	r2, [r1, #4]
 8007422:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007426:	4322      	orrs	r2, r4
 8007428:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800742a:	079c      	lsls	r4, r3, #30
 800742c:	d506      	bpl.n	800743c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800742e:	6801      	ldr	r1, [r0, #0]
 8007430:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007432:	684a      	ldr	r2, [r1, #4]
 8007434:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007438:	4322      	orrs	r2, r4
 800743a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800743c:	0759      	lsls	r1, r3, #29
 800743e:	d506      	bpl.n	800744e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007440:	6801      	ldr	r1, [r0, #0]
 8007442:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007444:	684a      	ldr	r2, [r1, #4]
 8007446:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800744a:	4322      	orrs	r2, r4
 800744c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800744e:	071a      	lsls	r2, r3, #28
 8007450:	d506      	bpl.n	8007460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007452:	6801      	ldr	r1, [r0, #0]
 8007454:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007456:	684a      	ldr	r2, [r1, #4]
 8007458:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800745c:	4322      	orrs	r2, r4
 800745e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007460:	06dc      	lsls	r4, r3, #27
 8007462:	d506      	bpl.n	8007472 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007464:	6801      	ldr	r1, [r0, #0]
 8007466:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007468:	688a      	ldr	r2, [r1, #8]
 800746a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800746e:	4322      	orrs	r2, r4
 8007470:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007472:	0699      	lsls	r1, r3, #26
 8007474:	d506      	bpl.n	8007484 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007476:	6801      	ldr	r1, [r0, #0]
 8007478:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800747a:	688a      	ldr	r2, [r1, #8]
 800747c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007480:	4322      	orrs	r2, r4
 8007482:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007484:	065a      	lsls	r2, r3, #25
 8007486:	d509      	bpl.n	800749c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007488:	6801      	ldr	r1, [r0, #0]
 800748a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800748c:	684a      	ldr	r2, [r1, #4]
 800748e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007492:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007494:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007498:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800749a:	d00b      	beq.n	80074b4 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800749c:	061b      	lsls	r3, r3, #24
 800749e:	d506      	bpl.n	80074ae <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074a0:	6802      	ldr	r2, [r0, #0]
 80074a2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80074a4:	6853      	ldr	r3, [r2, #4]
 80074a6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80074aa:	430b      	orrs	r3, r1
 80074ac:	6053      	str	r3, [r2, #4]
  }
}
 80074ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074b2:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074b4:	684a      	ldr	r2, [r1, #4]
 80074b6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80074b8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80074bc:	4322      	orrs	r2, r4
 80074be:	604a      	str	r2, [r1, #4]
 80074c0:	e7ec      	b.n	800749c <UART_AdvFeatureConfig+0x88>
 80074c2:	bf00      	nop

080074c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074cc:	6804      	ldr	r4, [r0, #0]
{
 80074ce:	4607      	mov	r7, r0
 80074d0:	460e      	mov	r6, r1
 80074d2:	4615      	mov	r5, r2
 80074d4:	4699      	mov	r9, r3
 80074d6:	f1b8 3fff 	cmp.w	r8, #4294967295
 80074da:	d10a      	bne.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074dc:	69e3      	ldr	r3, [r4, #28]
 80074de:	ea36 0303 	bics.w	r3, r6, r3
 80074e2:	bf0c      	ite	eq
 80074e4:	2301      	moveq	r3, #1
 80074e6:	2300      	movne	r3, #0
 80074e8:	429d      	cmp	r5, r3
 80074ea:	d0f7      	beq.n	80074dc <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80074ec:	2000      	movs	r0, #0
}
 80074ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f2:	69e3      	ldr	r3, [r4, #28]
 80074f4:	ea36 0303 	bics.w	r3, r6, r3
 80074f8:	bf0c      	ite	eq
 80074fa:	2301      	moveq	r3, #1
 80074fc:	2300      	movne	r3, #0
 80074fe:	42ab      	cmp	r3, r5
 8007500:	d1f4      	bne.n	80074ec <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007502:	f7fc ff99 	bl	8004438 <HAL_GetTick>
 8007506:	eba0 0009 	sub.w	r0, r0, r9
 800750a:	4540      	cmp	r0, r8
 800750c:	d833      	bhi.n	8007576 <UART_WaitOnFlagUntilTimeout+0xb2>
 800750e:	f1b8 0f00 	cmp.w	r8, #0
 8007512:	d030      	beq.n	8007576 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007514:	683c      	ldr	r4, [r7, #0]
 8007516:	6823      	ldr	r3, [r4, #0]
 8007518:	0759      	lsls	r1, r3, #29
 800751a:	4622      	mov	r2, r4
 800751c:	d5db      	bpl.n	80074d6 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800751e:	69e3      	ldr	r3, [r4, #28]
 8007520:	051b      	lsls	r3, r3, #20
 8007522:	d5d8      	bpl.n	80074d6 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007524:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007528:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800752e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007532:	e844 3100 	strex	r1, r3, [r4]
 8007536:	b139      	cbz	r1, 8007548 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007538:	e852 3f00 	ldrex	r3, [r2]
 800753c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	e842 3100 	strex	r1, r3, [r2]
 8007544:	2900      	cmp	r1, #0
 8007546:	d1f7      	bne.n	8007538 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	f102 0308 	add.w	r3, r2, #8
 800754c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007550:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007554:	f102 0008 	add.w	r0, r2, #8
 8007558:	e840 3100 	strex	r1, r3, [r0]
 800755c:	2900      	cmp	r1, #0
 800755e:	d1f3      	bne.n	8007548 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8007560:	2320      	movs	r3, #32
 8007562:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8007566:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800756a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800756e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007570:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8007574:	e7bb      	b.n	80074ee <UART_WaitOnFlagUntilTimeout+0x2a>
 8007576:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007578:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800757c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	e842 3100 	strex	r1, r3, [r2]
 8007584:	2900      	cmp	r1, #0
 8007586:	d1f7      	bne.n	8007578 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007588:	f102 0308 	add.w	r3, r2, #8
 800758c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007590:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007594:	f102 0008 	add.w	r0, r2, #8
 8007598:	e840 3100 	strex	r1, r3, [r0]
 800759c:	2900      	cmp	r1, #0
 800759e:	d1f3      	bne.n	8007588 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 80075a0:	2320      	movs	r3, #32
 80075a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80075a6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80075aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 80075ae:	2003      	movs	r0, #3
 80075b0:	e79d      	b.n	80074ee <UART_WaitOnFlagUntilTimeout+0x2a>
 80075b2:	bf00      	nop

080075b4 <HAL_UART_Init>:
  if (huart == NULL)
 80075b4:	2800      	cmp	r0, #0
 80075b6:	d066      	beq.n	8007686 <HAL_UART_Init+0xd2>
{
 80075b8:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 80075ba:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 80075be:	b082      	sub	sp, #8
 80075c0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d04c      	beq.n	8007660 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 80075c6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80075c8:	2324      	movs	r3, #36	; 0x24
 80075ca:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075d4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80075d6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075d8:	f7ff fdac 	bl	8007134 <UART_SetConfig>
 80075dc:	2801      	cmp	r0, #1
 80075de:	d03c      	beq.n	800765a <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d135      	bne.n	8007652 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	6859      	ldr	r1, [r3, #4]
 80075ea:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 80075ee:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075f0:	6899      	ldr	r1, [r3, #8]
 80075f2:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 80075f6:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80075f8:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075fa:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 80075fc:	f041 0101 	orr.w	r1, r1, #1
 8007600:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007602:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007606:	f7fc ff17 	bl	8004438 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8007610:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007612:	d40e      	bmi.n	8007632 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	075b      	lsls	r3, r3, #29
 8007618:	d427      	bmi.n	800766a <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800761a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800761c:	2220      	movs	r2, #32
 800761e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007622:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007626:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800762a:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800762e:	b002      	add	sp, #8
 8007630:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007632:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	462a      	mov	r2, r5
 800763a:	4603      	mov	r3, r0
 800763c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007640:	4620      	mov	r0, r4
 8007642:	f7ff ff3f 	bl	80074c4 <UART_WaitOnFlagUntilTimeout>
 8007646:	b9e0      	cbnz	r0, 8007682 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007648:	6823      	ldr	r3, [r4, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	075b      	lsls	r3, r3, #29
 800764e:	d40c      	bmi.n	800766a <HAL_UART_Init+0xb6>
 8007650:	e7e3      	b.n	800761a <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 8007652:	4620      	mov	r0, r4
 8007654:	f7ff fede 	bl	8007414 <UART_AdvFeatureConfig>
 8007658:	e7c5      	b.n	80075e6 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800765a:	2001      	movs	r0, #1
}
 800765c:	b002      	add	sp, #8
 800765e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8007660:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8007664:	f7fc fc8e 	bl	8003f84 <HAL_UART_MspInit>
 8007668:	e7ad      	b.n	80075c6 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800766a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	2200      	movs	r2, #0
 8007672:	4633      	mov	r3, r6
 8007674:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007678:	4620      	mov	r0, r4
 800767a:	f7ff ff23 	bl	80074c4 <UART_WaitOnFlagUntilTimeout>
 800767e:	2800      	cmp	r0, #0
 8007680:	d0cb      	beq.n	800761a <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 8007682:	2003      	movs	r0, #3
 8007684:	e7d3      	b.n	800762e <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8007686:	2001      	movs	r0, #1
}
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop

0800768c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800768c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007690:	2b01      	cmp	r3, #1
 8007692:	d017      	beq.n	80076c4 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007694:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007696:	2324      	movs	r3, #36	; 0x24
{
 8007698:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800769a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800769e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076a0:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076a2:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 80076a4:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076a8:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80076ac:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076ae:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076b0:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076b2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80076b6:	2220      	movs	r2, #32
 80076b8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 80076bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 80076c0:	4618      	mov	r0, r3
}
 80076c2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80076c4:	2002      	movs	r0, #2
}
 80076c6:	4770      	bx	lr

080076c8 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80076cc:	2a01      	cmp	r2, #1
 80076ce:	d037      	beq.n	8007740 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 80076d0:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076d2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80076d4:	2024      	movs	r0, #36	; 0x24
{
 80076d6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80076d8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076dc:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076de:	6810      	ldr	r0, [r2, #0]
 80076e0:	f020 0001 	bic.w	r0, r0, #1
 80076e4:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80076e6:	6890      	ldr	r0, [r2, #8]
 80076e8:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80076ec:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076ee:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80076f0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076f2:	b310      	cbz	r0, 800773a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80076f4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076f6:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80076f8:	4d12      	ldr	r5, [pc, #72]	; (8007744 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076fa:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076fe:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007702:	4911      	ldr	r1, [pc, #68]	; (8007748 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007704:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007708:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800770c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007710:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007714:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007716:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007718:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800771c:	fbb1 f1f5 	udiv	r1, r1, r5
 8007720:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007724:	2100      	movs	r1, #0
 8007726:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800772a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800772c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800772e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007732:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007734:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8007738:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800773a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800773c:	4608      	mov	r0, r1
 800773e:	e7ef      	b.n	8007720 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007740:	2002      	movs	r0, #2
}
 8007742:	4770      	bx	lr
 8007744:	0800a50c 	.word	0x0800a50c
 8007748:	0800a514 	.word	0x0800a514

0800774c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800774c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007750:	2a01      	cmp	r2, #1
 8007752:	d037      	beq.n	80077c4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8007754:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007756:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007758:	2024      	movs	r0, #36	; 0x24
{
 800775a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800775c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007760:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007762:	6810      	ldr	r0, [r2, #0]
 8007764:	f020 0001 	bic.w	r0, r0, #1
 8007768:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800776a:	6890      	ldr	r0, [r2, #8]
 800776c:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8007770:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007772:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007774:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007776:	b310      	cbz	r0, 80077be <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007778:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800777a:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800777c:	4d12      	ldr	r5, [pc, #72]	; (80077c8 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800777e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007782:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007786:	4911      	ldr	r1, [pc, #68]	; (80077cc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007788:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800778c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007790:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007794:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007798:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800779a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800779c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077a0:	fbb1 f1f5 	udiv	r1, r1, r5
 80077a4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80077a8:	2100      	movs	r1, #0
 80077aa:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80077ae:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077b0:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80077b2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80077b6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80077b8:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80077bc:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80077be:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80077c0:	4608      	mov	r0, r1
 80077c2:	e7ef      	b.n	80077a4 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80077c4:	2002      	movs	r0, #2
}
 80077c6:	4770      	bx	lr
 80077c8:	0800a50c 	.word	0x0800a50c
 80077cc:	0800a514 	.word	0x0800a514

080077d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80077d0:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80077d2:	f000 fe35 	bl	8008440 <vTaskStartScheduler>
  
  return osOK;
}
 80077d6:	2000      	movs	r0, #0
 80077d8:	bd08      	pop	{r3, pc}
 80077da:	bf00      	nop

080077dc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80077dc:	b510      	push	{r4, lr}
 80077de:	4684      	mov	ip, r0
 80077e0:	460b      	mov	r3, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077e2:	f8bc 2010 	ldrh.w	r2, [ip, #16]
 80077e6:	f8dc 1000 	ldr.w	r1, [ip]
 80077ea:	f9bc c008 	ldrsh.w	ip, [ip, #8]
 80077ee:	6840      	ldr	r0, [r0, #4]
{
 80077f0:	b084      	sub	sp, #16
  if (priority != osPriorityError) {
 80077f2:	f1bc 0f84 	cmp.w	ip, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80077f6:	bf14      	ite	ne
 80077f8:	f10c 0403 	addne.w	r4, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80077fc:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077fe:	9400      	str	r4, [sp, #0]
 8007800:	ac03      	add	r4, sp, #12
 8007802:	9401      	str	r4, [sp, #4]
 8007804:	f000 fcbc 	bl	8008180 <xTaskCreate>
 8007808:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800780a:	bf0c      	ite	eq
 800780c:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 800780e:	2000      	movne	r0, #0
}
 8007810:	b004      	add	sp, #16
 8007812:	bd10      	pop	{r4, pc}

08007814 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007818:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 800781a:	f000 fef7 	bl	800860c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800781e:	4b52      	ldr	r3, [pc, #328]	; (8007968 <pvPortMalloc+0x154>)
 8007820:	681d      	ldr	r5, [r3, #0]
 8007822:	2d00      	cmp	r5, #0
 8007824:	d06e      	beq.n	8007904 <pvPortMalloc+0xf0>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007826:	4b51      	ldr	r3, [pc, #324]	; (800796c <pvPortMalloc+0x158>)
 8007828:	681f      	ldr	r7, [r3, #0]
 800782a:	423e      	tst	r6, r7
 800782c:	d12e      	bne.n	800788c <pvPortMalloc+0x78>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800782e:	b36e      	cbz	r6, 800788c <pvPortMalloc+0x78>
			{
				xWantedSize += xHeapStructSize;
 8007830:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007834:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007836:	bf1c      	itt	ne
 8007838:	f024 0407 	bicne.w	r4, r4, #7
 800783c:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800783e:	b32c      	cbz	r4, 800788c <pvPortMalloc+0x78>
 8007840:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8007980 <pvPortMalloc+0x16c>
 8007844:	f8dc 6000 	ldr.w	r6, [ip]
 8007848:	42a6      	cmp	r6, r4
 800784a:	d31f      	bcc.n	800788c <pvPortMalloc+0x78>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800784c:	4848      	ldr	r0, [pc, #288]	; (8007970 <pvPortMalloc+0x15c>)
 800784e:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007850:	e003      	b.n	800785a <pvPortMalloc+0x46>
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	b122      	cbz	r2, 8007860 <pvPortMalloc+0x4c>
 8007856:	4618      	mov	r0, r3
 8007858:	4613      	mov	r3, r2
 800785a:	6859      	ldr	r1, [r3, #4]
 800785c:	42a1      	cmp	r1, r4
 800785e:	d3f8      	bcc.n	8007852 <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007860:	42ab      	cmp	r3, r5
 8007862:	d013      	beq.n	800788c <pvPortMalloc+0x78>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007864:	4698      	mov	r8, r3
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007866:	1b0a      	subs	r2, r1, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007868:	f858 eb08 	ldr.w	lr, [r8], #8
 800786c:	f8c0 e000 	str.w	lr, [r0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007870:	2a10      	cmp	r2, #16
 8007872:	d929      	bls.n	80078c8 <pvPortMalloc+0xb4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007874:	1919      	adds	r1, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007876:	0748      	lsls	r0, r1, #29
 8007878:	d00f      	beq.n	800789a <pvPortMalloc+0x86>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	e7fe      	b.n	800788a <pvPortMalloc+0x76>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800788c:	f000 fec6 	bl	800861c <xTaskResumeAll>
 8007890:	f04f 0800 	mov.w	r8, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8007894:	4640      	mov	r0, r8
 8007896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800789a:	604a      	str	r2, [r1, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800789c:	4a34      	ldr	r2, [pc, #208]	; (8007970 <pvPortMalloc+0x15c>)
						pxBlock->xBlockSize = xWantedSize;
 800789e:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80078a0:	4614      	mov	r4, r2
 80078a2:	6812      	ldr	r2, [r2, #0]
 80078a4:	4291      	cmp	r1, r2
 80078a6:	d8fb      	bhi.n	80078a0 <pvPortMalloc+0x8c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80078a8:	6860      	ldr	r0, [r4, #4]
 80078aa:	eb04 0e00 	add.w	lr, r4, r0
 80078ae:	4571      	cmp	r1, lr
 80078b0:	d04a      	beq.n	8007948 <pvPortMalloc+0x134>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80078b2:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80078b6:	eb01 000e 	add.w	r0, r1, lr
 80078ba:	4282      	cmp	r2, r0
 80078bc:	d04b      	beq.n	8007956 <pvPortMalloc+0x142>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078be:	600a      	str	r2, [r1, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078c0:	428c      	cmp	r4, r1
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078c2:	bf18      	it	ne
 80078c4:	6021      	strne	r1, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078c6:	6859      	ldr	r1, [r3, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078c8:	4a2a      	ldr	r2, [pc, #168]	; (8007974 <pvPortMalloc+0x160>)
 80078ca:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078cc:	1a76      	subs	r6, r6, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078ce:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078d0:	bf38      	it	cc
 80078d2:	6016      	strcc	r6, [r2, #0]
					xNumberOfSuccessfulAllocations++;
 80078d4:	4a28      	ldr	r2, [pc, #160]	; (8007978 <pvPortMalloc+0x164>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078d6:	f8cc 6000 	str.w	r6, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078da:	4339      	orrs	r1, r7
					pxBlock->pxNextFreeBlock = NULL;
 80078dc:	2000      	movs	r0, #0
 80078de:	e9c3 0100 	strd	r0, r1, [r3]
					xNumberOfSuccessfulAllocations++;
 80078e2:	6813      	ldr	r3, [r2, #0]
 80078e4:	3301      	adds	r3, #1
 80078e6:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 80078e8:	f000 fe98 	bl	800861c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078ec:	f018 0f07 	tst.w	r8, #7
 80078f0:	d0d0      	beq.n	8007894 <pvPortMalloc+0x80>
 80078f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f6:	f383 8811 	msr	BASEPRI, r3
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	e7fe      	b.n	8007902 <pvPortMalloc+0xee>
	uxAddress = ( size_t ) ucHeap;
 8007904:	491d      	ldr	r1, [pc, #116]	; (800797c <pvPortMalloc+0x168>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007906:	4c19      	ldr	r4, [pc, #100]	; (800796c <pvPortMalloc+0x158>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007908:	074f      	lsls	r7, r1, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800790a:	bf14      	ite	ne
 800790c:	1dca      	addne	r2, r1, #7
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800790e:	460a      	moveq	r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007910:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
	uxAddress -= xHeapStructSize;
 8007914:	f1a1 0508 	sub.w	r5, r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007918:	f025 0507 	bic.w	r5, r5, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800791c:	bf18      	it	ne
 800791e:	f022 0207 	bicne.w	r2, r2, #7
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007922:	4914      	ldr	r1, [pc, #80]	; (8007974 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 8007924:	601d      	str	r5, [r3, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007926:	4610      	mov	r0, r2
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007928:	1aab      	subs	r3, r5, r2
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800792a:	4a15      	ldr	r2, [pc, #84]	; (8007980 <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800792c:	600b      	str	r3, [r1, #0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800792e:	4910      	ldr	r1, [pc, #64]	; (8007970 <pvPortMalloc+0x15c>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007930:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007932:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 8007936:	2200      	movs	r2, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007938:	6008      	str	r0, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800793a:	604a      	str	r2, [r1, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800793c:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 800793e:	e9c5 2200 	strd	r2, r2, [r5]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007942:	e9c0 5300 	strd	r5, r3, [r0]
}
 8007946:	e770      	b.n	800782a <pvPortMalloc+0x16>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007948:	6849      	ldr	r1, [r1, #4]
 800794a:	eb00 0e01 	add.w	lr, r0, r1
 800794e:	f8c4 e004 	str.w	lr, [r4, #4]
		pxBlockToInsert = pxIterator;
 8007952:	4621      	mov	r1, r4
 8007954:	e7af      	b.n	80078b6 <pvPortMalloc+0xa2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007956:	42aa      	cmp	r2, r5
 8007958:	d0b1      	beq.n	80078be <pvPortMalloc+0xaa>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800795a:	6850      	ldr	r0, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800795c:	6812      	ldr	r2, [r2, #0]
 800795e:	600a      	str	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007960:	4470      	add	r0, lr
 8007962:	6048      	str	r0, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007964:	e7ac      	b.n	80078c0 <pvPortMalloc+0xac>
 8007966:	bf00      	nop
 8007968:	200019dc 	.word	0x200019dc
 800796c:	200025e0 	.word	0x200025e0
 8007970:	200025f4 	.word	0x200025f4
 8007974:	200025e8 	.word	0x200025e8
 8007978:	200025ec 	.word	0x200025ec
 800797c:	200019e0 	.word	0x200019e0
 8007980:	200025e4 	.word	0x200025e4

08007984 <vPortFree>:
	if( pv != NULL )
 8007984:	b1d0      	cbz	r0, 80079bc <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007986:	4a2b      	ldr	r2, [pc, #172]	; (8007a34 <vPortFree+0xb0>)
 8007988:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800798c:	6812      	ldr	r2, [r2, #0]
 800798e:	4213      	tst	r3, r2
 8007990:	d00b      	beq.n	80079aa <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007992:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8007996:	b191      	cbz	r1, 80079be <vPortFree+0x3a>
 8007998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799c:	f383 8811 	msr	BASEPRI, r3
 80079a0:	f3bf 8f6f 	isb	sy
 80079a4:	f3bf 8f4f 	dsb	sy
 80079a8:	e7fe      	b.n	80079a8 <vPortFree+0x24>
 80079aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079ba:	e7fe      	b.n	80079ba <vPortFree+0x36>
 80079bc:	4770      	bx	lr
{
 80079be:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079c0:	ea23 0302 	bic.w	r3, r3, r2
{
 80079c4:	b082      	sub	sp, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079c6:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079ca:	4c1b      	ldr	r4, [pc, #108]	; (8007a38 <vPortFree+0xb4>)
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079cc:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 80079ce:	f000 fe1d 	bl	800860c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079d2:	9801      	ldr	r0, [sp, #4]
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	f850 1c04 	ldr.w	r1, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80079da:	4b18      	ldr	r3, [pc, #96]	; (8007a3c <vPortFree+0xb8>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079dc:	440a      	add	r2, r1
		puc -= xHeapStructSize;
 80079de:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079e0:	6022      	str	r2, [r4, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80079e2:	461a      	mov	r2, r3
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4298      	cmp	r0, r3
 80079e8:	d8fb      	bhi.n	80079e2 <vPortFree+0x5e>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80079ea:	6854      	ldr	r4, [r2, #4]
 80079ec:	eb02 0e04 	add.w	lr, r2, r4
 80079f0:	4570      	cmp	r0, lr
 80079f2:	d01a      	beq.n	8007a2a <vPortFree+0xa6>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80079f4:	eb00 0c01 	add.w	ip, r0, r1
 80079f8:	4563      	cmp	r3, ip
 80079fa:	d00c      	beq.n	8007a16 <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80079fc:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 80079fe:	4282      	cmp	r2, r0
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a00:	bf18      	it	ne
 8007a02:	6010      	strne	r0, [r2, #0]
					xNumberOfSuccessfulFrees++;
 8007a04:	4a0e      	ldr	r2, [pc, #56]	; (8007a40 <vPortFree+0xbc>)
 8007a06:	6813      	ldr	r3, [r2, #0]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	6013      	str	r3, [r2, #0]
}
 8007a0c:	b002      	add	sp, #8
 8007a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8007a12:	f000 be03 	b.w	800861c <xTaskResumeAll>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a16:	4c0b      	ldr	r4, [pc, #44]	; (8007a44 <vPortFree+0xc0>)
 8007a18:	6824      	ldr	r4, [r4, #0]
 8007a1a:	42a3      	cmp	r3, r4
 8007a1c:	d0ee      	beq.n	80079fc <vPortFree+0x78>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a1e:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a22:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a24:	e9c0 3100 	strd	r3, r1, [r0]
 8007a28:	e7e9      	b.n	80079fe <vPortFree+0x7a>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a2a:	4421      	add	r1, r4
 8007a2c:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8007a2e:	4610      	mov	r0, r2
 8007a30:	e7e0      	b.n	80079f4 <vPortFree+0x70>
 8007a32:	bf00      	nop
 8007a34:	200025e0 	.word	0x200025e0
 8007a38:	200025e4 	.word	0x200025e4
 8007a3c:	200025f4 	.word	0x200025f4
 8007a40:	200025f0 	.word	0x200025f0
 8007a44:	200019dc 	.word	0x200019dc

08007a48 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a48:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a4c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a50:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a52:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a56:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a5a:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop

08007a60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a60:	2300      	movs	r3, #0
 8007a62:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop

08007a68 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a68:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a6a:	689a      	ldr	r2, [r3, #8]
 8007a6c:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8007a6e:	6802      	ldr	r2, [r0, #0]
{
 8007a70:	b410      	push	{r4}
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a72:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8007a74:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8007a76:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a78:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a7a:	6099      	str	r1, [r3, #8]
}
 8007a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8007a80:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8007a82:	6002      	str	r2, [r0, #0]
}
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop

08007a88 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a88:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a8a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a8c:	1c6b      	adds	r3, r5, #1
 8007a8e:	d010      	beq.n	8007ab2 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a90:	f100 0308 	add.w	r3, r0, #8
 8007a94:	461c      	mov	r4, r3
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	42aa      	cmp	r2, r5
 8007a9c:	d9fa      	bls.n	8007a94 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8007a9e:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8007aa0:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8007aa2:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007aa4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007aa6:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8007aa8:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8007aaa:	6108      	str	r0, [r1, #16]
}
 8007aac:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8007aae:	6002      	str	r2, [r0, #0]
}
 8007ab0:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ab2:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ab4:	6863      	ldr	r3, [r4, #4]
 8007ab6:	e7f2      	b.n	8007a9e <vListInsert+0x16>

08007ab8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ab8:	6903      	ldr	r3, [r0, #16]
{
 8007aba:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007abc:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007ac0:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ac2:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8007ac4:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ac6:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007ac8:	bf08      	it	eq
 8007aca:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8007acc:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8007ace:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8007ad2:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8007ad4:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8007ad6:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8007ad8:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8007ada:	6818      	ldr	r0, [r3, #0]
}
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop

08007ae0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ae0:	4808      	ldr	r0, [pc, #32]	; (8007b04 <prvPortStartFirstTask+0x24>)
 8007ae2:	6800      	ldr	r0, [r0, #0]
 8007ae4:	6800      	ldr	r0, [r0, #0]
 8007ae6:	f380 8808 	msr	MSP, r0
 8007aea:	f04f 0000 	mov.w	r0, #0
 8007aee:	f380 8814 	msr	CONTROL, r0
 8007af2:	b662      	cpsie	i
 8007af4:	b661      	cpsie	f
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	f3bf 8f6f 	isb	sy
 8007afe:	df00      	svc	0
 8007b00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b02:	0000      	.short	0x0000
 8007b04:	e000ed08 	.word	0xe000ed08

08007b08 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007b08:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007b18 <vPortEnableVFP+0x10>
 8007b0c:	6801      	ldr	r1, [r0, #0]
 8007b0e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007b12:	6001      	str	r1, [r0, #0]
 8007b14:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007b16:	0000      	.short	0x0000
 8007b18:	e000ed88 	.word	0xe000ed88

08007b1c <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8007b1c:	4b0e      	ldr	r3, [pc, #56]	; (8007b58 <prvTaskExitError+0x3c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
{
 8007b20:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8007b22:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8007b24:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8007b26:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8007b28:	d008      	beq.n	8007b3c <prvTaskExitError+0x20>
 8007b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	e7fe      	b.n	8007b3a <prvTaskExitError+0x1e>
 8007b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8007b4c:	9b01      	ldr	r3, [sp, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d0fc      	beq.n	8007b4c <prvTaskExitError+0x30>
}
 8007b52:	b002      	add	sp, #8
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	20000434 	.word	0x20000434

08007b5c <pxPortInitialiseStack>:
{
 8007b5c:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b62:	4c07      	ldr	r4, [pc, #28]	; (8007b80 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b64:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b68:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b6c:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b70:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b74:	e940 3209 	strd	r3, r2, [r0, #-36]	; 0x24
}
 8007b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b7c:	3844      	subs	r0, #68	; 0x44
 8007b7e:	4770      	bx	lr
 8007b80:	08007b1d 	.word	0x08007b1d
	...

08007b90 <SVC_Handler>:
	__asm volatile (
 8007b90:	4b07      	ldr	r3, [pc, #28]	; (8007bb0 <pxCurrentTCBConst2>)
 8007b92:	6819      	ldr	r1, [r3, #0]
 8007b94:	6808      	ldr	r0, [r1, #0]
 8007b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9a:	f380 8809 	msr	PSP, r0
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f04f 0000 	mov.w	r0, #0
 8007ba6:	f380 8811 	msr	BASEPRI, r0
 8007baa:	4770      	bx	lr
 8007bac:	f3af 8000 	nop.w

08007bb0 <pxCurrentTCBConst2>:
 8007bb0:	20002604 	.word	0x20002604

08007bb4 <vPortEnterCritical>:
 8007bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8007bc4:	4a0b      	ldr	r2, [pc, #44]	; (8007bf4 <vPortEnterCritical+0x40>)
 8007bc6:	6813      	ldr	r3, [r2, #0]
 8007bc8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8007bca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8007bcc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8007bce:	d000      	beq.n	8007bd2 <vPortEnterCritical+0x1e>
}
 8007bd0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007bd2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007bd6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0f7      	beq.n	8007bd0 <vPortEnterCritical+0x1c>
 8007be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	e7fe      	b.n	8007bf0 <vPortEnterCritical+0x3c>
 8007bf2:	bf00      	nop
 8007bf4:	20000434 	.word	0x20000434

08007bf8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8007bf8:	4a08      	ldr	r2, [pc, #32]	; (8007c1c <vPortExitCritical+0x24>)
 8007bfa:	6813      	ldr	r3, [r2, #0]
 8007bfc:	b943      	cbnz	r3, 8007c10 <vPortExitCritical+0x18>
 8007bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c02:	f383 8811 	msr	BASEPRI, r3
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	f3bf 8f4f 	dsb	sy
 8007c0e:	e7fe      	b.n	8007c0e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8007c10:	3b01      	subs	r3, #1
 8007c12:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c14:	b90b      	cbnz	r3, 8007c1a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c16:	f383 8811 	msr	BASEPRI, r3
}
 8007c1a:	4770      	bx	lr
 8007c1c:	20000434 	.word	0x20000434

08007c20 <PendSV_Handler>:
	__asm volatile
 8007c20:	f3ef 8009 	mrs	r0, PSP
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	4b15      	ldr	r3, [pc, #84]	; (8007c80 <pxCurrentTCBConst>)
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	f01e 0f10 	tst.w	lr, #16
 8007c30:	bf08      	it	eq
 8007c32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c3a:	6010      	str	r0, [r2, #0]
 8007c3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007c40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007c44:	f380 8811 	msr	BASEPRI, r0
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	f3bf 8f6f 	isb	sy
 8007c50:	f000 fd04 	bl	800865c <vTaskSwitchContext>
 8007c54:	f04f 0000 	mov.w	r0, #0
 8007c58:	f380 8811 	msr	BASEPRI, r0
 8007c5c:	bc09      	pop	{r0, r3}
 8007c5e:	6819      	ldr	r1, [r3, #0]
 8007c60:	6808      	ldr	r0, [r1, #0]
 8007c62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c66:	f01e 0f10 	tst.w	lr, #16
 8007c6a:	bf08      	it	eq
 8007c6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007c70:	f380 8809 	msr	PSP, r0
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	f3af 8000 	nop.w

08007c80 <pxCurrentTCBConst>:
 8007c80:	20002604 	.word	0x20002604

08007c84 <SysTick_Handler>:
{
 8007c84:	b508      	push	{r3, lr}
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8007c96:	f000 fcd1 	bl	800863c <xTaskIncrementTick>
 8007c9a:	b128      	cbz	r0, 8007ca8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c9c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007ca0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ca4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f383 8811 	msr	BASEPRI, r3
}
 8007cae:	bd08      	pop	{r3, pc}

08007cb0 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007cb0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007cb4:	4a48      	ldr	r2, [pc, #288]	; (8007dd8 <xPortStartScheduler+0x128>)
 8007cb6:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 8007cba:	4291      	cmp	r1, r2
 8007cbc:	d041      	beq.n	8007d42 <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007cbe:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8007cc2:	4b46      	ldr	r3, [pc, #280]	; (8007ddc <xPortStartScheduler+0x12c>)
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d033      	beq.n	8007d30 <xPortStartScheduler+0x80>
{
 8007cc8:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cca:	4b45      	ldr	r3, [pc, #276]	; (8007de0 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ccc:	4c45      	ldr	r4, [pc, #276]	; (8007de4 <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cce:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007cd0:	4845      	ldr	r0, [pc, #276]	; (8007de8 <xPortStartScheduler+0x138>)
{
 8007cd2:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007cd4:	21ff      	movs	r1, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cd6:	b2d2      	uxtb	r2, r2
 8007cd8:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007cda:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ce4:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ce8:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cec:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007cf0:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cf2:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cf4:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007cf6:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cf8:	bf48      	it	mi
 8007cfa:	2206      	movmi	r2, #6
 8007cfc:	d50f      	bpl.n	8007d1e <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007cfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007d02:	005b      	lsls	r3, r3, #1
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007d0e:	061b      	lsls	r3, r3, #24
 8007d10:	4611      	mov	r1, r2
 8007d12:	f102 32ff 	add.w	r2, r2, #4294967295
 8007d16:	d4f2      	bmi.n	8007cfe <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d18:	2903      	cmp	r1, #3
 8007d1a:	d01b      	beq.n	8007d54 <xPortStartScheduler+0xa4>
 8007d1c:	6001      	str	r1, [r0, #0]
	__asm volatile
 8007d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d22:	f383 8811 	msr	BASEPRI, r3
 8007d26:	f3bf 8f6f 	isb	sy
 8007d2a:	f3bf 8f4f 	dsb	sy
 8007d2e:	e7fe      	b.n	8007d2e <xPortStartScheduler+0x7e>
 8007d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d34:	f383 8811 	msr	BASEPRI, r3
 8007d38:	f3bf 8f6f 	isb	sy
 8007d3c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007d40:	e7fe      	b.n	8007d40 <xPortStartScheduler+0x90>
 8007d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007d52:	e7fe      	b.n	8007d52 <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d54:	9b02      	ldr	r3, [sp, #8]
 8007d56:	4a22      	ldr	r2, [pc, #136]	; (8007de0 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8007d58:	4d24      	ldr	r5, [pc, #144]	; (8007dec <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d5a:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d5e:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d62:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d64:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d66:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d68:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8007d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d70:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d74:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8007d78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d7c:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	uxCriticalNesting = 0;
 8007d80:	2600      	movs	r6, #0
	vPortSetupTimerInterrupt();
 8007d82:	f7fa fc57 	bl	8002634 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8007d86:	602e      	str	r6, [r5, #0]
	vPortEnableVFP();
 8007d88:	f7ff febe 	bl	8007b08 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d8c:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8007d90:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007d94:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 8007d98:	f7ff fea2 	bl	8007ae0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8007d9c:	f000 fc5e 	bl	800865c <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8007da0:	682b      	ldr	r3, [r5, #0]
volatile uint32_t ulDummy = 0;
 8007da2:	9603      	str	r6, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8007da4:	3301      	adds	r3, #1
 8007da6:	d008      	beq.n	8007dba <xPortStartScheduler+0x10a>
 8007da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dac:	f383 8811 	msr	BASEPRI, r3
 8007db0:	f3bf 8f6f 	isb	sy
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	e7fe      	b.n	8007db8 <xPortStartScheduler+0x108>
 8007dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dbe:	f383 8811 	msr	BASEPRI, r3
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8007dca:	9b03      	ldr	r3, [sp, #12]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d0fc      	beq.n	8007dca <xPortStartScheduler+0x11a>
}
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	b004      	add	sp, #16
 8007dd4:	bd70      	pop	{r4, r5, r6, pc}
 8007dd6:	bf00      	nop
 8007dd8:	410fc271 	.word	0x410fc271
 8007ddc:	410fc270 	.word	0x410fc270
 8007de0:	e000e400 	.word	0xe000e400
 8007de4:	200025fc 	.word	0x200025fc
 8007de8:	20002600 	.word	0x20002600
 8007dec:	20000434 	.word	0x20000434

08007df0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	4d16      	ldr	r5, [pc, #88]	; (8007e4c <prvIdleTask+0x5c>)
 8007df4:	4f16      	ldr	r7, [pc, #88]	; (8007e50 <prvIdleTask+0x60>)
 8007df6:	4e17      	ldr	r6, [pc, #92]	; (8007e54 <prvIdleTask+0x64>)
 8007df8:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8007e58 <prvIdleTask+0x68>
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
			{
				taskYIELD();
 8007dfc:	f04f 2ae0 	mov.w	sl, #3758153728	; 0xe000e000
 8007e00:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8007e04:	e014      	b.n	8007e30 <prvIdleTask+0x40>

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
		{
			taskENTER_CRITICAL();
 8007e06:	f7ff fed5 	bl	8007bb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e0e:	1d20      	adds	r0, r4, #4
 8007e10:	f7ff fe52 	bl	8007ab8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e14:	6833      	ldr	r3, [r6, #0]
 8007e16:	3b01      	subs	r3, #1
 8007e18:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e1a:	682b      	ldr	r3, [r5, #0]
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 8007e20:	f7ff feea 	bl	8007bf8 <vPortExitCritical>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007e24:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007e26:	f7ff fdad 	bl	8007984 <vPortFree>
			vPortFree( pxTCB );
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	f7ff fdaa 	bl	8007984 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e30:	682b      	ldr	r3, [r5, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e7      	bne.n	8007e06 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e36:	f8d8 3000 	ldr.w	r3, [r8]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d9f8      	bls.n	8007e30 <prvIdleTask+0x40>
				taskYIELD();
 8007e3e:	f8ca 9d04 	str.w	r9, [sl, #3332]	; 0xd04
 8007e42:	f3bf 8f4f 	dsb	sy
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	e7f1      	b.n	8007e30 <prvIdleTask+0x40>
 8007e4c:	200026a0 	.word	0x200026a0
 8007e50:	20002714 	.word	0x20002714
 8007e54:	2000269c 	.word	0x2000269c
 8007e58:	20002610 	.word	0x20002610

08007e5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e5e:	4b1b      	ldr	r3, [pc, #108]	; (8007ecc <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e60:	4e1b      	ldr	r6, [pc, #108]	; (8007ed0 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8007e62:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e64:	6833      	ldr	r3, [r6, #0]
{
 8007e66:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e68:	1d18      	adds	r0, r3, #4
{
 8007e6a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e6c:	f7ff fe24 	bl	8007ab8 <uxListRemove>
 8007e70:	b948      	cbnz	r0, 8007e86 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007e72:	6833      	ldr	r3, [r6, #0]
 8007e74:	4917      	ldr	r1, [pc, #92]	; (8007ed4 <prvAddCurrentTaskToDelayedList+0x78>)
 8007e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e78:	2301      	movs	r3, #1
 8007e7a:	fa03 f202 	lsl.w	r2, r3, r2
 8007e7e:	680b      	ldr	r3, [r1, #0]
 8007e80:	ea23 0302 	bic.w	r3, r3, r2
 8007e84:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e86:	1c6b      	adds	r3, r5, #1
 8007e88:	d017      	beq.n	8007eba <prvAddCurrentTaskToDelayedList+0x5e>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e8a:	6833      	ldr	r3, [r6, #0]
 8007e8c:	1964      	adds	r4, r4, r5
 8007e8e:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8007e90:	d307      	bcc.n	8007ea2 <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e92:	4b11      	ldr	r3, [pc, #68]	; (8007ed8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007e94:	6818      	ldr	r0, [r3, #0]
 8007e96:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e9c:	3104      	adds	r1, #4
 8007e9e:	f7ff bdf3 	b.w	8007a88 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ea2:	4b0e      	ldr	r3, [pc, #56]	; (8007edc <prvAddCurrentTaskToDelayedList+0x80>)
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	6831      	ldr	r1, [r6, #0]
 8007ea8:	3104      	adds	r1, #4
 8007eaa:	f7ff fded 	bl	8007a88 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007eae:	4b0c      	ldr	r3, [pc, #48]	; (8007ee0 <prvAddCurrentTaskToDelayedList+0x84>)
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8007eb4:	bf88      	it	hi
 8007eb6:	601c      	strhi	r4, [r3, #0]
}
 8007eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007eba:	2f00      	cmp	r7, #0
 8007ebc:	d0e5      	beq.n	8007e8a <prvAddCurrentTaskToDelayedList+0x2e>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ebe:	6831      	ldr	r1, [r6, #0]
 8007ec0:	4808      	ldr	r0, [pc, #32]	; (8007ee4 <prvAddCurrentTaskToDelayedList+0x88>)
}
 8007ec2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ec6:	3104      	adds	r1, #4
 8007ec8:	f7ff bdce 	b.w	8007a68 <vListInsertEnd>
 8007ecc:	20002728 	.word	0x20002728
 8007ed0:	20002604 	.word	0x20002604
 8007ed4:	200026ac 	.word	0x200026ac
 8007ed8:	2000260c 	.word	0x2000260c
 8007edc:	20002608 	.word	0x20002608
 8007ee0:	200026dc 	.word	0x200026dc
 8007ee4:	20002700 	.word	0x20002700

08007ee8 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8007ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007eec:	4b4a      	ldr	r3, [pc, #296]	; (8008018 <xTaskIncrementTick.part.0+0x130>)
 8007eee:	681d      	ldr	r5, [r3, #0]
 8007ef0:	3501      	adds	r5, #1
BaseType_t xTaskIncrementTick( void )
 8007ef2:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8007ef4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ef6:	2d00      	cmp	r5, #0
 8007ef8:	d045      	beq.n	8007f86 <xTaskIncrementTick.part.0+0x9e>
 8007efa:	4b48      	ldr	r3, [pc, #288]	; (800801c <xTaskIncrementTick.part.0+0x134>)
 8007efc:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	429d      	cmp	r5, r3
 8007f02:	d34d      	bcc.n	8007fa0 <xTaskIncrementTick.part.0+0xb8>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f04:	4e46      	ldr	r6, [pc, #280]	; (8008020 <xTaskIncrementTick.part.0+0x138>)
 8007f06:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8008034 <xTaskIncrementTick.part.0+0x14c>
 8007f0a:	6833      	ldr	r3, [r6, #0]
 8007f0c:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008038 <xTaskIncrementTick.part.0+0x150>
 8007f10:	681c      	ldr	r4, [r3, #0]
 8007f12:	2c00      	cmp	r4, #0
 8007f14:	d07a      	beq.n	800800c <xTaskIncrementTick.part.0+0x124>
					prvAddTaskToReadyList( pxTCB );
 8007f16:	4f43      	ldr	r7, [pc, #268]	; (8008024 <xTaskIncrementTick.part.0+0x13c>)
BaseType_t xSwitchRequired = pdFALSE;
 8007f18:	2400      	movs	r4, #0
					prvAddTaskToReadyList( pxTCB );
 8007f1a:	f04f 0a01 	mov.w	sl, #1
 8007f1e:	e024      	b.n	8007f6a <xTaskIncrementTick.part.0+0x82>
 8007f20:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f22:	f7ff fdc9 	bl	8007ab8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f26:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8007f2a:	9900      	ldr	r1, [sp, #0]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f2c:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f30:	b112      	cbz	r2, 8007f38 <xTaskIncrementTick.part.0+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f32:	f7ff fdc1 	bl	8007ab8 <uxListRemove>
 8007f36:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 8007f38:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	fa0a f200 	lsl.w	r2, sl, r0
 8007f42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007f46:	431a      	orrs	r2, r3
 8007f48:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8007f4c:	603a      	str	r2, [r7, #0]
 8007f4e:	f7ff fd8b 	bl	8007a68 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f52:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f56:	6830      	ldr	r0, [r6, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f58:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
 8007f5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f5e:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 8007f60:	4291      	cmp	r1, r2
 8007f62:	bf28      	it	cs
 8007f64:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d050      	beq.n	800800c <xTaskIncrementTick.part.0+0x124>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f6a:	6833      	ldr	r3, [r6, #0]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f72:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f76:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8007f7a:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7c:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8007f7e:	d2cf      	bcs.n	8007f20 <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 8007f80:	9b01      	ldr	r3, [sp, #4]
 8007f82:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f84:	e011      	b.n	8007faa <xTaskIncrementTick.part.0+0xc2>
			taskSWITCH_DELAYED_LISTS();
 8007f86:	4b26      	ldr	r3, [pc, #152]	; (8008020 <xTaskIncrementTick.part.0+0x138>)
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	6812      	ldr	r2, [r2, #0]
 8007f8c:	b30a      	cbz	r2, 8007fd2 <xTaskIncrementTick.part.0+0xea>
 8007f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	e7fe      	b.n	8007f9e <xTaskIncrementTick.part.0+0xb6>
 8007fa0:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8008034 <xTaskIncrementTick.part.0+0x14c>
 8007fa4:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8008038 <xTaskIncrementTick.part.0+0x150>
BaseType_t xSwitchRequired = pdFALSE;
 8007fa8:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007faa:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 8007fae:	491e      	ldr	r1, [pc, #120]	; (8008028 <xTaskIncrementTick.part.0+0x140>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8007fbc:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8007fbe:	2a02      	cmp	r2, #2
 8007fc0:	bf28      	it	cs
 8007fc2:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8007fc4:	2b00      	cmp	r3, #0
}
 8007fc6:	bf0c      	ite	eq
 8007fc8:	4620      	moveq	r0, r4
 8007fca:	2001      	movne	r0, #1
 8007fcc:	b003      	add	sp, #12
 8007fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8007fd2:	4a16      	ldr	r2, [pc, #88]	; (800802c <xTaskIncrementTick.part.0+0x144>)
 8007fd4:	6818      	ldr	r0, [r3, #0]
 8007fd6:	6811      	ldr	r1, [r2, #0]
 8007fd8:	6019      	str	r1, [r3, #0]
 8007fda:	4915      	ldr	r1, [pc, #84]	; (8008030 <xTaskIncrementTick.part.0+0x148>)
 8007fdc:	6010      	str	r0, [r2, #0]
 8007fde:	680a      	ldr	r2, [r1, #0]
 8007fe0:	3201      	adds	r2, #1
 8007fe2:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	6812      	ldr	r2, [r2, #0]
 8007fe8:	b93a      	cbnz	r2, 8007ffa <xTaskIncrementTick.part.0+0x112>
		xNextTaskUnblockTime = portMAX_DELAY;
 8007fea:	4b0c      	ldr	r3, [pc, #48]	; (800801c <xTaskIncrementTick.part.0+0x134>)
 8007fec:	9301      	str	r3, [sp, #4]
 8007fee:	461a      	mov	r2, r3
 8007ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff4:	6013      	str	r3, [r2, #0]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	e781      	b.n	8007efe <xTaskIncrementTick.part.0+0x16>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ffa:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ffc:	4a07      	ldr	r2, [pc, #28]	; (800801c <xTaskIncrementTick.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ffe:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008000:	9201      	str	r2, [sp, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	6013      	str	r3, [r2, #0]
 8008008:	4613      	mov	r3, r2
}
 800800a:	e778      	b.n	8007efe <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800800c:	9a01      	ldr	r2, [sp, #4]
 800800e:	f04f 33ff 	mov.w	r3, #4294967295
 8008012:	6013      	str	r3, [r2, #0]
					break;
 8008014:	e7c9      	b.n	8007faa <xTaskIncrementTick.part.0+0xc2>
 8008016:	bf00      	nop
 8008018:	20002728 	.word	0x20002728
 800801c:	200026dc 	.word	0x200026dc
 8008020:	20002608 	.word	0x20002608
 8008024:	200026ac 	.word	0x200026ac
 8008028:	2000272c 	.word	0x2000272c
 800802c:	2000260c 	.word	0x2000260c
 8008030:	200026e0 	.word	0x200026e0
 8008034:	20002610 	.word	0x20002610
 8008038:	20002604 	.word	0x20002604

0800803c <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8008040:	4c45      	ldr	r4, [pc, #276]	; (8008158 <xTaskResumeAll.part.0+0x11c>)
BaseType_t xTaskResumeAll( void )
 8008042:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8008044:	f7ff fdb6 	bl	8007bb4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	3b01      	subs	r3, #1
 800804c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d167      	bne.n	8008124 <xTaskResumeAll.part.0+0xe8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008054:	4b41      	ldr	r3, [pc, #260]	; (800815c <xTaskResumeAll.part.0+0x120>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d063      	beq.n	8008124 <xTaskResumeAll.part.0+0xe8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800805c:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008178 <xTaskResumeAll.part.0+0x13c>
 8008060:	f8db 3000 	ldr.w	r3, [fp]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d073      	beq.n	8008150 <xTaskResumeAll.part.0+0x114>
 8008068:	4b3d      	ldr	r3, [pc, #244]	; (8008160 <xTaskResumeAll.part.0+0x124>)
 800806a:	4d3e      	ldr	r5, [pc, #248]	; (8008164 <xTaskResumeAll.part.0+0x128>)
 800806c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800817c <xTaskResumeAll.part.0+0x140>
 8008070:	4f3d      	ldr	r7, [pc, #244]	; (8008168 <xTaskResumeAll.part.0+0x12c>)
 8008072:	9301      	str	r3, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8008074:	2601      	movs	r6, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008076:	f8db 300c 	ldr.w	r3, [fp, #12]
 800807a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800807e:	f10a 0904 	add.w	r9, sl, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008082:	f10a 0018 	add.w	r0, sl, #24
 8008086:	f7ff fd17 	bl	8007ab8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800808a:	4648      	mov	r0, r9
 800808c:	f7ff fd14 	bl	8007ab8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008090:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8008094:	682a      	ldr	r2, [r5, #0]
 8008096:	fa06 f300 	lsl.w	r3, r6, r0
 800809a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800809e:	4313      	orrs	r3, r2
 80080a0:	4649      	mov	r1, r9
 80080a2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80080a6:	602b      	str	r3, [r5, #0]
 80080a8:	f7ff fcde 	bl	8007a68 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 80080b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d33d      	bcc.n	8008134 <xTaskResumeAll.part.0+0xf8>
						xYieldPending = pdTRUE;
 80080b8:	9b01      	ldr	r3, [sp, #4]
 80080ba:	601e      	str	r6, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080bc:	f8db 3000 	ldr.w	r3, [fp]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1d8      	bne.n	8008076 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080c4:	4b29      	ldr	r3, [pc, #164]	; (800816c <xTaskResumeAll.part.0+0x130>)
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	2a00      	cmp	r2, #0
 80080cc:	d03b      	beq.n	8008146 <xTaskResumeAll.part.0+0x10a>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080ce:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80080d0:	4b27      	ldr	r3, [pc, #156]	; (8008170 <xTaskResumeAll.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d2:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80080d4:	68d2      	ldr	r2, [r2, #12]
 80080d6:	6852      	ldr	r2, [r2, #4]
 80080d8:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080da:	4e26      	ldr	r6, [pc, #152]	; (8008174 <xTaskResumeAll.part.0+0x138>)
 80080dc:	6835      	ldr	r5, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80080de:	b195      	cbz	r5, 8008106 <xTaskResumeAll.part.0+0xca>
								xYieldPending = pdTRUE;
 80080e0:	2701      	movs	r7, #1
 80080e2:	e006      	b.n	80080f2 <xTaskResumeAll.part.0+0xb6>
 80080e4:	f7ff ff00 	bl	8007ee8 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 80080e8:	b108      	cbz	r0, 80080ee <xTaskResumeAll.part.0+0xb2>
								xYieldPending = pdTRUE;
 80080ea:	9b01      	ldr	r3, [sp, #4]
 80080ec:	601f      	str	r7, [r3, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080ee:	3d01      	subs	r5, #1
 80080f0:	d008      	beq.n	8008104 <xTaskResumeAll.part.0+0xc8>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d0f5      	beq.n	80080e4 <xTaskResumeAll.part.0+0xa8>
		++xPendedTicks;
 80080f8:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080fa:	3d01      	subs	r5, #1
		++xPendedTicks;
 80080fc:	f103 0301 	add.w	r3, r3, #1
 8008100:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008102:	d1f6      	bne.n	80080f2 <xTaskResumeAll.part.0+0xb6>
						xPendedTicks = 0;
 8008104:	6035      	str	r5, [r6, #0]
				if( xYieldPending != pdFALSE )
 8008106:	9b01      	ldr	r3, [sp, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	b15b      	cbz	r3, 8008124 <xTaskResumeAll.part.0+0xe8>
					taskYIELD_IF_USING_PREEMPTION();
 800810c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008114:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008118:	f3bf 8f4f 	dsb	sy
 800811c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008120:	2001      	movs	r0, #1
 8008122:	e000      	b.n	8008126 <xTaskResumeAll.part.0+0xea>
BaseType_t xAlreadyYielded = pdFALSE;
 8008124:	2000      	movs	r0, #0
 8008126:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8008128:	f7ff fd66 	bl	8007bf8 <vPortExitCritical>
}
 800812c:	9801      	ldr	r0, [sp, #4]
 800812e:	b003      	add	sp, #12
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008134:	f8db 3000 	ldr.w	r3, [fp]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d19c      	bne.n	8008076 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800813c:	4b0b      	ldr	r3, [pc, #44]	; (800816c <xTaskResumeAll.part.0+0x130>)
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	6812      	ldr	r2, [r2, #0]
 8008142:	2a00      	cmp	r2, #0
 8008144:	d1c3      	bne.n	80080ce <xTaskResumeAll.part.0+0x92>
		xNextTaskUnblockTime = portMAX_DELAY;
 8008146:	4b0a      	ldr	r3, [pc, #40]	; (8008170 <xTaskResumeAll.part.0+0x134>)
 8008148:	f04f 32ff 	mov.w	r2, #4294967295
 800814c:	601a      	str	r2, [r3, #0]
 800814e:	e7c4      	b.n	80080da <xTaskResumeAll.part.0+0x9e>
 8008150:	4b03      	ldr	r3, [pc, #12]	; (8008160 <xTaskResumeAll.part.0+0x124>)
 8008152:	9301      	str	r3, [sp, #4]
 8008154:	e7c1      	b.n	80080da <xTaskResumeAll.part.0+0x9e>
 8008156:	bf00      	nop
 8008158:	200026a4 	.word	0x200026a4
 800815c:	2000269c 	.word	0x2000269c
 8008160:	2000272c 	.word	0x2000272c
 8008164:	200026ac 	.word	0x200026ac
 8008168:	20002604 	.word	0x20002604
 800816c:	20002608 	.word	0x20002608
 8008170:	200026dc 	.word	0x200026dc
 8008174:	200026e4 	.word	0x200026e4
 8008178:	200026e8 	.word	0x200026e8
 800817c:	20002610 	.word	0x20002610

08008180 <xTaskCreate>:
	{
 8008180:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008184:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8008188:	4607      	mov	r7, r0
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800818a:	4650      	mov	r0, sl
	{
 800818c:	460d      	mov	r5, r1
 800818e:	4698      	mov	r8, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008190:	f7ff fb40 	bl	8007814 <pvPortMalloc>
			if( pxStack != NULL )
 8008194:	2800      	cmp	r0, #0
 8008196:	f000 80c4 	beq.w	8008322 <xTaskCreate+0x1a2>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800819a:	4683      	mov	fp, r0
 800819c:	2054      	movs	r0, #84	; 0x54
 800819e:	f7ff fb39 	bl	8007814 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80081a2:	4604      	mov	r4, r0
 80081a4:	2800      	cmp	r0, #0
 80081a6:	f000 80c9 	beq.w	800833c <xTaskCreate+0x1bc>
					pxNewTCB->pxStack = pxStack;
 80081aa:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	if( pcName != NULL )
 80081ae:	2d00      	cmp	r5, #0
 80081b0:	f000 80d6 	beq.w	8008360 <xTaskCreate+0x1e0>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081b4:	782b      	ldrb	r3, [r5, #0]
 80081b6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80081ba:	782b      	ldrb	r3, [r5, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d04d      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081c0:	786b      	ldrb	r3, [r5, #1]
 80081c2:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 80081c6:	786b      	ldrb	r3, [r5, #1]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d047      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081cc:	78ab      	ldrb	r3, [r5, #2]
 80081ce:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 80081d2:	78ab      	ldrb	r3, [r5, #2]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d041      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081d8:	78eb      	ldrb	r3, [r5, #3]
 80081da:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 80081de:	78eb      	ldrb	r3, [r5, #3]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d03b      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081e4:	792b      	ldrb	r3, [r5, #4]
 80081e6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 80081ea:	792b      	ldrb	r3, [r5, #4]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d035      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081f0:	796b      	ldrb	r3, [r5, #5]
 80081f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 80081f6:	796b      	ldrb	r3, [r5, #5]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d02f      	beq.n	800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081fc:	79ab      	ldrb	r3, [r5, #6]
 80081fe:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 8008202:	79ab      	ldrb	r3, [r5, #6]
 8008204:	b353      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008206:	79eb      	ldrb	r3, [r5, #7]
 8008208:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 800820c:	79eb      	ldrb	r3, [r5, #7]
 800820e:	b32b      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008210:	7a2b      	ldrb	r3, [r5, #8]
 8008212:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 8008216:	7a2b      	ldrb	r3, [r5, #8]
 8008218:	b303      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800821a:	7a6b      	ldrb	r3, [r5, #9]
 800821c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 8008220:	7a6b      	ldrb	r3, [r5, #9]
 8008222:	b1db      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008224:	7aab      	ldrb	r3, [r5, #10]
 8008226:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 800822a:	7aab      	ldrb	r3, [r5, #10]
 800822c:	b1b3      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800822e:	7aeb      	ldrb	r3, [r5, #11]
 8008230:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8008234:	7aeb      	ldrb	r3, [r5, #11]
 8008236:	b18b      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008238:	7b2b      	ldrb	r3, [r5, #12]
 800823a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 800823e:	7b2b      	ldrb	r3, [r5, #12]
 8008240:	b163      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008242:	7b6b      	ldrb	r3, [r5, #13]
 8008244:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8008248:	7b6b      	ldrb	r3, [r5, #13]
 800824a:	b13b      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800824c:	7bab      	ldrb	r3, [r5, #14]
 800824e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
			if( pcName[ x ] == ( char ) 0x00 )
 8008252:	7bab      	ldrb	r3, [r5, #14]
 8008254:	b113      	cbz	r3, 800825c <xTaskCreate+0xdc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008256:	7beb      	ldrb	r3, [r5, #15]
 8008258:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800825c:	2300      	movs	r3, #0
 800825e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008262:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008264:	2e06      	cmp	r6, #6
 8008266:	bf28      	it	cs
 8008268:	2606      	movcs	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 800826a:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800826c:	f104 0904 	add.w	r9, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8008270:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8008272:	6466      	str	r6, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008274:	4648      	mov	r0, r9
		pxNewTCB->uxMutexesHeld = 0;
 8008276:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008278:	f7ff fbf2 	bl	8007a60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800827c:	f104 0018 	add.w	r0, r4, #24
 8008280:	f7ff fbee 	bl	8007a60 <vListInitialiseItem>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008284:	f1aa 0204 	sub.w	r2, sl, #4
 8008288:	eb0b 0002 	add.w	r0, fp, r2
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800828c:	f1c6 0607 	rsb	r6, r6, #7
		pxNewTCB->ulNotifiedValue = 0;
 8008290:	64e5      	str	r5, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008292:	61a6      	str	r6, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008294:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008298:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800829a:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800829c:	4642      	mov	r2, r8
 800829e:	4639      	mov	r1, r7
 80082a0:	f020 0007 	bic.w	r0, r0, #7
 80082a4:	f7ff fc5a 	bl	8007b5c <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 80082a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082aa:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80082ac:	b103      	cbz	r3, 80082b0 <xTaskCreate+0x130>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082ae:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 80082b0:	f7ff fc80 	bl	8007bb4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80082b4:	4a3d      	ldr	r2, [pc, #244]	; (80083ac <xTaskCreate+0x22c>)
		if( pxCurrentTCB == NULL )
 80082b6:	4e3e      	ldr	r6, [pc, #248]	; (80083b0 <xTaskCreate+0x230>)
		uxCurrentNumberOfTasks++;
 80082b8:	6813      	ldr	r3, [r2, #0]
 80082ba:	3301      	adds	r3, #1
 80082bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082be:	6833      	ldr	r3, [r6, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d044      	beq.n	800834e <xTaskCreate+0x1ce>
			if( xSchedulerRunning == pdFALSE )
 80082c4:	4f3b      	ldr	r7, [pc, #236]	; (80083b4 <xTaskCreate+0x234>)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	b37b      	cbz	r3, 800832a <xTaskCreate+0x1aa>
		prvAddTaskToReadyList( pxNewTCB );
 80082ca:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80082cc:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80083dc <xTaskCreate+0x25c>
		uxTaskNumber++;
 80082d0:	4d39      	ldr	r5, [pc, #228]	; (80083b8 <xTaskCreate+0x238>)
		prvAddTaskToReadyList( pxNewTCB );
 80082d2:	4a3a      	ldr	r2, [pc, #232]	; (80083bc <xTaskCreate+0x23c>)
		uxTaskNumber++;
 80082d4:	682b      	ldr	r3, [r5, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80082d6:	f8d2 c000 	ldr.w	ip, [r2]
		uxTaskNumber++;
 80082da:	3301      	adds	r3, #1
 80082dc:	602b      	str	r3, [r5, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80082de:	2501      	movs	r5, #1
 80082e0:	fa05 f300 	lsl.w	r3, r5, r0
 80082e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80082e8:	ea43 030c 	orr.w	r3, r3, ip
 80082ec:	4649      	mov	r1, r9
 80082ee:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80082f2:	6013      	str	r3, [r2, #0]
 80082f4:	f7ff fbb8 	bl	8007a68 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80082f8:	f7ff fc7e 	bl	8007bf8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	b31b      	cbz	r3, 8008348 <xTaskCreate+0x1c8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008300:	6832      	ldr	r2, [r6, #0]
 8008302:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008304:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008306:	429a      	cmp	r2, r3
 8008308:	d21e      	bcs.n	8008348 <xTaskCreate+0x1c8>
			taskYIELD_IF_USING_PREEMPTION();
 800830a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800830e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008312:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 800831e:	4628      	mov	r0, r5
 8008320:	e001      	b.n	8008326 <xTaskCreate+0x1a6>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008322:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8008326:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800832a:	6833      	ldr	r3, [r6, #0]
 800832c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800832e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008330:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80083dc <xTaskCreate+0x25c>
 8008334:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8008336:	bf98      	it	ls
 8008338:	6034      	strls	r4, [r6, #0]
 800833a:	e7c9      	b.n	80082d0 <xTaskCreate+0x150>
					vPortFree( pxStack );
 800833c:	4658      	mov	r0, fp
 800833e:	f7ff fb21 	bl	8007984 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008342:	f04f 30ff 	mov.w	r0, #4294967295
 8008346:	e7ee      	b.n	8008326 <xTaskCreate+0x1a6>
			xReturn = pdPASS;
 8008348:	4628      	mov	r0, r5
	}
 800834a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 800834e:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008350:	6813      	ldr	r3, [r2, #0]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d007      	beq.n	8008366 <xTaskCreate+0x1e6>
		prvAddTaskToReadyList( pxNewTCB );
 8008356:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008358:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80083dc <xTaskCreate+0x25c>
 800835c:	4f15      	ldr	r7, [pc, #84]	; (80083b4 <xTaskCreate+0x234>)
 800835e:	e7b7      	b.n	80082d0 <xTaskCreate+0x150>
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008360:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
 8008364:	e77d      	b.n	8008262 <xTaskCreate+0xe2>
 8008366:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80083dc <xTaskCreate+0x25c>
 800836a:	4645      	mov	r5, r8
 800836c:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008370:	4628      	mov	r0, r5
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008372:	3514      	adds	r5, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008374:	f7ff fb68 	bl	8007a48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008378:	42bd      	cmp	r5, r7
 800837a:	d1f9      	bne.n	8008370 <xTaskCreate+0x1f0>
	vListInitialise( &xDelayedTaskList1 );
 800837c:	4f10      	ldr	r7, [pc, #64]	; (80083c0 <xTaskCreate+0x240>)
	vListInitialise( &xDelayedTaskList2 );
 800837e:	4d11      	ldr	r5, [pc, #68]	; (80083c4 <xTaskCreate+0x244>)
	vListInitialise( &xDelayedTaskList1 );
 8008380:	4638      	mov	r0, r7
 8008382:	f7ff fb61 	bl	8007a48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008386:	4628      	mov	r0, r5
 8008388:	f7ff fb5e 	bl	8007a48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800838c:	480e      	ldr	r0, [pc, #56]	; (80083c8 <xTaskCreate+0x248>)
 800838e:	f7ff fb5b 	bl	8007a48 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8008392:	480e      	ldr	r0, [pc, #56]	; (80083cc <xTaskCreate+0x24c>)
 8008394:	f7ff fb58 	bl	8007a48 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8008398:	480d      	ldr	r0, [pc, #52]	; (80083d0 <xTaskCreate+0x250>)
 800839a:	f7ff fb55 	bl	8007a48 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800839e:	4b0d      	ldr	r3, [pc, #52]	; (80083d4 <xTaskCreate+0x254>)
		prvAddTaskToReadyList( pxNewTCB );
 80083a0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 80083a2:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80083a4:	4b0c      	ldr	r3, [pc, #48]	; (80083d8 <xTaskCreate+0x258>)
 80083a6:	4f03      	ldr	r7, [pc, #12]	; (80083b4 <xTaskCreate+0x234>)
 80083a8:	601d      	str	r5, [r3, #0]
}
 80083aa:	e791      	b.n	80082d0 <xTaskCreate+0x150>
 80083ac:	2000269c 	.word	0x2000269c
 80083b0:	20002604 	.word	0x20002604
 80083b4:	200026fc 	.word	0x200026fc
 80083b8:	200026a8 	.word	0x200026a8
 80083bc:	200026ac 	.word	0x200026ac
 80083c0:	200026b0 	.word	0x200026b0
 80083c4:	200026c4 	.word	0x200026c4
 80083c8:	200026e8 	.word	0x200026e8
 80083cc:	20002714 	.word	0x20002714
 80083d0:	20002700 	.word	0x20002700
 80083d4:	20002608 	.word	0x20002608
 80083d8:	2000260c 	.word	0x2000260c
 80083dc:	20002610 	.word	0x20002610

080083e0 <vTaskDelay>:
	{
 80083e0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083e2:	b950      	cbnz	r0, 80083fa <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80083e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80083e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ec:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80083f0:	f3bf 8f4f 	dsb	sy
 80083f4:	f3bf 8f6f 	isb	sy
	}
 80083f8:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80083fa:	4c10      	ldr	r4, [pc, #64]	; (800843c <vTaskDelay+0x5c>)
 80083fc:	6821      	ldr	r1, [r4, #0]
 80083fe:	b141      	cbz	r1, 8008412 <vTaskDelay+0x32>
 8008400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	e7fe      	b.n	8008410 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8008412:	6823      	ldr	r3, [r4, #0]
 8008414:	3301      	adds	r3, #1
 8008416:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008418:	f7ff fd20 	bl	8007e5c <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 800841c:	6823      	ldr	r3, [r4, #0]
 800841e:	b943      	cbnz	r3, 8008432 <vTaskDelay+0x52>
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	e7fe      	b.n	8008430 <vTaskDelay+0x50>
 8008432:	f7ff fe03 	bl	800803c <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8008436:	2800      	cmp	r0, #0
 8008438:	d0d4      	beq.n	80083e4 <vTaskDelay+0x4>
	}
 800843a:	bd10      	pop	{r4, pc}
 800843c:	200026a4 	.word	0x200026a4

08008440 <vTaskStartScheduler>:
{
 8008440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008444:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008448:	f7ff f9e4 	bl	8007814 <pvPortMalloc>
			if( pxStack != NULL )
 800844c:	2800      	cmp	r0, #0
 800844e:	d078      	beq.n	8008542 <vTaskStartScheduler+0x102>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008450:	4605      	mov	r5, r0
 8008452:	2054      	movs	r0, #84	; 0x54
 8008454:	f7ff f9de 	bl	8007814 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8008458:	4604      	mov	r4, r0
 800845a:	2800      	cmp	r0, #0
 800845c:	d06e      	beq.n	800853c <vTaskStartScheduler+0xfc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800845e:	4b59      	ldr	r3, [pc, #356]	; (80085c4 <vTaskStartScheduler+0x184>)
 8008460:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008462:	1d07      	adds	r7, r0, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008464:	e9c0 530c 	strd	r5, r3, [r0, #48]	; 0x30
		pxNewTCB->uxMutexesHeld = 0;
 8008468:	e9c0 6611 	strd	r6, r6, [r0, #68]	; 0x44
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800846c:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008470:	f880 6043 	strb.w	r6, [r0, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 8008474:	62c6      	str	r6, [r0, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008476:	4638      	mov	r0, r7
 8008478:	f7ff faf2 	bl	8007a60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800847c:	f104 0018 	add.w	r0, r4, #24
 8008480:	f7ff faee 	bl	8007a60 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008484:	2307      	movs	r3, #7
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008486:	f505 70fe 	add.w	r0, r5, #508	; 0x1fc
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800848a:	4632      	mov	r2, r6
 800848c:	494e      	ldr	r1, [pc, #312]	; (80085c8 <vTaskStartScheduler+0x188>)
		pxNewTCB->ulNotifiedValue = 0;
 800848e:	64e6      	str	r6, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008490:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008492:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008494:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008496:	f884 6050 	strb.w	r6, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800849a:	f020 0007 	bic.w	r0, r0, #7
 800849e:	f7ff fb5d 	bl	8007b5c <pxPortInitialiseStack>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80084a2:	4b4a      	ldr	r3, [pc, #296]	; (80085cc <vTaskStartScheduler+0x18c>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80084a4:	6020      	str	r0, [r4, #0]
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80084a6:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 80084a8:	f7ff fb84 	bl	8007bb4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80084ac:	4a48      	ldr	r2, [pc, #288]	; (80085d0 <vTaskStartScheduler+0x190>)
		if( pxCurrentTCB == NULL )
 80084ae:	4d49      	ldr	r5, [pc, #292]	; (80085d4 <vTaskStartScheduler+0x194>)
		uxCurrentNumberOfTasks++;
 80084b0:	6813      	ldr	r3, [r2, #0]
 80084b2:	3301      	adds	r3, #1
 80084b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80084b6:	682b      	ldr	r3, [r5, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d054      	beq.n	8008566 <vTaskStartScheduler+0x126>
			if( xSchedulerRunning == pdFALSE )
 80084bc:	4e46      	ldr	r6, [pc, #280]	; (80085d8 <vTaskStartScheduler+0x198>)
 80084be:	6833      	ldr	r3, [r6, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d047      	beq.n	8008554 <vTaskStartScheduler+0x114>
		prvAddTaskToReadyList( pxNewTCB );
 80084c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80084c6:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8008604 <vTaskStartScheduler+0x1c4>
 80084ca:	4a44      	ldr	r2, [pc, #272]	; (80085dc <vTaskStartScheduler+0x19c>)
 80084cc:	4639      	mov	r1, r7
		uxTaskNumber++;
 80084ce:	4f44      	ldr	r7, [pc, #272]	; (80085e0 <vTaskStartScheduler+0x1a0>)
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	3301      	adds	r3, #1
 80084d4:	603b      	str	r3, [r7, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80084d6:	6817      	ldr	r7, [r2, #0]
 80084d8:	2301      	movs	r3, #1
 80084da:	4083      	lsls	r3, r0
 80084dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80084e0:	433b      	orrs	r3, r7
 80084e2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	f7ff fabe 	bl	8007a68 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80084ec:	f7ff fb84 	bl	8007bf8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80084f0:	6833      	ldr	r3, [r6, #0]
 80084f2:	b173      	cbz	r3, 8008512 <vTaskStartScheduler+0xd2>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80084f4:	682a      	ldr	r2, [r5, #0]
 80084f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d209      	bcs.n	8008512 <vTaskStartScheduler+0xd2>
			taskYIELD_IF_USING_PREEMPTION();
 80084fe:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008506:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	f3bf 8f6f 	isb	sy
 8008512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008516:	f383 8811 	msr	BASEPRI, r3
 800851a:	f3bf 8f6f 	isb	sy
 800851e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8008522:	4a30      	ldr	r2, [pc, #192]	; (80085e4 <vTaskStartScheduler+0x1a4>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008524:	4b30      	ldr	r3, [pc, #192]	; (80085e8 <vTaskStartScheduler+0x1a8>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8008526:	f04f 30ff 	mov.w	r0, #4294967295
 800852a:	6010      	str	r0, [r2, #0]
		xSchedulerRunning = pdTRUE;
 800852c:	2101      	movs	r1, #1
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800852e:	2200      	movs	r2, #0
		xSchedulerRunning = pdTRUE;
 8008530:	6031      	str	r1, [r6, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008532:	601a      	str	r2, [r3, #0]
}
 8008534:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008538:	f7ff bbba 	b.w	8007cb0 <xPortStartScheduler>
					vPortFree( pxStack );
 800853c:	4628      	mov	r0, r5
 800853e:	f7ff fa21 	bl	8007984 <vPortFree>
 8008542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008546:	f383 8811 	msr	BASEPRI, r3
 800854a:	f3bf 8f6f 	isb	sy
 800854e:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008552:	e7fe      	b.n	8008552 <vTaskStartScheduler+0x112>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008554:	682b      	ldr	r3, [r5, #0]
 8008556:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800855a:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8008604 <vTaskStartScheduler+0x1c4>
 800855e:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8008560:	bf98      	it	ls
 8008562:	602c      	strls	r4, [r5, #0]
 8008564:	e7b1      	b.n	80084ca <vTaskStartScheduler+0x8a>
			pxCurrentTCB = pxNewTCB;
 8008566:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008568:	6813      	ldr	r3, [r2, #0]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d004      	beq.n	8008578 <vTaskStartScheduler+0x138>
		prvAddTaskToReadyList( pxNewTCB );
 800856e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008570:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8008604 <vTaskStartScheduler+0x1c4>
 8008574:	4e18      	ldr	r6, [pc, #96]	; (80085d8 <vTaskStartScheduler+0x198>)
 8008576:	e7a8      	b.n	80084ca <vTaskStartScheduler+0x8a>
 8008578:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8008604 <vTaskStartScheduler+0x1c4>
 800857c:	4646      	mov	r6, r8
 800857e:	f108 098c 	add.w	r9, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008582:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008584:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008586:	f7ff fa5f 	bl	8007a48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800858a:	45b1      	cmp	r9, r6
 800858c:	d1f9      	bne.n	8008582 <vTaskStartScheduler+0x142>
	vListInitialise( &xDelayedTaskList1 );
 800858e:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8008608 <vTaskStartScheduler+0x1c8>
	vListInitialise( &xDelayedTaskList2 );
 8008592:	4e16      	ldr	r6, [pc, #88]	; (80085ec <vTaskStartScheduler+0x1ac>)
	vListInitialise( &xDelayedTaskList1 );
 8008594:	4648      	mov	r0, r9
 8008596:	f7ff fa57 	bl	8007a48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800859a:	4630      	mov	r0, r6
 800859c:	f7ff fa54 	bl	8007a48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085a0:	4813      	ldr	r0, [pc, #76]	; (80085f0 <vTaskStartScheduler+0x1b0>)
 80085a2:	f7ff fa51 	bl	8007a48 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80085a6:	4813      	ldr	r0, [pc, #76]	; (80085f4 <vTaskStartScheduler+0x1b4>)
 80085a8:	f7ff fa4e 	bl	8007a48 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80085ac:	4812      	ldr	r0, [pc, #72]	; (80085f8 <vTaskStartScheduler+0x1b8>)
 80085ae:	f7ff fa4b 	bl	8007a48 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80085b2:	4b12      	ldr	r3, [pc, #72]	; (80085fc <vTaskStartScheduler+0x1bc>)
		prvAddTaskToReadyList( pxNewTCB );
 80085b4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 80085b6:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085ba:	4b11      	ldr	r3, [pc, #68]	; (8008600 <vTaskStartScheduler+0x1c0>)
 80085bc:	601e      	str	r6, [r3, #0]
 80085be:	4e06      	ldr	r6, [pc, #24]	; (80085d8 <vTaskStartScheduler+0x198>)
}
 80085c0:	e783      	b.n	80084ca <vTaskStartScheduler+0x8a>
 80085c2:	bf00      	nop
 80085c4:	454c4449 	.word	0x454c4449
 80085c8:	08007df1 	.word	0x08007df1
 80085cc:	200026d8 	.word	0x200026d8
 80085d0:	2000269c 	.word	0x2000269c
 80085d4:	20002604 	.word	0x20002604
 80085d8:	200026fc 	.word	0x200026fc
 80085dc:	200026ac 	.word	0x200026ac
 80085e0:	200026a8 	.word	0x200026a8
 80085e4:	200026dc 	.word	0x200026dc
 80085e8:	20002728 	.word	0x20002728
 80085ec:	200026c4 	.word	0x200026c4
 80085f0:	200026e8 	.word	0x200026e8
 80085f4:	20002714 	.word	0x20002714
 80085f8:	20002700 	.word	0x20002700
 80085fc:	20002608 	.word	0x20002608
 8008600:	2000260c 	.word	0x2000260c
 8008604:	20002610 	.word	0x20002610
 8008608:	200026b0 	.word	0x200026b0

0800860c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800860c:	4a02      	ldr	r2, [pc, #8]	; (8008618 <vTaskSuspendAll+0xc>)
 800860e:	6813      	ldr	r3, [r2, #0]
 8008610:	3301      	adds	r3, #1
 8008612:	6013      	str	r3, [r2, #0]
}
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	200026a4 	.word	0x200026a4

0800861c <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 800861c:	4b06      	ldr	r3, [pc, #24]	; (8008638 <xTaskResumeAll+0x1c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	b943      	cbnz	r3, 8008634 <xTaskResumeAll+0x18>
 8008622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008626:	f383 8811 	msr	BASEPRI, r3
 800862a:	f3bf 8f6f 	isb	sy
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	e7fe      	b.n	8008632 <xTaskResumeAll+0x16>
 8008634:	f7ff bd02 	b.w	800803c <xTaskResumeAll.part.0>
 8008638:	200026a4 	.word	0x200026a4

0800863c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <xTaskIncrementTick+0x18>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	b90b      	cbnz	r3, 8008646 <xTaskIncrementTick+0xa>
 8008642:	f7ff bc51 	b.w	8007ee8 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8008646:	4a04      	ldr	r2, [pc, #16]	; (8008658 <xTaskIncrementTick+0x1c>)
 8008648:	6813      	ldr	r3, [r2, #0]
 800864a:	3301      	adds	r3, #1
}
 800864c:	2000      	movs	r0, #0
		++xPendedTicks;
 800864e:	6013      	str	r3, [r2, #0]
}
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	200026a4 	.word	0x200026a4
 8008658:	200026e4 	.word	0x200026e4

0800865c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800865c:	4b16      	ldr	r3, [pc, #88]	; (80086b8 <vTaskSwitchContext+0x5c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	b11b      	cbz	r3, 800866a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8008662:	4b16      	ldr	r3, [pc, #88]	; (80086bc <vTaskSwitchContext+0x60>)
 8008664:	2201      	movs	r2, #1
 8008666:	601a      	str	r2, [r3, #0]
 8008668:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800866a:	4914      	ldr	r1, [pc, #80]	; (80086bc <vTaskSwitchContext+0x60>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800866c:	4a14      	ldr	r2, [pc, #80]	; (80086c0 <vTaskSwitchContext+0x64>)
		xYieldPending = pdFALSE;
 800866e:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008670:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008672:	fab3 f383 	clz	r3, r3
 8008676:	b2db      	uxtb	r3, r3
 8008678:	f1c3 031f 	rsb	r3, r3, #31
 800867c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008680:	4a10      	ldr	r2, [pc, #64]	; (80086c4 <vTaskSwitchContext+0x68>)
 8008682:	0099      	lsls	r1, r3, #2
 8008684:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008688:	5850      	ldr	r0, [r2, r1]
 800868a:	b940      	cbnz	r0, 800869e <vTaskSwitchContext+0x42>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	e7fe      	b.n	800869c <vTaskSwitchContext+0x40>
 800869e:	6858      	ldr	r0, [r3, #4]
 80086a0:	3108      	adds	r1, #8
 80086a2:	6840      	ldr	r0, [r0, #4]
 80086a4:	6058      	str	r0, [r3, #4]
 80086a6:	440a      	add	r2, r1
 80086a8:	4290      	cmp	r0, r2
 80086aa:	bf04      	itt	eq
 80086ac:	6840      	ldreq	r0, [r0, #4]
 80086ae:	6058      	streq	r0, [r3, #4]
 80086b0:	4b05      	ldr	r3, [pc, #20]	; (80086c8 <vTaskSwitchContext+0x6c>)
 80086b2:	68c2      	ldr	r2, [r0, #12]
 80086b4:	601a      	str	r2, [r3, #0]
}
 80086b6:	4770      	bx	lr
 80086b8:	200026a4 	.word	0x200026a4
 80086bc:	2000272c 	.word	0x2000272c
 80086c0:	200026ac 	.word	0x200026ac
 80086c4:	20002610 	.word	0x20002610
 80086c8:	20002604 	.word	0x20002604

080086cc <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80086cc:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80086ce:	8840      	ldrh	r0, [r0, #2]
 80086d0:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80086d4:	0c00      	lsrs	r0, r0, #16
 80086d6:	4770      	bx	lr

080086d8 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80086d8:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80086da:	8803      	ldrh	r3, [r0, #0]
 80086dc:	140d      	asrs	r5, r1, #16
{
 80086de:	b084      	sub	sp, #16
 80086e0:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80086e2:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 80086e6:	fb03 f303 	mul.w	r3, r3, r3
{
 80086ea:	9101      	str	r1, [sp, #4]
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80086ec:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 80086f0:	428b      	cmp	r3, r1
 80086f2:	da10      	bge.n	8008716 <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80086f4:	8846      	ldrh	r6, [r0, #2]
 80086f6:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 80086fa:	4282      	cmp	r2, r0
 80086fc:	dd14      	ble.n	8008728 <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 80086fe:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8008700:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8008704:	bfb8      	it	lt
 8008706:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8008708:	f7f9 fbb8 	bl	8001e7c <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 800870c:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
 800870e:	bfb8      	it	lt
 8008710:	4240      	neglt	r0, r0
        }
      }
      Local_Vqd.q = (int16_t)new_q;
      Local_Vqd.d = (int16_t)new_d;
 8008712:	b235      	sxth	r5, r6
      Local_Vqd.q = (int16_t)new_q;
 8008714:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 8008716:	b2a4      	uxth	r4, r4
 8008718:	2000      	movs	r0, #0
 800871a:	f364 000f 	bfi	r0, r4, #0, #16
 800871e:	b2ad      	uxth	r5, r5
 8008720:	f365 401f 	bfi	r0, r5, #16, #16
}
 8008724:	b004      	add	sp, #16
 8008726:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8008728:	1a98      	subs	r0, r3, r2
 800872a:	f7f9 fba7 	bl	8001e7c <MCM_Sqrt>
        if (Vqd.q < 0)
 800872e:	2c00      	cmp	r4, #0
 8008730:	daf0      	bge.n	8008714 <Circle_Limitation+0x3c>
          new_q = -new_q;
 8008732:	4240      	negs	r0, r0
 8008734:	e7ee      	b.n	8008714 <Circle_Limitation+0x3c>
 8008736:	bf00      	nop

08008738 <MCP_ReceivedPacket>:
#include "mc_config.h"
#include "mcp_config.h"
#include "mc_api.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8008738:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 800873a:	6845      	ldr	r5, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800873c:	882a      	ldrh	r2, [r5, #0]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800873e:	f402 417f 	and.w	r1, r2, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8008742:	f022 0307 	bic.w	r3, r2, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8008746:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 800874a:	b083      	sub	sp, #12
 800874c:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800874e:	b29b      	uxth	r3, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8008750:	d04f      	beq.n	80087f2 <MCP_ReceivedPacket+0xba>
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);

    
    MCI_Handle_t *pMCI = &Mci[motorID];
 8008752:	4f59      	ldr	r7, [pc, #356]	; (80088b8 <MCP_ReceivedPacket+0x180>)
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8008754:	3a01      	subs	r2, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8008756:	f002 0207 	and.w	r2, r2, #7
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 800875a:	3502      	adds	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 800875c:	eb07 1742 	add.w	r7, r7, r2, lsl #5
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008760:	6822      	ldr	r2, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8008762:	6045      	str	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008764:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008766:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800876a:	3802      	subs	r0, #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800876c:	f10c 3cff 	add.w	ip, ip, #4294967295
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008770:	b280      	uxth	r0, r0
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;
 8008772:	2600      	movs	r6, #0

    switch (command)
 8008774:	2b38      	cmp	r3, #56	; 0x38
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008776:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0;
 8008778:	81e6      	strh	r6, [r4, #14]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800877a:	fa1f f18c 	uxth.w	r1, ip
 800877e:	fa0f f28c 	sxth.w	r2, ip
    switch (command)
 8008782:	d829      	bhi.n	80087d8 <MCP_ReceivedPacket+0xa0>
 8008784:	2b38      	cmp	r3, #56	; 0x38
 8008786:	d81e      	bhi.n	80087c6 <MCP_ReceivedPacket+0x8e>
 8008788:	e8df f003 	tbb	[pc, r3]
 800878c:	1d1d1d5c 	.word	0x1d1d1d5c
 8008790:	1d1d1d1d 	.word	0x1d1d1d1d
 8008794:	1d1d1d64 	.word	0x1d1d1d64
 8008798:	1d1d1d1d 	.word	0x1d1d1d1d
 800879c:	1d1d1d57 	.word	0x1d1d1d57
 80087a0:	1d1d1d1d 	.word	0x1d1d1d1d
 80087a4:	1d1d1d4f 	.word	0x1d1d1d4f
 80087a8:	1d1d1d1d 	.word	0x1d1d1d1d
 80087ac:	1d1d1d49 	.word	0x1d1d1d49
 80087b0:	1d1d1d1d 	.word	0x1d1d1d1d
 80087b4:	1d1d1d69 	.word	0x1d1d1d69
 80087b8:	1d1d1d1d 	.word	0x1d1d1d1d
 80087bc:	1d1d1d45 	.word	0x1d1d1d45
 80087c0:	1d1d1d1d 	.word	0x1d1d1d1d
 80087c4:	74          	.byte	0x74
 80087c5:	00          	.byte	0x00
 80087c6:	2300      	movs	r3, #0
 80087c8:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80087ca:	68a2      	ldr	r2, [r4, #8]
 80087cc:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 80087ce:	89e3      	ldrh	r3, [r4, #14]
 80087d0:	3301      	adds	r3, #1
 80087d2:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 80087d4:	b003      	add	sp, #12
 80087d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 80087d8:	2b68      	cmp	r3, #104	; 0x68
 80087da:	d062      	beq.n	80088a2 <MCP_ReceivedPacket+0x16a>
 80087dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087e0:	d068      	beq.n	80088b4 <MCP_ReceivedPacket+0x17c>
 80087e2:	2b48      	cmp	r3, #72	; 0x48
 80087e4:	d1ef      	bne.n	80087c6 <MCP_ReceivedPacket+0x8e>
        MCI_Clear_Iqdref(pMCI);
 80087e6:	4638      	mov	r0, r7
 80087e8:	f7f9 fa9a 	bl	8001d20 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80087ec:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80087ee:	4630      	mov	r0, r6
        break;
 80087f0:	e7eb      	b.n	80087ca <MCP_ReceivedPacket+0x92>
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80087f2:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80087f4:	6822      	ldr	r2, [r4, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80087f6:	3802      	subs	r0, #2
      userCommand = (command >> 3) & 0x1f;
 80087f8:	f3c3 03c7 	ubfx	r3, r3, #3, #8
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80087fc:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80087fe:	3502      	adds	r5, #2
    pHandle->txLength = 0;
 8008800:	2100      	movs	r1, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8008802:	f013 0f1e 	tst.w	r3, #30
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008806:	8992      	ldrh	r2, [r2, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008808:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 800880a:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0;
 800880c:	81e1      	strh	r1, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 800880e:	d037      	beq.n	8008880 <MCP_ReceivedPacket+0x148>
        MCPResponse = MCP_CMD_OK;
 8008810:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8008812:	200d      	movs	r0, #13
 8008814:	e7d9      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        if (IDLE == MCI_GetSTMState(pMCI))
 8008816:	4638      	mov	r0, r7
 8008818:	f7f9 f9ba 	bl	8001b90 <MCI_GetSTMState>
 800881c:	b128      	cbz	r0, 800882a <MCP_ReceivedPacket+0xf2>
          (void)MCI_StopMotor(pMCI);
 800881e:	4638      	mov	r0, r7
 8008820:	f7f9 f9d2 	bl	8001bc8 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008824:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 8008826:	2000      	movs	r0, #0
 8008828:	e7cf      	b.n	80087ca <MCP_ReceivedPacket+0x92>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 800882a:	4638      	mov	r0, r7
 800882c:	f7f9 f9b6 	bl	8001b9c <MCI_StartMotor>
 8008830:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008834:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8008836:	b2c0      	uxtb	r0, r0
 8008838:	e7c7      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 800883a:	4620      	mov	r0, r4
 800883c:	f7fa fb64 	bl	8002f08 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008840:	89e3      	ldrh	r3, [r4, #14]
        break;
 8008842:	e7c2      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8008844:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 8008846:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8008848:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 800884a:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 800884c:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800884e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8008850:	2000      	movs	r0, #0
      break;
 8008852:	e7ba      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 8008854:	4620      	mov	r0, r4
 8008856:	f7fa f873 	bl	8002940 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800885a:	89e3      	ldrh	r3, [r4, #14]
        break;
 800885c:	e7b5      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        if (RUN == MCI_GetSTMState(pMCI))
 800885e:	4638      	mov	r0, r7
 8008860:	f7f9 f996 	bl	8001b90 <MCI_GetSTMState>
 8008864:	2806      	cmp	r0, #6
 8008866:	d1dd      	bne.n	8008824 <MCP_ReceivedPacket+0xec>
          MCI_StopRamp(pMCI);
 8008868:	4638      	mov	r0, r7
 800886a:	f7f9 f9f1 	bl	8001c50 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800886e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8008870:	2000      	movs	r0, #0
 8008872:	e7aa      	b.n	80087ca <MCP_ReceivedPacket+0x92>
        (void)MCI_FaultAcknowledged(pMCI);
 8008874:	4638      	mov	r0, r7
 8008876:	f7f9 f9c7 	bl	8001c08 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800887a:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800887c:	2000      	movs	r0, #0
        break;
 800887e:	e7a4      	b.n	80087ca <MCP_ReceivedPacket+0x92>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008880:	3a01      	subs	r2, #1
      userCommand = (command >> 3) & 0x1f;
 8008882:	f003 031f 	and.w	r3, r3, #31
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008886:	b212      	sxth	r2, r2
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8008888:	490c      	ldr	r1, [pc, #48]	; (80088bc <MCP_ReceivedPacket+0x184>)
 800888a:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 800888e:	2e00      	cmp	r6, #0
 8008890:	d0be      	beq.n	8008810 <MCP_ReceivedPacket+0xd8>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8008892:	68a3      	ldr	r3, [r4, #8]
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	4629      	mov	r1, r5
 8008898:	f104 030e 	add.w	r3, r4, #14
 800889c:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800889e:	89e3      	ldrh	r3, [r4, #14]
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 80088a0:	e793      	b.n	80087ca <MCP_ReceivedPacket+0x92>
  	    MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 80088a2:	68a3      	ldr	r3, [r4, #8]
 80088a4:	9300      	str	r3, [sp, #0]
 80088a6:	4629      	mov	r1, r5
 80088a8:	f104 030e 	add.w	r3, r4, #14
 80088ac:	f7f9 f8ee 	bl	8001a8c <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80088b0:	89e3      	ldrh	r3, [r4, #14]
        break;
 80088b2:	e78a      	b.n	80087ca <MCP_ReceivedPacket+0x92>
    switch (command)
 80088b4:	4633      	mov	r3, r6
 80088b6:	e7e7      	b.n	8008888 <MCP_ReceivedPacket+0x150>
 80088b8:	20000744 	.word	0x20000744
 80088bc:	200018c0 	.word	0x200018c0

080088c0 <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 80088c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80088c2:	7fc3      	ldrb	r3, [r0, #31]
 80088c4:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 80088c8:	429a      	cmp	r2, r3
{
 80088ca:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80088cc:	d002      	beq.n	80088d4 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 80088ce:	3301      	adds	r3, #1
 80088d0:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80088d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80088d4:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80088d6:	2300      	movs	r3, #0
 80088d8:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80088da:	b1a5      	cbz	r5, 8008906 <MCPA_dataLog+0x46>
 80088dc:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80088de:	8ba2      	ldrh	r2, [r4, #28]
 80088e0:	42aa      	cmp	r2, r5
 80088e2:	d24e      	bcs.n	8008982 <MCPA_dataLog+0xc2>
 80088e4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 80088e8:	2bfe      	cmp	r3, #254	; 0xfe
 80088ea:	d066      	beq.n	80089ba <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 80088ec:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 80088f0:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 80088f2:	8b22      	ldrh	r2, [r4, #24]
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	3202      	adds	r2, #2
 80088f8:	2309      	movs	r3, #9
 80088fa:	6845      	ldr	r5, [r0, #4]
 80088fc:	b292      	uxth	r2, r2
 80088fe:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8008900:	2300      	movs	r3, #0
 8008902:	8323      	strh	r3, [r4, #24]
}
 8008904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8008906:	4601      	mov	r1, r0
 8008908:	2209      	movs	r2, #9
 800890a:	f851 0b14 	ldr.w	r0, [r1], #20
 800890e:	6803      	ldr	r3, [r0, #0]
 8008910:	4798      	blx	r3
 8008912:	b390      	cbz	r0, 800897a <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8008914:	4b4b      	ldr	r3, [pc, #300]	; (8008a44 <MCPA_dataLog+0x184>)
 8008916:	6961      	ldr	r1, [r4, #20]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 800891c:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
 8008920:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 8008924:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8008928:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 800892a:	4290      	cmp	r0, r2
          pHandle->bufferIndex = 4U;
 800892c:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 800892e:	d101      	bne.n	8008934 <MCPA_dataLog+0x74>
 8008930:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8008932:	e7d4      	b.n	80088de <MCPA_dataLog+0x1e>
            pHandle->HFNumBuff = pHandle->HFNum;
 8008934:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
            pHandle->MFNumBuff = pHandle->MFNum;
 8008938:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
            pHandle->HFRateBuff = pHandle->HFRate;
 800893c:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
            pHandle->MarkBuff = pHandle->Mark;
 8008940:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
            pHandle->HFNumBuff = pHandle->HFNum;
 8008944:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008948:	185a      	adds	r2, r3, r1
            pHandle->MFNumBuff = pHandle->MFNum;
 800894a:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800894e:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MFRateBuff = pHandle->MFRate;
 8008950:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
            pHandle->HFRateBuff = pHandle->HFRate;
 8008954:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008958:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff = pHandle->MFRate;
 800895a:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800895e:	83a3      	strh	r3, [r4, #28]
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008960:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 8008964:	f001 fba2 	bl	800a0ac <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8008968:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 800896c:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8008970:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8008974:	441a      	add	r2, r3
 8008976:	f001 fb99 	bl	800a0ac <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800897a:	8b25      	ldrh	r5, [r4, #24]
 800897c:	2d00      	cmp	r5, #0
 800897e:	d1ad      	bne.n	80088dc <MCPA_dataLog+0x1c>
}
 8008980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008982:	f894 6024 	ldrb.w	r6, [r4, #36]	; 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8008986:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8008988:	b36e      	cbz	r6, 80089e6 <MCPA_dataLog+0x126>
 800898a:	68a2      	ldr	r2, [r4, #8]
 800898c:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8008990:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8008992:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8008996:	8800      	ldrh	r0, [r0, #0]
 8008998:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 800899c:	8b25      	ldrh	r5, [r4, #24]
 800899e:	3502      	adds	r5, #2
 80089a0:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80089a2:	4563      	cmp	r3, ip
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80089a4:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80089a6:	d1f4      	bne.n	8008992 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 80089a8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80089ac:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 80089ae:	2bfd      	cmp	r3, #253	; 0xfd
 80089b0:	4618      	mov	r0, r3
 80089b2:	d91d      	bls.n	80089f0 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80089b4:	4295      	cmp	r5, r2
 80089b6:	d897      	bhi.n	80088e8 <MCPA_dataLog+0x28>
}
 80089b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80089ba:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80089be:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 80089c2:	4418      	add	r0, r3
 80089c4:	4298      	cmp	r0, r3
 80089c6:	dd91      	ble.n	80088ec <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80089c8:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80089ca:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80089cc:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80089d0:	6812      	ldr	r2, [r2, #0]
 80089d2:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80089d4:	1c5a      	adds	r2, r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80089d6:	5cf3      	ldrb	r3, [r6, r3]
 80089d8:	441d      	add	r5, r3
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80089da:	b2d3      	uxtb	r3, r2
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80089dc:	b2ad      	uxth	r5, r5
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80089de:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80089e0:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80089e2:	dbf3      	blt.n	80089cc <MCPA_dataLog+0x10c>
 80089e4:	e782      	b.n	80088ec <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 80089e6:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 80089ea:	28fd      	cmp	r0, #253	; 0xfd
 80089ec:	f63f af71 	bhi.w	80088d2 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 80089f0:	f894 3020 	ldrb.w	r3, [r4, #32]
 80089f4:	4283      	cmp	r3, r0
 80089f6:	d007      	beq.n	8008a08 <MCPA_dataLog+0x148>
            pHandle->MFIndex ++;
 80089f8:	3301      	adds	r3, #1
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80089fa:	8b25      	ldrh	r5, [r4, #24]
            pHandle->MFIndex ++;
 80089fc:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8008a00:	42aa      	cmp	r2, r5
 8008a02:	f4ff af73 	bcc.w	80088ec <MCPA_dataLog+0x2c>
}
 8008a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a08:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 8008a0c:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8008a0e:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a10:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8008a12:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a16:	dd12      	ble.n	8008a3e <MCPA_dataLog+0x17e>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008a18:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a1c:	f8d4 c010 	ldr.w	ip, [r4, #16]
              logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8008a20:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008a22:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a2a:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a2e:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a30:	441d      	add	r5, r3
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a32:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a34:	b2ad      	uxth	r5, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a36:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a38:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a3a:	dbf2      	blt.n	8008a22 <MCPA_dataLog+0x162>
 8008a3c:	e7e0      	b.n	8008a00 <MCPA_dataLog+0x140>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8008a3e:	8b25      	ldrh	r5, [r4, #24]
 8008a40:	e7de      	b.n	8008a00 <MCPA_dataLog+0x140>
 8008a42:	bf00      	nop
 8008a44:	20002730 	.word	0x20002730

08008a48 <MCPA_flushDataLog>:
{
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 8008a48:	8b03      	ldrh	r3, [r0, #24]
 8008a4a:	b19b      	cbz	r3, 8008a74 <MCPA_flushDataLog+0x2c>
{
 8008a4c:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8008a4e:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8008a52:	2afe      	cmp	r2, #254	; 0xfe
 8008a54:	4604      	mov	r4, r0
 8008a56:	d00e      	beq.n	8008a76 <MCPA_flushDataLog+0x2e>
      {
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
        {
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8008a58:	6941      	ldr	r1, [r0, #20]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8008a5a:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8008a5e:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8008a60:	8b22      	ldrh	r2, [r4, #24]
 8008a62:	6820      	ldr	r0, [r4, #0]
 8008a64:	3202      	adds	r2, #2
 8008a66:	2309      	movs	r3, #9
 8008a68:	6845      	ldr	r5, [r0, #4]
 8008a6a:	b292      	uxth	r2, r2
 8008a6c:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	8323      	strh	r3, [r4, #24]
  }   
}
 8008a72:	bd70      	pop	{r4, r5, r6, pc}
 8008a74:	4770      	bx	lr
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a76:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8008a7a:	f890 c028 	ldrb.w	ip, [r0, #40]	; 0x28
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8008a7e:	6941      	ldr	r1, [r0, #20]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a80:	4494      	add	ip, r2
 8008a82:	4562      	cmp	r2, ip
 8008a84:	dae9      	bge.n	8008a5a <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008a86:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a88:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008a8a:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8008a8e:	6800      	ldr	r0, [r0, #0]
 8008a90:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a92:	5ca8      	ldrb	r0, [r5, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a94:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a96:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a98:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a9a:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008a9c:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008a9e:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008aa0:	dbf3      	blt.n	8008a8a <MCPA_flushDataLog+0x42>
 8008aa2:	e7da      	b.n	8008a5a <MCPA_flushDataLog+0x12>

08008aa4 <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8008aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8008aa8:	880f      	ldrh	r7, [r1, #0]
{
 8008aaa:	4604      	mov	r4, r0

    if (buffSize == 0)
 8008aac:	2f00      	cmp	r7, #0
 8008aae:	d044      	beq.n	8008b3a <MCPA_cfgLog+0x96>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8008ab0:	6803      	ldr	r3, [r0, #0]
 8008ab2:	89db      	ldrh	r3, [r3, #14]
 8008ab4:	42bb      	cmp	r3, r7
 8008ab6:	d33d      	bcc.n	8008b34 <MCPA_cfgLog+0x90>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8008ab8:	788b      	ldrb	r3, [r1, #2]
 8008aba:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8008abe:	78ca      	ldrb	r2, [r1, #3]
 8008ac0:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8008ac4:	790b      	ldrb	r3, [r1, #4]
 8008ac6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8008aca:	794e      	ldrb	r6, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8008acc:	7f83      	ldrb	r3, [r0, #30]
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8008ace:	f880 6027 	strb.w	r6, [r0, #39]	; 0x27
      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8008ad2:	4416      	add	r6, r2
 8008ad4:	429e      	cmp	r6, r3
 8008ad6:	dc52      	bgt.n	8008b7e <MCPA_cfgLog+0xda>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 8008ad8:	3106      	adds	r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008ada:	2e00      	cmp	r6, #0
 8008adc:	d056      	beq.n	8008b8c <MCPA_cfgLog+0xe8>
 8008ade:	2500      	movs	r5, #0
 8008ae0:	4688      	mov	r8, r1
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 8008ae2:	462e      	mov	r6, r5
 8008ae4:	e011      	b.n	8008b0a <MCPA_cfgLog+0x66>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8008ae6:	68e3      	ldr	r3, [r4, #12]
 8008ae8:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 8008aea:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008aec:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8008af0:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
         logSize = logSize+pHandle->dataSizeTable[i];
 8008af4:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008af6:	f105 0c01 	add.w	ip, r5, #1
 8008afa:	fa5f f58c 	uxtb.w	r5, ip
 8008afe:	4403      	add	r3, r0
         logSize = logSize+pHandle->dataSizeTable[i];
 8008b00:	4432      	add	r2, r6
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008b02:	429d      	cmp	r5, r3
        pCfgData++;
 8008b04:	4641      	mov	r1, r8
         logSize = logSize+pHandle->dataSizeTable[i];
 8008b06:	b296      	uxth	r6, r2
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008b08:	da11      	bge.n	8008b2e <MCPA_cfgLog+0x8a>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 8008b0a:	f838 9b02 	ldrh.w	r9, [r8], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8008b0e:	6861      	ldr	r1, [r4, #4]
 8008b10:	4648      	mov	r0, r9
 8008b12:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8008b16:	f7fa fd9b 	bl	8003650 <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8008b1a:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8008b1e:	42ab      	cmp	r3, r5
 8008b20:	f04f 0002 	mov.w	r0, #2
 8008b24:	d8df      	bhi.n	8008ae6 <MCPA_cfgLog+0x42>
 8008b26:	4648      	mov	r0, r9
 8008b28:	f7fa fd86 	bl	8003638 <RI_GetIDSize>
 8008b2c:	e7db      	b.n	8008ae6 <MCPA_cfgLog+0x42>
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 8008b2e:	1db3      	adds	r3, r6, #6
 8008b30:	429f      	cmp	r7, r3
 8008b32:	d21a      	bcs.n	8008b6a <MCPA_cfgLog+0xc6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8008b34:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 8008b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8008b3a:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8008b3c:	f880 7029 	strb.w	r7, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8008b40:	b153      	cbz	r3, 8008b58 <MCPA_cfgLog+0xb4>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8008b42:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8008b44:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8008b48:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8008b4a:	8b22      	ldrh	r2, [r4, #24]
 8008b4c:	6820      	ldr	r0, [r4, #0]
 8008b4e:	3202      	adds	r2, #2
 8008b50:	6845      	ldr	r5, [r0, #4]
 8008b52:	b292      	uxth	r2, r2
 8008b54:	2309      	movs	r3, #9
 8008b56:	47a8      	blx	r5
  pHandle->bufferIndex = 0;
 8008b58:	2000      	movs	r0, #0
  pHandle->MarkBuff = 0;
 8008b5a:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex = 0;
 8008b5e:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8008b60:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0;
 8008b64:	8320      	strh	r0, [r4, #24]
}
 8008b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8008b6a:	1eba      	subs	r2, r7, #2
 8008b6c:	1b92      	subs	r2, r2, r6
 8008b6e:	8362      	strh	r2, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 8008b70:	780b      	ldrb	r3, [r1, #0]
 8008b72:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
       if (0U == pHandle->Mark)
 8008b76:	b12b      	cbz	r3, 8008b84 <MCPA_cfgLog+0xe0>
  uint8_t result = MCP_CMD_OK;
 8008b78:	2000      	movs	r0, #0
}
 8008b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       result = MCP_ERROR_BAD_RAW_FORMAT;
 8008b7e:	200a      	movs	r0, #10
}
 8008b80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8008b84:	8b23      	ldrh	r3, [r4, #24]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0e6      	beq.n	8008b58 <MCPA_cfgLog+0xb4>
 8008b8a:	e7da      	b.n	8008b42 <MCPA_cfgLog+0x9e>
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008b8c:	2306      	movs	r3, #6
 8008b8e:	e7cf      	b.n	8008b30 <MCPA_cfgLog+0x8c>

08008b90 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8008b90:	8a03      	ldrh	r3, [r0, #16]
 8008b92:	8b42      	ldrh	r2, [r0, #26]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d306      	bcc.n	8008ba6 <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8008b98:	8b82      	ldrh	r2, [r0, #28]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d901      	bls.n	8008ba2 <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8008b9e:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 8008ba0:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8008ba2:	8ac0      	ldrh	r0, [r0, #22]
 8008ba4:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8008ba6:	2008      	movs	r0, #8
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop

08008bac <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8008bac:	2300      	movs	r3, #0
 8008bae:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop

08008bb4 <NTC_Init>:
{
 8008bb4:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8008bb6:	7803      	ldrb	r3, [r0, #0]
{
 8008bb8:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008bba:	b123      	cbz	r3, 8008bc6 <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8008bbc:	8a43      	ldrh	r3, [r0, #18]
 8008bbe:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	82c2      	strh	r2, [r0, #22]
}
 8008bc4:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8008bc6:	3004      	adds	r0, #4
 8008bc8:	f7fa fdda 	bl	8003780 <RCM_RegisterRegConv>
 8008bcc:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
      NTC_Clear(pHandle);
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f7ff ffeb 	bl	8008bac <NTC_Clear>
}
 8008bd6:	bd10      	pop	{r4, pc}

08008bd8 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 8008bd8:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8008bda:	7803      	ldrb	r3, [r0, #0]
{
 8008bdc:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008bde:	b113      	cbz	r3, 8008be6 <NTC_CalcAvTemp+0xe>

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
    }
    else  /* case VIRTUAL_SENSOR */
    {
      pHandle->hFaultState = MC_NO_ERROR;
 8008be0:	2000      	movs	r0, #0
 8008be2:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008be4:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008be6:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8008bea:	f7fa feb1 	bl	8003950 <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 8008bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008bf2:	4298      	cmp	r0, r3
 8008bf4:	d007      	beq.n	8008c06 <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8008bf6:	8b23      	ldrh	r3, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8008bf8:	8a22      	ldrh	r2, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8008bfa:	1e59      	subs	r1, r3, #1
        wtemp += hAux;
 8008bfc:	fb01 0002 	mla	r0, r1, r2, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8008c00:	fbb0 f0f3 	udiv	r0, r0, r3
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8008c04:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008c06:	4620      	mov	r0, r4
 8008c08:	f7ff ffc2 	bl	8008b90 <NTC_SetFaultState>
 8008c0c:	82e0      	strh	r0, [r4, #22]
}
 8008c0e:	bd10      	pop	{r4, pc}

08008c10 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8008c10:	7803      	ldrb	r3, [r0, #0]
 8008c12:	b95b      	cbnz	r3, 8008c2c <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8008c14:	8a02      	ldrh	r2, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 8008c16:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 8008c18:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008c1c:	8c80      	ldrh	r0, [r0, #36]	; 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 8008c1e:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8008c20:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008c24:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008c28:	b200      	sxth	r0, r0
 8008c2a:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8008c2c:	8a80      	ldrh	r0, [r0, #20]
}
 8008c2e:	b200      	sxth	r0, r0
 8008c30:	4770      	bx	lr
 8008c32:	bf00      	nop

08008c34 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8008c34:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008c36:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008c38:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008c3a:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008c3c:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8008c3e:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8008c40:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c42:	4770      	bx	lr

08008c44 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8008c44:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c46:	4770      	bx	lr

08008c48 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8008c48:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c4a:	4770      	bx	lr

08008c4c <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8008c4c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop

08008c54 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8008c54:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop

08008c5c <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8008c5c:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8008c5e:	4770      	bx	lr

08008c60 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8008c60:	8b80      	ldrh	r0, [r0, #28]
 8008c62:	4770      	bx	lr

08008c64 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008c64:	2301      	movs	r3, #1
 8008c66:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8008c68:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008c6a:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop

08008c70 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8008c70:	8bc0      	ldrh	r0, [r0, #30]
 8008c72:	4770      	bx	lr

08008c74 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8008c74:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c76:	4770      	bx	lr

08008c78 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8008c78:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008c7a:	4770      	bx	lr

08008c7c <PID_SetKIDivisorPOW2>:
{
 8008c7c:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008c7e:	2301      	movs	r3, #1
{
 8008c80:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008c82:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008c84:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8008c88:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8008c8a:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8008c8c:	8343      	strh	r3, [r0, #26]
{
 8008c8e:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008c90:	f7ff fff2 	bl	8008c78 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8008c94:	4902      	ldr	r1, [pc, #8]	; (8008ca0 <PID_SetKIDivisorPOW2+0x24>)
 8008c96:	4628      	mov	r0, r5
 8008c98:	40a1      	lsls	r1, r4
 8008c9a:	f7ff ffeb 	bl	8008c74 <PID_SetLowerIntegralTermLimit>
}
 8008c9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ca0:	ffff8001 	.word	0xffff8001

08008ca4 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8008ca4:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008ca6:	4770      	bx	lr

08008ca8 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8008ca8:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop

08008cb0 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8008cb0:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8008cb2:	4770      	bx	lr

08008cb4 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8008cb8:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008cba:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop

08008cc0 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008cc0:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8008cc4:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008cc8:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
{
 8008ccc:	b510      	push	{r4, lr}
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008cce:	fb01 f303 	mul.w	r3, r1, r3
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008cd2:	f9b0 e016 	ldrsh.w	lr, [r0, #22]
    if (0 == pHandle->hKiGain)
 8008cd6:	b162      	cbz	r2, 8008cf2 <PI_Controller+0x32>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8008cd8:	fb01 f202 	mul.w	r2, r1, r2
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8008cdc:	6881      	ldr	r1, [r0, #8]

      if (wIntegral_sum_temp < 0)
 8008cde:	188c      	adds	r4, r1, r2
 8008ce0:	d420      	bmi.n	8008d24 <PI_Controller+0x64>
          /* Nothing to do */
        }
      }
      else
      {
        if (pHandle->wIntegralTerm < 0)
 8008ce2:	2900      	cmp	r1, #0
 8008ce4:	db2a      	blt.n	8008d3c <PI_Controller+0x7c>
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008ce6:	68c2      	ldr	r2, [r0, #12]
 8008ce8:	42a2      	cmp	r2, r4
 8008cea:	db02      	blt.n	8008cf2 <PI_Controller+0x32>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8008cec:	6902      	ldr	r2, [r0, #16]
 8008cee:	42a2      	cmp	r2, r4
 8008cf0:	dd22      	ble.n	8008d38 <PI_Controller+0x78>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8008cf2:	8b81      	ldrh	r1, [r0, #28]
 8008cf4:	410b      	asrs	r3, r1
 8008cf6:	8bc1      	ldrh	r1, [r0, #30]
 8008cf8:	fa42 f101 	asr.w	r1, r2, r1
 8008cfc:	440b      	add	r3, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8008cfe:	459c      	cmp	ip, r3
 8008d00:	da05      	bge.n	8008d0e <PI_Controller+0x4e>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8008d02:	ebac 0303 	sub.w	r3, ip, r3
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8008d06:	441a      	add	r2, r3
 8008d08:	6082      	str	r2, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8008d0a:	4660      	mov	r0, ip
 8008d0c:	bd10      	pop	{r4, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8008d0e:	459e      	cmp	lr, r3
      wDischarge = hLowerOutputLimit - wOutput_32;
 8008d10:	bfc9      	itett	gt
 8008d12:	ebae 0303 	subgt.w	r3, lr, r3
    returnValue = (int16_t)wOutput_32;
 8008d16:	fa0f fc83 	sxthle.w	ip, r3
    pHandle->wIntegralTerm += wDischarge;
 8008d1a:	18d2      	addgt	r2, r2, r3
 8008d1c:	46f4      	movgt	ip, lr
 8008d1e:	6082      	str	r2, [r0, #8]
}
 8008d20:	4660      	mov	r0, ip
 8008d22:	bd10      	pop	{r4, pc}
        if (pHandle->wIntegralTerm > 0)
 8008d24:	2900      	cmp	r1, #0
 8008d26:	ddde      	ble.n	8008ce6 <PI_Controller+0x26>
          if (wIntegral_Term > 0)
 8008d28:	2a00      	cmp	r2, #0
 8008d2a:	dddc      	ble.n	8008ce6 <PI_Controller+0x26>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008d2c:	68c2      	ldr	r2, [r0, #12]
 8008d2e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d32:	428a      	cmp	r2, r1
 8008d34:	d1dd      	bne.n	8008cf2 <PI_Controller+0x32>
            wIntegral_sum_temp = INT32_MAX;
 8008d36:	4614      	mov	r4, r2
 8008d38:	4622      	mov	r2, r4
 8008d3a:	e7da      	b.n	8008cf2 <PI_Controller+0x32>
            wIntegral_sum_temp = -INT32_MAX;
 8008d3c:	4902      	ldr	r1, [pc, #8]	; (8008d48 <PI_Controller+0x88>)
 8008d3e:	ea34 0422 	bics.w	r4, r4, r2, asr #32
 8008d42:	bf28      	it	cs
 8008d44:	460c      	movcs	r4, r1
 8008d46:	e7ce      	b.n	8008ce6 <PI_Controller+0x26>
 8008d48:	80000001 	.word	0x80000001

08008d4c <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8008d4c:	6882      	ldr	r2, [r0, #8]
{
 8008d4e:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008d50:	89d1      	ldrh	r1, [r2, #14]
 8008d52:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008d56:	8993      	ldrh	r3, [r2, #12]
 8008d58:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008d5c:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8008d60:	fb13 230c 	smlabb	r3, r3, ip, r2
 8008d64:	2b00      	cmp	r3, #0

    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 8008d66:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8008d6a:	bfbc      	itt	lt
 8008d6c:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8008d70:	33ff      	addlt	r3, #255	; 0xff
    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 8008d72:	ebc2 4323 	rsb	r3, r2, r3, asr #16
 8008d76:	eb02 1323 	add.w	r3, r2, r3, asr #4
 8008d7a:	8003      	strh	r3, [r0, #0]

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 8008d7c:	f85d fb04 	ldr.w	pc, [sp], #4

08008d80 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop

08008d88 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float The average measured motor power expressed in Watts.
  */
__weak float PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8008d88:	b538      	push	{r3, r4, r5, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8008d8a:	f9b0 5000 	ldrsh.w	r5, [r0]
{
 8008d8e:	4604      	mov	r4, r0
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8008d90:	68c0      	ldr	r0, [r0, #12]
 8008d92:	f7ff fc9b 	bl	80086cc <VBS_GetAvBusVoltage_V>
 8008d96:	fb05 f300 	mul.w	r3, r5, r0
 8008d9a:	ee00 3a10 	vmov	s0, r3
 8008d9e:	edd4 7a01 	vldr	s15, [r4, #4]
 8008da2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8008da6:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008daa:	bd38      	pop	{r3, r4, r5, pc}

08008dac <startTimers>:
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8008dac:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8008dae:	4b18      	ldr	r3, [pc, #96]	; (8008e10 <startTimers+0x64>)
 8008db0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008db2:	07d2      	lsls	r2, r2, #31
 8008db4:	b082      	sub	sp, #8
 8008db6:	d415      	bmi.n	8008de4 <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8008db8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008dba:	f042 0201 	orr.w	r2, r2, #1
 8008dbe:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8008dc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008dc2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008dc6:	f002 0201 	and.w	r2, r2, #1
 8008dca:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008dcc:	9a01      	ldr	r2, [sp, #4]
 8008dce:	694a      	ldr	r2, [r1, #20]
 8008dd0:	f042 0201 	orr.w	r2, r2, #1
 8008dd4:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8008dd6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008dd8:	f022 0201 	bic.w	r2, r2, #1
 8008ddc:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8008dde:	b002      	add	sp, #8
 8008de0:	bc30      	pop	{r4, r5}
 8008de2:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8008de4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008de8:	4c0a      	ldr	r4, [pc, #40]	; (8008e14 <startTimers+0x68>)
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	6859      	ldr	r1, [r3, #4]
 8008dee:	4d0a      	ldr	r5, [pc, #40]	; (8008e18 <startTimers+0x6c>)
 8008df0:	4021      	ands	r1, r4
 8008df2:	f041 0120 	orr.w	r1, r1, #32
 8008df6:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008df8:	6958      	ldr	r0, [r3, #20]
 8008dfa:	f040 0001 	orr.w	r0, r0, #1
 8008dfe:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008e00:	6859      	ldr	r1, [r3, #4]
 8008e02:	402a      	ands	r2, r5
 8008e04:	4021      	ands	r1, r4
 8008e06:	430a      	orrs	r2, r1
 8008e08:	605a      	str	r2, [r3, #4]
}
 8008e0a:	b002      	add	sp, #8
 8008e0c:	bc30      	pop	{r4, r5}
 8008e0e:	4770      	bx	lr
 8008e10:	40021000 	.word	0x40021000
 8008e14:	fdffff8f 	.word	0xfdffff8f
 8008e18:	02000070 	.word	0x02000070

08008e1c <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008e1c:	3201      	adds	r2, #1
{
 8008e1e:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008e20:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008e22:	f06f 0602 	mvn.w	r6, #2
 8008e26:	0155      	lsls	r5, r2, #5
 8008e28:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8008e2a:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8008e2c:	f893 c000 	ldrb.w	ip, [r3]
 8008e30:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8008e34:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8008e38:	d80c      	bhi.n	8008e54 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8008e3a:	6904      	ldr	r4, [r0, #16]
 8008e3c:	07a4      	lsls	r4, r4, #30
 8008e3e:	d5f5      	bpl.n	8008e2c <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8008e40:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8008e44:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008e46:	6106      	str	r6, [r0, #16]
 8008e48:	d8f0      	bhi.n	8008e2c <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8008e4a:	781c      	ldrb	r4, [r3, #0]
 8008e4c:	2c0f      	cmp	r4, #15
 8008e4e:	d8ed      	bhi.n	8008e2c <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8008e50:	2301      	movs	r3, #1
 8008e52:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
  }
 8008e54:	bd70      	pop	{r4, r5, r6, pc}
 8008e56:	bf00      	nop

08008e58 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008e58:	6883      	ldr	r3, [r0, #8]
 8008e5a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008e5e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e62:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008e64:	6883      	ldr	r3, [r0, #8]
 8008e66:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8008e68:	b082      	sub	sp, #8
 8008e6a:	d418      	bmi.n	8008e9e <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8008e6c:	4b24      	ldr	r3, [pc, #144]	; (8008f00 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 8008e6e:	6882      	ldr	r2, [r0, #8]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4924      	ldr	r1, [pc, #144]	; (8008f04 <R3_2_ADCxInit+0xac>)
 8008e74:	099b      	lsrs	r3, r3, #6
 8008e76:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 8008e7a:	fba1 1303 	umull	r1, r3, r1, r3
 8008e7e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8008e82:	099b      	lsrs	r3, r3, #6
 8008e84:	005b      	lsls	r3, r3, #1
 8008e86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008e8a:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8008e8c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008e8e:	9b01      	ldr	r3, [sp, #4]
 8008e90:	b12b      	cbz	r3, 8008e9e <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8008e92:	9b01      	ldr	r3, [sp, #4]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1f9      	bne.n	8008e92 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8008e9e:	6883      	ldr	r3, [r0, #8]
 8008ea0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008ea4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008ea8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008eac:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008eae:	6883      	ldr	r3, [r0, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	dbfc      	blt.n	8008eae <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008eb4:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0
  * following a calibration phase, could have no effect on ADC
  * within certain AHB/ADC clock ratio.
  */
  while (0U == LL_ADC_IsActiveFlag_ADRDY(ADCx))
 8008eb6:	07da      	lsls	r2, r3, #31
 8008eb8:	d408      	bmi.n	8008ecc <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008eba:	4a13      	ldr	r2, [pc, #76]	; (8008f08 <R3_2_ADCxInit+0xb0>)
 8008ebc:	6883      	ldr	r3, [r0, #8]
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	f043 0301 	orr.w	r3, r3, #1
 8008ec4:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008ec6:	6803      	ldr	r3, [r0, #0]
 8008ec8:	07db      	lsls	r3, r3, #31
 8008eca:	d5f7      	bpl.n	8008ebc <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008ecc:	6882      	ldr	r2, [r0, #8]
 8008ece:	490e      	ldr	r1, [pc, #56]	; (8008f08 <R3_2_ADCxInit+0xb0>)
 8008ed0:	400a      	ands	r2, r1
 8008ed2:	f042 0208 	orr.w	r2, r2, #8
 8008ed6:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008ed8:	6882      	ldr	r2, [r0, #8]
 8008eda:	400a      	ands	r2, r1
 8008edc:	f042 0220 	orr.w	r2, r2, #32
 8008ee0:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8008ee2:	68c3      	ldr	r3, [r0, #12]
 8008ee4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ee8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008eec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ef0:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 8008ef2:	6883      	ldr	r3, [r0, #8]
 8008ef4:	400b      	ands	r3, r1
 8008ef6:	f043 0304 	orr.w	r3, r3, #4
 8008efa:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8008efc:	b002      	add	sp, #8
 8008efe:	4770      	bx	lr
 8008f00:	20000428 	.word	0x20000428
 8008f04:	053e2d63 	.word	0x053e2d63
 8008f08:	7fffffc0 	.word	0x7fffffc0

08008f0c <R3_2_GetPhaseCurrents>:
  * @brief  Computes and stores in @p pHdl handler the latest converted motor phase currents in @p Iab ab_t format.
  *
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008f0c:	b1d9      	cbz	r1, 8008f46 <R3_2_GetPhaseCurrents+0x3a>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f0e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8008f12:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
{
 8008f16:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f18:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8008f1a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008f1e:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8008f20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8008f22:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8008f26:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008f2a:	6863      	ldr	r3, [r4, #4]
 8008f2c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008f30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f34:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8008f36:	2a05      	cmp	r2, #5
 8008f38:	f200 80a0 	bhi.w	800907c <R3_2_GetPhaseCurrents+0x170>
 8008f3c:	e8df f002 	tbb	[pc, r2]
 8008f40:	043b3b1d 	.word	0x043b3b1d
 8008f44:	1d04      	.short	0x1d04
 8008f46:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008f48:	6f04      	ldr	r4, [r0, #112]	; 0x70

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8008f4a:	4b50      	ldr	r3, [pc, #320]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008f4c:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008f4e:	429c      	cmp	r4, r3
 8008f50:	db05      	blt.n	8008f5e <R3_2_GetPhaseCurrents+0x52>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8008f52:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008f56:	f2c0 808f 	blt.w	8009078 <R3_2_GetPhaseCurrents+0x16c>
        {
          Iab->a = INT16_MAX;
 8008f5a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008f5e:	800b      	strh	r3, [r1, #0]
        {
          Iab->a = (int16_t)Aux;
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008f60:	6f42      	ldr	r2, [r0, #116]	; 0x74

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8008f62:	4d4a      	ldr	r5, [pc, #296]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008f64:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8008f66:	42aa      	cmp	r2, r5
 8008f68:	da5d      	bge.n	8009026 <R3_2_GetPhaseCurrents+0x11a>

      default:
        break;
    }

    pHandle->_Super.Ia = Iab->a;
 8008f6a:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = -INT16_MAX;
 8008f6e:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008f70:	fa1f f38c 	uxth.w	r3, ip
 8008f74:	f248 0201 	movw	r2, #32769	; 0x8001
 8008f78:	e013      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8008f7a:	6f44      	ldr	r4, [r0, #116]	; 0x74
        if (Aux < -INT16_MAX)
 8008f7c:	4b43      	ldr	r3, [pc, #268]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8008f7e:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008f80:	429c      	cmp	r4, r3
 8008f82:	da46      	bge.n	8009012 <R3_2_GetPhaseCurrents+0x106>
          Iab->b = -INT16_MAX;
 8008f84:	804b      	strh	r3, [r1, #2]
 8008f86:	461c      	mov	r4, r3
 8008f88:	f248 0201 	movw	r2, #32769	; 0x8001
 8008f8c:	461d      	mov	r5, r3
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008f8e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8008f90:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8008f92:	1b1c      	subs	r4, r3, r4
        if (Aux > INT16_MAX)
 8008f94:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008f98:	db22      	blt.n	8008fe0 <R3_2_GetPhaseCurrents+0xd4>
          Iab->a = INT16_MAX;
 8008f9a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008f9e:	800b      	strh	r3, [r1, #0]
 8008fa0:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008fa2:	4413      	add	r3, r2
 8008fa4:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8008fa6:	f8a0 5052 	strh.w	r5, [r0, #82]	; 0x52
    pHandle->_Super.Ia = Iab->a;
 8008faa:	f8a0 c050 	strh.w	ip, [r0, #80]	; 0x50
  }
}
 8008fae:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008fb0:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
}
 8008fb4:	4770      	bx	lr
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008fb6:	6f04      	ldr	r4, [r0, #112]	; 0x70
        if (Aux < -INT16_MAX)
 8008fb8:	4b34      	ldr	r3, [pc, #208]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008fba:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008fbc:	429c      	cmp	r4, r3
 8008fbe:	da1e      	bge.n	8008ffe <R3_2_GetPhaseCurrents+0xf2>
          Iab->a = -INT16_MAX;
 8008fc0:	461c      	mov	r4, r3
 8008fc2:	800b      	strh	r3, [r1, #0]
 8008fc4:	46a4      	mov	ip, r4
 8008fc6:	f248 0301 	movw	r3, #32769	; 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008fca:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8008fcc:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8008fce:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8008fd0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008fd4:	db0c      	blt.n	8008ff0 <R3_2_GetPhaseCurrents+0xe4>
          Iab->b = INT16_MAX;
 8008fd6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8008fda:	804a      	strh	r2, [r1, #2]
 8008fdc:	4615      	mov	r5, r2
 8008fde:	e7e0      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
        else  if (Aux < -INT16_MAX)
 8008fe0:	4e2a      	ldr	r6, [pc, #168]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
 8008fe2:	42b4      	cmp	r4, r6
 8008fe4:	da42      	bge.n	800906c <R3_2_GetPhaseCurrents+0x160>
          Iab->a = -INT16_MAX;
 8008fe6:	800e      	strh	r6, [r1, #0]
 8008fe8:	f248 0301 	movw	r3, #32769	; 0x8001
 8008fec:	46b4      	mov	ip, r6
 8008fee:	e7d8      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
        else  if (Aux < -INT16_MAX)
 8008ff0:	4d26      	ldr	r5, [pc, #152]	; (800908c <R3_2_GetPhaseCurrents+0x180>)
 8008ff2:	42aa      	cmp	r2, r5
 8008ff4:	da36      	bge.n	8009064 <R3_2_GetPhaseCurrents+0x158>
          Iab->b = -INT16_MAX;
 8008ff6:	804d      	strh	r5, [r1, #2]
 8008ff8:	f248 0201 	movw	r2, #32769	; 0x8001
 8008ffc:	e7d1      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
        else  if (Aux > INT16_MAX)
 8008ffe:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8009002:	db29      	blt.n	8009058 <R3_2_GetPhaseCurrents+0x14c>
          Iab->a = INT16_MAX;
 8009004:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009008:	4613      	mov	r3, r2
 800900a:	800a      	strh	r2, [r1, #0]
 800900c:	4614      	mov	r4, r2
 800900e:	4694      	mov	ip, r2
 8009010:	e7db      	b.n	8008fca <R3_2_GetPhaseCurrents+0xbe>
        else  if (Aux > INT16_MAX)
 8009012:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8009016:	db1b      	blt.n	8009050 <R3_2_GetPhaseCurrents+0x144>
          Iab->b = INT16_MAX;
 8009018:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800901c:	461a      	mov	r2, r3
 800901e:	804b      	strh	r3, [r1, #2]
 8009020:	461c      	mov	r4, r3
 8009022:	461d      	mov	r5, r3
 8009024:	e7b3      	b.n	8008f8e <R3_2_GetPhaseCurrents+0x82>
        else  if (Aux > INT16_MAX)
 8009026:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800902a:	db09      	blt.n	8009040 <R3_2_GetPhaseCurrents+0x134>
          Iab->b = INT16_MAX;
 800902c:	f647 73ff 	movw	r3, #32767	; 0x7fff
    pHandle->_Super.Ia = Iab->a;
 8009030:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = INT16_MAX;
 8009034:	804b      	strh	r3, [r1, #2]
 8009036:	461a      	mov	r2, r3
 8009038:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800903a:	fa1f f38c 	uxth.w	r3, ip
 800903e:	e7b0      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
    pHandle->_Super.Ia = Iab->a;
 8009040:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = (int16_t)Aux;
 8009044:	b215      	sxth	r5, r2
 8009046:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009048:	fa1f f38c 	uxth.w	r3, ip
 800904c:	b292      	uxth	r2, r2
 800904e:	e7a8      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
          Iab->b = (int16_t)Aux;
 8009050:	b225      	sxth	r5, r4
 8009052:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009054:	b2a2      	uxth	r2, r4
 8009056:	e79a      	b.n	8008f8e <R3_2_GetPhaseCurrents+0x82>
          Iab->a = (int16_t)Aux;
 8009058:	fa0f fc84 	sxth.w	ip, r4
 800905c:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009060:	b2a3      	uxth	r3, r4
 8009062:	e7b2      	b.n	8008fca <R3_2_GetPhaseCurrents+0xbe>
          Iab->b = (int16_t)Aux;
 8009064:	b215      	sxth	r5, r2
 8009066:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009068:	b292      	uxth	r2, r2
 800906a:	e79a      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
          Iab->a = (int16_t)Aux;
 800906c:	fa0f fc84 	sxth.w	ip, r4
 8009070:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009074:	b2a3      	uxth	r3, r4
 8009076:	e794      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
          Iab->a = (int16_t)Aux;
 8009078:	800c      	strh	r4, [r1, #0]
 800907a:	e771      	b.n	8008f60 <R3_2_GetPhaseCurrents+0x54>
    pHandle->_Super.Ia = Iab->a;
 800907c:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8009080:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009084:	880b      	ldrh	r3, [r1, #0]
 8009086:	884a      	ldrh	r2, [r1, #2]
 8009088:	e78b      	b.n	8008fa2 <R3_2_GetPhaseCurrents+0x96>
 800908a:	bf00      	nop
 800908c:	ffff8001 	.word	0xffff8001

08009090 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8009090:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009092:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8009096:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 800909a:	f880 406a 	strb.w	r4, [r0, #106]	; 0x6a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800909e:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80090a2:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80090a4:	8fc4      	ldrh	r4, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR1, CompareValue);
 80090a6:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80090a8:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80090aa:	f8b0 4040 	ldrh.w	r4, [r0, #64]	; 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80090ae:	f8b0 0042 	ldrh.w	r0, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR2, CompareValue);
 80090b2:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80090b4:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 80090b6:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80090b8:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80090ba:	4904      	ldr	r1, [pc, #16]	; (80090cc <R3_2_SetADCSampPointPolarization+0x3c>)
 80090bc:	685b      	ldr	r3, [r3, #4]
}
 80090be:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80090c2:	420b      	tst	r3, r1
}
 80090c4:	bf14      	ite	ne
 80090c6:	2001      	movne	r0, #1
 80090c8:	2000      	moveq	r0, #0
 80090ca:	4770      	bx	lr
 80090cc:	02000070 	.word	0x02000070

080090d0 <R3_2_HFCurrentsPolarizationAB>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 80090d0:	b341      	cbz	r1, 8009124 <R3_2_HFCurrentsPolarizationAB+0x54>
{
 80090d2:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80090d4:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80090d8:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 80090dc:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80090de:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80090e2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 80090e4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80090e6:	f8d4 4080 	ldr.w	r4, [r4, #128]	; 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 80090ea:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80090ee:	6853      	ldr	r3, [r2, #4]
 80090f0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80090f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090f8:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 80090fa:	f890 c080 	ldrb.w	ip, [r0, #128]	; 0x80
 80090fe:	f1bc 0f0f 	cmp.w	ip, #15
 8009102:	d80b      	bhi.n	800911c <R3_2_HFCurrentsPolarizationAB+0x4c>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8009104:	6f03      	ldr	r3, [r0, #112]	; 0x70
      pHandle-> PhaseBOffset += ADCDataReg2;
 8009106:	6f42      	ldr	r2, [r0, #116]	; 0x74
      pHandle-> PhaseAOffset += ADCDataReg1;
 8009108:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 800910a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
      pHandle-> PhaseBOffset += ADCDataReg2;
 800910e:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8009110:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8009112:	e9c0 421c 	strd	r4, r2, [r0, #112]	; 0x70
      pHandle->PolarizationCounter++;
 8009116:	b2db      	uxtb	r3, r3
 8009118:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800911c:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 800911e:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8009120:	600b      	str	r3, [r1, #0]
}
 8009122:	4770      	bx	lr
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop

08009128 <R3_2_HFCurrentsPolarizationC>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8009128:	b311      	cbz	r1, 8009170 <R3_2_HFCurrentsPolarizationC+0x48>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800912a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800912e:	f890 c081 	ldrb.w	ip, [r0, #129]	; 0x81
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009132:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8009134:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 8009138:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800913a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800913c:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8009140:	6853      	ldr	r3, [r2, #4]
 8009142:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800914a:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800914c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009150:	2b0f      	cmp	r3, #15
 8009152:	d808      	bhi.n	8009166 <R3_2_HFCurrentsPolarizationC+0x3e>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8009154:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
      pHandle-> PhaseCOffset += ADCDataReg2;
 8009158:	6f82      	ldr	r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 800915a:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 800915c:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 800915e:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8009160:	6782      	str	r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 8009162:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8009166:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8009168:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 800916c:	600b      	str	r3, [r1, #0]
}
 800916e:	4770      	bx	lr
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop

08009174 <R3_2_TurnOnLowSides>:
  * @param  ticks: Timer ticks value to be applied
  *                Min value: 0 (low sides ON)
  *                Max value: PWM_PERIOD_CYCLES/2 (low sides OFF)
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
 8009174:	b410      	push	{r4}
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009176:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88

  pHandle->_Super.TurnOnLowSidesAction = true;
 800917a:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800917c:	68a2      	ldr	r2, [r4, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800917e:	f880 306b 	strb.w	r3, [r0, #107]	; 0x6b
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009182:	f06f 0301 	mvn.w	r3, #1
 8009186:	6113      	str	r3, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009188:	6351      	str	r1, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800918a:	6391      	str	r1, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800918c:	63d1      	str	r1, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800918e:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1(TIMx, ticks);
  LL_TIM_OC_SetCompareCH2(TIMx, ticks);
  LL_TIM_OC_SetCompareCH3(TIMx, ticks);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8009190:	07db      	lsls	r3, r3, #31
 8009192:	d5fc      	bpl.n	800918e <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009194:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8009196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800919a:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800919c:	f894 30c0 	ldrb.w	r3, [r4, #192]	; 0xc0
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d10b      	bne.n	80091bc <R3_2_TurnOnLowSides+0x48>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80091a4:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80091a8:	f8b4 00ac 	ldrh.w	r0, [r4, #172]	; 0xac
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80091ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80091ae:	6190      	str	r0, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80091b0:	f8b4 00ae 	ldrh.w	r0, [r4, #174]	; 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80091b4:	f8b4 20b0 	ldrh.w	r2, [r4, #176]	; 0xb0
 80091b8:	6188      	str	r0, [r1, #24]
 80091ba:	619a      	str	r2, [r3, #24]
  else
  {
    /* Nothing to do */
  }
  return;
}
 80091bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop

080091c4 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091c4:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 80091c8:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091cc:	688b      	ldr	r3, [r1, #8]
  pHandle->ADCRegularLocked = true;
 80091ce:	f04f 0c01 	mov.w	ip, #1
{
 80091d2:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked = true;
 80091d4:	f880 c08c 	strb.w	ip, [r0, #140]	; 0x8c
  pHandle->_Super.TurnOnLowSidesAction = false;
 80091d8:	f04f 0c00 	mov.w	ip, #0
 80091dc:	f880 c06b 	strb.w	ip, [r0, #107]	; 0x6b
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 80091e0:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80091e2:	6358      	str	r0, [r3, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 80091e4:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 80091e6:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80091e8:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80091ea:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 80091ee:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80091f0:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80091f2:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80091f4:	07d2      	lsls	r2, r2, #31
 80091f6:	d5fc      	bpl.n	80091f2 <R3_2_SwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80091f8:	f06f 0201 	mvn.w	r2, #1
 80091fc:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80091fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009200:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009204:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009208:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800920c:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800920e:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8009212:	2a02      	cmp	r2, #2
 8009214:	d008      	beq.n	8009228 <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009216:	f06f 0201 	mvn.w	r2, #1
 800921a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800921c:	68da      	ldr	r2, [r3, #12]
 800921e:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 8009222:	bc30      	pop	{r4, r5}
 8009224:	60da      	str	r2, [r3, #12]
 8009226:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8009228:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800922a:	6a0c      	ldr	r4, [r1, #32]
 800922c:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8009230:	f240 5255 	movw	r2, #1365	; 0x555
 8009234:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009236:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800923a:	d007      	beq.n	800924c <R3_2_SwitchOnPWM+0x88>
 800923c:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800923e:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009242:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8009246:	6184      	str	r4, [r0, #24]
 8009248:	6191      	str	r1, [r2, #24]
}
 800924a:	e7e4      	b.n	8009216 <R3_2_SwitchOnPWM+0x52>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800924c:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800924e:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009252:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8009256:	6284      	str	r4, [r0, #40]	; 0x28
 8009258:	6291      	str	r1, [r2, #40]	; 0x28
}
 800925a:	e7dc      	b.n	8009216 <R3_2_SwitchOnPWM+0x52>

0800925c <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800925c:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 8009260:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009262:	68d3      	ldr	r3, [r2, #12]
 8009264:	f023 0301 	bic.w	r3, r3, #1
 8009268:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800926a:	6c53      	ldr	r3, [r2, #68]	; 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE(TIMx);

  pHandle->_Super.TurnOnLowSidesAction = false;
 800926c:	f04f 0c00 	mov.w	ip, #0
 8009270:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009274:	f880 c06b 	strb.w	ip, [r0, #107]	; 0x6b
 8009278:	6453      	str	r3, [r2, #68]	; 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 800927a:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800927e:	b91b      	cbnz	r3, 8009288 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009280:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 8009284:	2b02      	cmp	r3, #2
 8009286:	d00c      	beq.n	80092a2 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009288:	f06f 0301 	mvn.w	r3, #1
 800928c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800928e:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8009290:	07db      	lsls	r3, r3, #31
 8009292:	d5fc      	bpl.n	800928e <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009294:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 8009298:	2300      	movs	r3, #0
 800929a:	6111      	str	r1, [r2, #16]
 800929c:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
 80092a0:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80092a2:	6a0b      	ldr	r3, [r1, #32]
{
 80092a4:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80092a6:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 80092aa:	629c      	str	r4, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80092ac:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80092ae:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
 80092b2:	629c      	str	r4, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80092b4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80092b6:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80092ba:	6299      	str	r1, [r3, #40]	; 0x28
 80092bc:	f06f 0301 	mvn.w	r3, #1
 80092c0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80092c2:	6913      	ldr	r3, [r2, #16]
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80092c4:	07d9      	lsls	r1, r3, #31
 80092c6:	d5fc      	bpl.n	80092c2 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80092c8:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 80092cc:	2300      	movs	r3, #0
 80092ce:	6111      	str	r1, [r2, #16]
}
 80092d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked = false;
 80092d4:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
}
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop

080092dc <R3_2_RLGetPhaseCurrents>:
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 80092dc:	b329      	cbz	r1, 800932a <R3_2_RLGetPhaseCurrents+0x4e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80092de:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 80092e2:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80092e4:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80092e6:	6863      	ldr	r3, [r4, #4]
 80092e8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80092ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092f0:	6063      	str	r3, [r4, #4]
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 80092f2:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 80092f6:	6f43      	ldr	r3, [r0, #116]	; 0x74

    /* Check saturation */
    if (wAux > -INT16_MAX)
 80092f8:	480e      	ldr	r0, [pc, #56]	; (8009334 <R3_2_RLGetPhaseCurrents+0x58>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 80092fa:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80092fe:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8009300:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8009304:	1a9b      	subs	r3, r3, r2
    if (wAux > -INT16_MAX)
 8009306:	4283      	cmp	r3, r0
 8009308:	da09      	bge.n	800931e <R3_2_RLGetPhaseCurrents+0x42>
 800930a:	4b0b      	ldr	r3, [pc, #44]	; (8009338 <R3_2_RLGetPhaseCurrents+0x5c>)
    }

    pStator_Currents->a = (int16_t)wAux;
    pStator_Currents->b = (int16_t)wAux;
  }
}
 800930c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8009310:	2200      	movs	r2, #0
 8009312:	f363 020f 	bfi	r2, r3, #0, #16
 8009316:	f363 421f 	bfi	r2, r3, #16, #16
 800931a:	600a      	str	r2, [r1, #0]
}
 800931c:	4770      	bx	lr
      if (wAux < INT16_MAX)
 800931e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8009322:	4293      	cmp	r3, r2
 8009324:	dc02      	bgt.n	800932c <R3_2_RLGetPhaseCurrents+0x50>
    pStator_Currents->a = (int16_t)wAux;
 8009326:	b21b      	sxth	r3, r3
 8009328:	e7f0      	b.n	800930c <R3_2_RLGetPhaseCurrents+0x30>
 800932a:	4770      	bx	lr
 800932c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8009330:	e7ec      	b.n	800930c <R3_2_RLGetPhaseCurrents+0x30>
 8009332:	bf00      	nop
 8009334:	ffff8002 	.word	0xffff8002
 8009338:	ffff8001 	.word	0xffff8001

0800933c <R3_2_RLTurnOnLowSides>:
  * @param  ticks: Duty cycle of the boot capacitors charge, specific to motor.
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800933c:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88

  pHandle->ADCRegularLocked = true;
 8009340:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009342:	688a      	ldr	r2, [r1, #8]
{
 8009344:	b410      	push	{r4}
  pHandle->ADCRegularLocked = true;
 8009346:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800934a:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800934c:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009350:	6354      	str	r4, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009352:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8009354:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8009356:	07db      	lsls	r3, r3, #31
 8009358:	d5fc      	bpl.n	8009354 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800935a:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800935c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009360:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009362:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 8009366:	2b02      	cmp	r3, #2
 8009368:	d10b      	bne.n	8009382 <R3_2_RLTurnOnLowSides+0x46>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800936a:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800936e:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009372:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009374:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009376:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800937a:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 800937e:	6284      	str	r4, [r0, #40]	; 0x28
 8009380:	629a      	str	r2, [r3, #40]	; 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 8009382:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009386:	4770      	bx	lr

08009388 <R3_2_RLSwitchOnPWM>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 8009388:	2800      	cmp	r0, #0
 800938a:	d04c      	beq.n	8009426 <R3_2_RLSwitchOnPWM+0x9e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800938c:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 8009390:	2201      	movs	r2, #1
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009392:	688b      	ldr	r3, [r1, #8]
{
 8009394:	b4f0      	push	{r4, r5, r6, r7}
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8009396:	e9d1 5400 	ldrd	r5, r4, [r1]
    pHandle->ADCRegularLocked=true;
 800939a:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800939e:	f06f 0201 	mvn.w	r2, #1
 80093a2:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80093a4:	691a      	ldr	r2, [r3, #16]
    /* wait for a new PWM period */
    LL_TIM_ClearFlag_UPDATE(TIMx);
    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80093a6:	07d6      	lsls	r6, r2, #31
 80093a8:	d5fc      	bpl.n	80093a4 <R3_2_RLSwitchOnPWM+0x1c>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 80093aa:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80093ae:	f06f 0601 	mvn.w	r6, #1
 80093b2:	611e      	str	r6, [r3, #16]
 80093b4:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80093b6:	2601      	movs	r6, #1
 80093b8:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 80093ba:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80093bc:	691a      	ldr	r2, [r3, #16]

    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80093be:	07d2      	lsls	r2, r2, #31
 80093c0:	d5fc      	bpl.n	80093bc <R3_2_RLSwitchOnPWM+0x34>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80093c2:	68da      	ldr	r2, [r3, #12]
 80093c4:	f042 0201 	orr.w	r2, r2, #1
 80093c8:	60da      	str	r2, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 80093ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80093d0:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80093d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80093d8:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 80093da:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 80093de:	2a02      	cmp	r2, #2
 80093e0:	d00f      	beq.n	8009402 <R3_2_RLSwitchOnPWM+0x7a>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 80093e2:	2303      	movs	r3, #3
 80093e4:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
  MODIFY_REG(ADCx->CR,
 80093e8:	68aa      	ldr	r2, [r5, #8]
 80093ea:	4913      	ldr	r1, [pc, #76]	; (8009438 <R3_2_RLSwitchOnPWM+0xb0>)
 80093ec:	400a      	ands	r2, r1
 80093ee:	f042 0208 	orr.w	r2, r2, #8
 80093f2:	60aa      	str	r2, [r5, #8]
 80093f4:	68a3      	ldr	r3, [r4, #8]
 80093f6:	400b      	ands	r3, r1
 80093f8:	f043 0308 	orr.w	r3, r3, #8
 80093fc:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 80093fe:	bcf0      	pop	{r4, r5, r6, r7}
 8009400:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8009402:	6a1a      	ldr	r2, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009404:	6a0e      	ldr	r6, [r1, #32]
 8009406:	f8b1 70ac 	ldrh.w	r7, [r1, #172]	; 0xac
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800940a:	f240 5355 	movw	r3, #1365	; 0x555
 800940e:	421a      	tst	r2, r3
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009410:	e9d1 2309 	ldrd	r2, r3, [r1, #36]	; 0x24
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8009414:	d008      	beq.n	8009428 <R3_2_RLSwitchOnPWM+0xa0>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009416:	61b7      	str	r7, [r6, #24]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009418:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	; 0xae
 800941c:	6196      	str	r6, [r2, #24]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800941e:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 8009422:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009424:	e7dd      	b.n	80093e2 <R3_2_RLSwitchOnPWM+0x5a>
 8009426:	4770      	bx	lr
  WRITE_REG(GPIOx->BRR, PinMask);
 8009428:	62b7      	str	r7, [r6, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800942a:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	; 0xae
 800942e:	6296      	str	r6, [r2, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009430:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8009434:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009436:	e7d4      	b.n	80093e2 <R3_2_RLSwitchOnPWM+0x5a>
 8009438:	7fffffc0 	.word	0x7fffffc0

0800943c <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800943c:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8009440:	b510      	push	{r4, lr}
 8009442:	f00c 0c3c 	and.w	ip, ip, #60	; 0x3c
 8009446:	f101 0e08 	add.w	lr, r1, #8
 800944a:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800944c:	f85c 300e 	ldr.w	r3, [ip, lr]
 8009450:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009454:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009458:	431a      	orrs	r2, r3
 800945a:	f84c 200e 	str.w	r2, [ip, lr]
  SET_BIT(DACx->SWTRIGR,
 800945e:	684a      	ldr	r2, [r1, #4]
 8009460:	f000 0303 	and.w	r3, r0, #3
 8009464:	4313      	orrs	r3, r2
 8009466:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8009468:	680a      	ldr	r2, [r1, #0]
 800946a:	2301      	movs	r3, #1
 800946c:	f000 0010 	and.w	r0, r0, #16
 8009470:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8009474:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8009478:	4b14      	ldr	r3, [pc, #80]	; (80094cc <R3_2_SetAOReferenceVoltage+0x90>)
 800947a:	d013      	beq.n	80094a4 <R3_2_SetAOReferenceVoltage+0x68>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4c14      	ldr	r4, [pc, #80]	; (80094d0 <R3_2_SetAOReferenceVoltage+0x94>)
  SET_BIT(DACx->CR,
 8009480:	680a      	ldr	r2, [r1, #0]
 8009482:	fba4 4303 	umull	r4, r3, r4, r3
 8009486:	0cdb      	lsrs	r3, r3, #19
 8009488:	00db      	lsls	r3, r3, #3
 800948a:	4310      	orrs	r0, r2
 800948c:	6008      	str	r0, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 800948e:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 8009490:	9b00      	ldr	r3, [sp, #0]
 8009492:	b12b      	cbz	r3, 80094a0 <R3_2_SetAOReferenceVoltage+0x64>
      wait_loop_index--;
 8009494:	9b00      	ldr	r3, [sp, #0]
 8009496:	3b01      	subs	r3, #1
 8009498:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800949a:	9b00      	ldr	r3, [sp, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1f9      	bne.n	8009494 <R3_2_SetAOReferenceVoltage+0x58>
}
 80094a0:	b002      	add	sp, #8
 80094a2:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80094a4:	4a0a      	ldr	r2, [pc, #40]	; (80094d0 <R3_2_SetAOReferenceVoltage+0x94>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	fba2 2303 	umull	r2, r3, r2, r3
 80094ac:	0cdb      	lsrs	r3, r3, #19
 80094ae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80094b2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80094b4:	9b01      	ldr	r3, [sp, #4]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d0f2      	beq.n	80094a0 <R3_2_SetAOReferenceVoltage+0x64>
      wait_loop_index--;
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	3b01      	subs	r3, #1
 80094be:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80094c0:	9b01      	ldr	r3, [sp, #4]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1f9      	bne.n	80094ba <R3_2_SetAOReferenceVoltage+0x7e>
}
 80094c6:	b002      	add	sp, #8
 80094c8:	bd10      	pop	{r4, pc}
 80094ca:	bf00      	nop
 80094cc:	20000428 	.word	0x20000428
 80094d0:	431bde83 	.word	0x431bde83

080094d4 <R3_2_Init>:
  if (MC_NULL == pHandle)
 80094d4:	2800      	cmp	r0, #0
 80094d6:	f000 80fc 	beq.w	80096d2 <R3_2_Init+0x1fe>
{
 80094da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80094de:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 80094e2:	681f      	ldr	r7, [r3, #0]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80094e4:	685e      	ldr	r6, [r3, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80094e6:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80094e8:	689c      	ldr	r4, [r3, #8]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 80094ea:	f8d3 a014 	ldr.w	sl, [r3, #20]
 80094ee:	4605      	mov	r5, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80094f0:	e9d3 e00b 	ldrd	lr, r0, [r3, #44]	; 0x2c
{
 80094f4:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80094f6:	2104      	movs	r1, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80094f8:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80094fc:	9001      	str	r0, [sp, #4]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80094fe:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009500:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8009502:	e9d3 cb03 	ldrd	ip, fp, [r3, #12]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8009506:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009508:	9003      	str	r0, [sp, #12]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800950a:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
 800950e:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8009510:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8009512:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8009514:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8009516:	f022 0220 	bic.w	r2, r2, #32
 800951a:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800951c:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800951e:	6872      	ldr	r2, [r6, #4]
 8009520:	f022 0204 	bic.w	r2, r2, #4
 8009524:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8009526:	6031      	str	r1, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8009528:	6872      	ldr	r2, [r6, #4]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800952a:	498f      	ldr	r1, [pc, #572]	; (8009768 <R3_2_Init+0x294>)
 800952c:	f022 0220 	bic.w	r2, r2, #32
 8009530:	6072      	str	r2, [r6, #4]
      if (TIM1 ==  TIMx)
 8009532:	4a8e      	ldr	r2, [pc, #568]	; (800976c <R3_2_Init+0x298>)
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8009534:	6030      	str	r0, [r6, #0]
 8009536:	4294      	cmp	r4, r2
 8009538:	690a      	ldr	r2, [r1, #16]
 800953a:	bf0c      	ite	eq
 800953c:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 8009540:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 8009544:	610a      	str	r2, [r1, #16]
      if (OPAMPParams != NULL)
 8009546:	f1bc 0f00 	cmp.w	ip, #0
 800954a:	d011      	beq.n	8009570 <R3_2_Init+0x9c>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800954c:	e9dc 0103 	ldrd	r0, r1, [ip, #12]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8009550:	6802      	ldr	r2, [r0, #0]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 8009552:	f8dc c024 	ldr.w	ip, [ip, #36]	; 0x24
 8009556:	f042 0201 	orr.w	r2, r2, #1
 800955a:	6002      	str	r2, [r0, #0]
 800955c:	680a      	ldr	r2, [r1, #0]
 800955e:	f042 0201 	orr.w	r2, r2, #1
 8009562:	600a      	str	r2, [r1, #0]
 8009564:	f8dc 2000 	ldr.w	r2, [ip]
 8009568:	f042 0201 	orr.w	r2, r2, #1
 800956c:	f8cc 2000 	str.w	r2, [ip]
      if (COMP_OCPAx != NULL)
 8009570:	f1bb 0f00 	cmp.w	fp, #0
 8009574:	d018      	beq.n	80095a8 <R3_2_Init+0xd4>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 8009576:	f893 20c3 	ldrb.w	r2, [r3, #195]	; 0xc3
 800957a:	2a01      	cmp	r2, #1
 800957c:	d008      	beq.n	8009590 <R3_2_Init+0xbc>
 800957e:	f1be 0f00 	cmp.w	lr, #0
 8009582:	d005      	beq.n	8009590 <R3_2_Init+0xbc>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 8009584:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8009588:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800958a:	4671      	mov	r1, lr
 800958c:	f7ff ff56 	bl	800943c <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8009590:	f8db 3000 	ldr.w	r3, [fp]
 8009594:	f043 0301 	orr.w	r3, r3, #1
 8009598:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800959c:	f8db 3000 	ldr.w	r3, [fp]
 80095a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80095a4:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPBx != NULL)
 80095a8:	f1ba 0f00 	cmp.w	sl, #0
 80095ac:	d019      	beq.n	80095e2 <R3_2_Init+0x10e>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 80095ae:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80095b2:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 80095b6:	2a01      	cmp	r2, #1
 80095b8:	d007      	beq.n	80095ca <R3_2_Init+0xf6>
 80095ba:	9a01      	ldr	r2, [sp, #4]
 80095bc:	b12a      	cbz	r2, 80095ca <R3_2_Init+0xf6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 80095be:	4611      	mov	r1, r2
 80095c0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80095c2:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80095c6:	f7ff ff39 	bl	800943c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80095ca:	f8da 3000 	ldr.w	r3, [sl]
 80095ce:	f043 0301 	orr.w	r3, r3, #1
 80095d2:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80095d6:	f8da 3000 	ldr.w	r3, [sl]
 80095da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80095de:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OCPCx != NULL)
 80095e2:	f1b9 0f00 	cmp.w	r9, #0
 80095e6:	d019      	beq.n	800961c <R3_2_Init+0x148>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 80095e8:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80095ec:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 80095f0:	2a01      	cmp	r2, #1
 80095f2:	d007      	beq.n	8009604 <R3_2_Init+0x130>
 80095f4:	9a02      	ldr	r2, [sp, #8]
 80095f6:	b12a      	cbz	r2, 8009604 <R3_2_Init+0x130>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 80095f8:	4611      	mov	r1, r2
 80095fa:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80095fc:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8009600:	f7ff ff1c 	bl	800943c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8009604:	f8d9 3000 	ldr.w	r3, [r9]
 8009608:	f043 0301 	orr.w	r3, r3, #1
 800960c:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009610:	f8d9 3000 	ldr.w	r3, [r9]
 8009614:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009618:	f8c9 3000 	str.w	r3, [r9]
      if (COMP_OVPx != NULL)
 800961c:	f1b8 0f00 	cmp.w	r8, #0
 8009620:	d019      	beq.n	8009656 <R3_2_Init+0x182>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8009622:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009626:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 800962a:	2a01      	cmp	r2, #1
 800962c:	d007      	beq.n	800963e <R3_2_Init+0x16a>
 800962e:	9a03      	ldr	r2, [sp, #12]
 8009630:	b12a      	cbz	r2, 800963e <R3_2_Init+0x16a>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8009632:	4611      	mov	r1, r2
 8009634:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8009636:	f8b3 20be 	ldrh.w	r2, [r3, #190]	; 0xbe
 800963a:	f7ff feff 	bl	800943c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800963e:	f8d8 3000 	ldr.w	r3, [r8]
 8009642:	f043 0301 	orr.w	r3, r3, #1
 8009646:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800964a:	f8d8 3000 	ldr.w	r3, [r8]
 800964e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009652:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009656:	68bb      	ldr	r3, [r7, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_1))
 8009658:	07d9      	lsls	r1, r3, #31
 800965a:	d56a      	bpl.n	8009732 <R3_2_Init+0x25e>
 800965c:	68b3      	ldr	r3, [r6, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_2))
 800965e:	07da      	lsls	r2, r3, #31
 8009660:	d563      	bpl.n	800972a <R3_2_Init+0x256>
  volatile uint32_t Brk2Timeout = 1000;
 8009662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009666:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009668:	6823      	ldr	r3, [r4, #0]
  if (2U == pHandle->pParams_str->FreqRatio)
 800966a:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 800966e:	f023 0301 	bic.w	r3, r3, #1
 8009672:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009674:	6863      	ldr	r3, [r4, #4]
 8009676:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800967a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800967e:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009680:	69a3      	ldr	r3, [r4, #24]
 8009682:	f043 0308 	orr.w	r3, r3, #8
 8009686:	61a3      	str	r3, [r4, #24]
 8009688:	69a3      	ldr	r3, [r4, #24]
 800968a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800968e:	61a3      	str	r3, [r4, #24]
 8009690:	69e3      	ldr	r3, [r4, #28]
 8009692:	f043 0308 	orr.w	r3, r3, #8
 8009696:	61e3      	str	r3, [r4, #28]
 8009698:	69e3      	ldr	r3, [r4, #28]
 800969a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800969e:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80096a0:	6963      	ldr	r3, [r4, #20]
 80096a2:	f043 0301 	orr.w	r3, r3, #1
 80096a6:	6163      	str	r3, [r4, #20]
 80096a8:	f892 30c7 	ldrb.w	r3, [r2, #199]	; 0xc7
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d011      	beq.n	80096d4 <R3_2_Init+0x200>
    if (M1 == pHandle->_Super.Motor)
 80096b0:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
 80096b4:	b9b3      	cbnz	r3, 80096e4 <R3_2_Init+0x210>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 80096b6:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d00e      	beq.n	80096dc <R3_2_Init+0x208>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 80096be:	2b03      	cmp	r3, #3
 80096c0:	d110      	bne.n	80096e4 <R3_2_Init+0x210>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80096c2:	2101      	movs	r1, #1
 80096c4:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80096c6:	6961      	ldr	r1, [r4, #20]
 80096c8:	f041 0101 	orr.w	r1, r1, #1
 80096cc:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80096ce:	6323      	str	r3, [r4, #48]	; 0x30
}
 80096d0:	e008      	b.n	80096e4 <R3_2_Init+0x210>
 80096d2:	4770      	bx	lr
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 80096d4:	f892 30c8 	ldrb.w	r3, [r2, #200]	; 0xc8
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d039      	beq.n	8009750 <R3_2_Init+0x27c>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 80096dc:	f8b5 307c 	ldrh.w	r3, [r5, #124]	; 0x7c
 80096e0:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 80096e2:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80096e4:	f06f 0380 	mvn.w	r3, #128	; 0x80
 80096e8:	6123      	str	r3, [r4, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 80096ea:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 80096ee:	b17b      	cbz	r3, 8009710 <R3_2_Init+0x23c>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80096f0:	6923      	ldr	r3, [r4, #16]
 80096f2:	05db      	lsls	r3, r3, #23
 80096f4:	d52a      	bpl.n	800974c <R3_2_Init+0x278>
    while ((Brk2Timeout != 0u) && (1U == result))
 80096f6:	9b05      	ldr	r3, [sp, #20]
 80096f8:	b153      	cbz	r3, 8009710 <R3_2_Init+0x23c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80096fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80096fe:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 8009700:	9b05      	ldr	r3, [sp, #20]
 8009702:	3b01      	subs	r3, #1
 8009704:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8009706:	6923      	ldr	r3, [r4, #16]
 8009708:	f413 7f80 	tst.w	r3, #256	; 0x100
    while ((Brk2Timeout != 0u) && (1U == result))
 800970c:	9b05      	ldr	r3, [sp, #20]
 800970e:	d11a      	bne.n	8009746 <R3_2_Init+0x272>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8009710:	68e3      	ldr	r3, [r4, #12]
 8009712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009716:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8009718:	6a23      	ldr	r3, [r4, #32]
 800971a:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800971e:	f043 0305 	orr.w	r3, r3, #5
 8009722:	6223      	str	r3, [r4, #32]
}
 8009724:	b007      	add	sp, #28
 8009726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 800972a:	4630      	mov	r0, r6
 800972c:	f7ff fb94 	bl	8008e58 <R3_2_ADCxInit>
 8009730:	e797      	b.n	8009662 <R3_2_Init+0x18e>
        R3_2_ADCxInit(ADCx_1);
 8009732:	4638      	mov	r0, r7
 8009734:	f7ff fb90 	bl	8008e58 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8009738:	2340      	movs	r3, #64	; 0x40
 800973a:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009742:	607b      	str	r3, [r7, #4]
}
 8009744:	e78a      	b.n	800965c <R3_2_Init+0x188>
    while ((Brk2Timeout != 0u) && (1U == result))
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1d9      	bne.n	80096fe <R3_2_Init+0x22a>
 800974a:	e7e1      	b.n	8009710 <R3_2_Init+0x23c>
 800974c:	9b05      	ldr	r3, [sp, #20]
 800974e:	e7df      	b.n	8009710 <R3_2_Init+0x23c>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8009750:	f892 10c1 	ldrb.w	r1, [r2, #193]	; 0xc1
 8009754:	2903      	cmp	r1, #3
 8009756:	d1c1      	bne.n	80096dc <R3_2_Init+0x208>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009758:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800975a:	6963      	ldr	r3, [r4, #20]
 800975c:	f043 0301 	orr.w	r3, r3, #1
 8009760:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009762:	6321      	str	r1, [r4, #48]	; 0x30
}
 8009764:	e7ba      	b.n	80096dc <R3_2_Init+0x208>
 8009766:	bf00      	nop
 8009768:	e0042000 	.word	0xe0042000
 800976c:	40012c00 	.word	0x40012c00

08009770 <R3_2_SetOffsetCalib>:
{
 8009770:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8009772:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8009776:	680b      	ldr	r3, [r1, #0]
 8009778:	6703      	str	r3, [r0, #112]	; 0x70
  pHdl->offsetCalibStatus = true;
 800977a:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 800977c:	e9c0 421d 	strd	r4, r2, [r0, #116]	; 0x74
  pHdl->offsetCalibStatus = true;
 8009780:	f880 306e 	strb.w	r3, [r0, #110]	; 0x6e
}
 8009784:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009788:	4770      	bx	lr
 800978a:	bf00      	nop

0800978c <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 800978c:	e9d0 231d 	ldrd	r2, r3, [r0, #116]	; 0x74
 8009790:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8009792:	608b      	str	r3, [r1, #8]
 8009794:	e9c1 0200 	strd	r0, r2, [r1]
}
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop

0800979c <R3_2_CurrentReadingPolarization>:
{
 800979c:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800979e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  if (true == pHandle->_Super.offsetCalibStatus)
 80097a2:	f890 206e 	ldrb.w	r2, [r0, #110]	; 0x6e
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80097a6:	e9d3 7600 	ldrd	r7, r6, [r3]
{
 80097aa:	b085      	sub	sp, #20
 80097ac:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 80097ae:	b1aa      	cbz	r2, 80097dc <R3_2_CurrentReadingPolarization+0x40>
  MODIFY_REG(ADCx->CR,
 80097b0:	68ba      	ldr	r2, [r7, #8]
 80097b2:	494f      	ldr	r1, [pc, #316]	; (80098f0 <R3_2_CurrentReadingPolarization+0x154>)
 80097b4:	400a      	ands	r2, r1
 80097b6:	f042 0208 	orr.w	r2, r2, #8
 80097ba:	60ba      	str	r2, [r7, #8]
 80097bc:	68b3      	ldr	r3, [r6, #8]
 80097be:	400b      	ands	r3, r1
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80097c0:	2280      	movs	r2, #128	; 0x80
 80097c2:	f043 0308 	orr.w	r3, r3, #8
 80097c6:	60b3      	str	r3, [r6, #8]
 80097c8:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
  pHandle->_Super.Sector = SECTOR_5;
 80097cc:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 80097ce:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 80097d0:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  pHandle->BrakeActionLock = false;
 80097d4:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 80097d8:	b005      	add	sp, #20
 80097da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80097dc:	689d      	ldr	r5, [r3, #8]
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80097de:	6803      	ldr	r3, [r0, #0]
 80097e0:	9302      	str	r3, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80097e2:	6943      	ldr	r3, [r0, #20]
 80097e4:	9303      	str	r3, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 80097e6:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
  CLEAR_BIT(TIMx->CCER, Channels);
 80097ea:	6a2b      	ldr	r3, [r5, #32]
    pHandle->PhaseCOffset = 0U;
 80097ec:	6782      	str	r2, [r0, #120]	; 0x78
 80097ee:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 80097f2:	f023 0305 	bic.w	r3, r3, #5
    pHandle->PhaseBOffset = 0U;
 80097f6:	e9c0 221c 	strd	r2, r2, [r0, #112]	; 0x70
 80097fa:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 80097fc:	2304      	movs	r3, #4
 80097fe:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_5;   
 8009802:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8009806:	4b3b      	ldr	r3, [pc, #236]	; (80098f4 <R3_2_CurrentReadingPolarization+0x158>)
 8009808:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800980a:	4b3b      	ldr	r3, [pc, #236]	; (80098f8 <R3_2_CurrentReadingPolarization+0x15c>)
 800980c:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800980e:	2380      	movs	r3, #128	; 0x80
 8009810:	f8a0 307e 	strh.w	r3, [r0, #126]	; 0x7e
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8009814:	f7ff fcd6 	bl	80091c4 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 8009818:	4a38      	ldr	r2, [pc, #224]	; (80098fc <R3_2_CurrentReadingPolarization+0x160>)
 800981a:	686b      	ldr	r3, [r5, #4]
 800981c:	4013      	ands	r3, r2
 800981e:	2b70      	cmp	r3, #112	; 0x70
 8009820:	d1fb      	bne.n	800981a <R3_2_CurrentReadingPolarization+0x7e>
 8009822:	68ba      	ldr	r2, [r7, #8]
 8009824:	4932      	ldr	r1, [pc, #200]	; (80098f0 <R3_2_CurrentReadingPolarization+0x154>)
 8009826:	400a      	ands	r2, r1
 8009828:	f042 0208 	orr.w	r2, r2, #8
 800982c:	60ba      	str	r2, [r7, #8]
 800982e:	68b3      	ldr	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 8009830:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8009834:	400b      	ands	r3, r1
 8009836:	f043 0308 	orr.w	r3, r3, #8
 800983a:	60b3      	str	r3, [r6, #8]
 800983c:	f104 0144 	add.w	r1, r4, #68	; 0x44
 8009840:	f104 0380 	add.w	r3, r4, #128	; 0x80
 8009844:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8009848:	4628      	mov	r0, r5
 800984a:	e9cd 1300 	strd	r1, r3, [sp]
 800984e:	f7ff fae5 	bl	8008e1c <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8009852:	4620      	mov	r0, r4
 8009854:	f7ff fd02 	bl	800925c <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 8009858:	2200      	movs	r2, #0
 800985a:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  pHandle->PolarizationSector=SECTOR_1;
 800985e:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_1;   
 8009862:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8009866:	4a26      	ldr	r2, [pc, #152]	; (8009900 <R3_2_CurrentReadingPolarization+0x164>)
 8009868:	6022      	str	r2, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800986a:	4620      	mov	r0, r4
 800986c:	f7ff fcaa 	bl	80091c4 <R3_2_SwitchOnPWM>
    waitForPolarizationEnd(TIMx,
 8009870:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8009874:	9b01      	ldr	r3, [sp, #4]
 8009876:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 800987a:	9900      	ldr	r1, [sp, #0]
 800987c:	4628      	mov	r0, r5
 800987e:	f7ff facd 	bl	8008e1c <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8009882:	4620      	mov	r0, r4
 8009884:	f7ff fcea 	bl	800925c <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8009888:	e9d4 121c 	ldrd	r1, r2, [r4, #112]	; 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800988c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800988e:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8009890:	0912      	lsrs	r2, r2, #4
 8009892:	e9c4 121c 	strd	r1, r2, [r4, #112]	; 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8009896:	091b      	lsrs	r3, r3, #4
 8009898:	67a3      	str	r3, [r4, #120]	; 0x78
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800989a:	9902      	ldr	r1, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800989c:	9a03      	ldr	r2, [sp, #12]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800989e:	69ab      	ldr	r3, [r5, #24]
 80098a0:	6162      	str	r2, [r4, #20]
 80098a2:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 80098a6:	2001      	movs	r0, #1
 80098a8:	f884 006e 	strb.w	r0, [r4, #110]	; 0x6e
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80098ac:	6021      	str	r1, [r4, #0]
 80098ae:	61ab      	str	r3, [r5, #24]
 80098b0:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 80098b2:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80098b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80098ba:	61aa      	str	r2, [r5, #24]
 80098bc:	69ea      	ldr	r2, [r5, #28]
 80098be:	f022 0208 	bic.w	r2, r2, #8
 80098c2:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80098c4:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80098c6:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80098c8:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80098ca:	69ab      	ldr	r3, [r5, #24]
 80098cc:	f043 0308 	orr.w	r3, r3, #8
 80098d0:	61ab      	str	r3, [r5, #24]
 80098d2:	69ab      	ldr	r3, [r5, #24]
 80098d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80098d8:	61ab      	str	r3, [r5, #24]
 80098da:	69eb      	ldr	r3, [r5, #28]
 80098dc:	f043 0308 	orr.w	r3, r3, #8
 80098e0:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 80098e2:	6a2b      	ldr	r3, [r5, #32]
 80098e4:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 80098e8:	f043 0305 	orr.w	r3, r3, #5
 80098ec:	622b      	str	r3, [r5, #32]
}
 80098ee:	e76d      	b.n	80097cc <R3_2_CurrentReadingPolarization+0x30>
 80098f0:	7fffffc0 	.word	0x7fffffc0
 80098f4:	080090d1 	.word	0x080090d1
 80098f8:	08009091 	.word	0x08009091
 80098fc:	02000070 	.word	0x02000070
 8009900:	08009129 	.word	0x08009129

08009904 <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 8009904:	2800      	cmp	r0, #0
 8009906:	d03a      	beq.n	800997e <R3_2_SetADCSampPointSectX+0x7a>
{
 8009908:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 800990a:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800990e:	f8b0 e07c 	ldrh.w	lr, [r0, #124]	; 0x7c
 8009912:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 8009916:	ebae 0203 	sub.w	r2, lr, r3
 800991a:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	; 0xb2
 800991e:	b292      	uxth	r2, r2
 8009920:	42a2      	cmp	r2, r4
 8009922:	d916      	bls.n	8009952 <R3_2_SetADCSampPointSectX+0x4e>
      pHandle->_Super.Sector = SECTOR_5;
 8009924:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8009926:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800992a:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800992e:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009930:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8009932:	8fc5      	ldrh	r5, [r0, #62]	; 0x3e
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8009934:	f8b0 4040 	ldrh.w	r4, [r0, #64]	; 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8009938:	f8b0 1042 	ldrh.w	r1, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 800993c:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800993e:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009940:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009942:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009944:	6852      	ldr	r2, [r2, #4]
 8009946:	4b11      	ldr	r3, [pc, #68]	; (800998c <R3_2_SetADCSampPointSectX+0x88>)
 8009948:	421a      	tst	r2, r3
    returnValue = 0U;
 800994a:	bf14      	ite	ne
 800994c:	2001      	movne	r0, #1
 800994e:	2000      	moveq	r0, #0
}
 8009950:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8009952:	f8b0 c048 	ldrh.w	ip, [r0, #72]	; 0x48
 8009956:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 800995a:	fa1f fc8c 	uxth.w	ip, ip
 800995e:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8009962:	d80d      	bhi.n	8009980 <R3_2_SetADCSampPointSectX+0x7c>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8009964:	4423      	add	r3, r4
 8009966:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8009968:	459e      	cmp	lr, r3
 800996a:	d8e1      	bhi.n	8009930 <R3_2_SetADCSampPointSectX+0x2c>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800996c:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800996e:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8009972:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8009976:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800997a:	b29b      	uxth	r3, r3
 800997c:	e7d8      	b.n	8009930 <R3_2_SetADCSampPointSectX+0x2c>
}
 800997e:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8009980:	f8b1 20b6 	ldrh.w	r2, [r1, #182]	; 0xb6
 8009984:	1a9b      	subs	r3, r3, r2
 8009986:	b29b      	uxth	r3, r3
 8009988:	e7d2      	b.n	8009930 <R3_2_SetADCSampPointSectX+0x2c>
 800998a:	bf00      	nop
 800998c:	02000070 	.word	0x02000070

08009990 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 8009990:	4602      	mov	r2, r0
 8009992:	2800      	cmp	r0, #0
 8009994:	d043      	beq.n	8009a1e <R3_2_TIMx_UP_IRQHandler+0x8e>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009996:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
{
 800999a:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800999c:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    if (OPAMPParams != NULL)
 80099a0:	2c00      	cmp	r4, #0
 80099a2:	d036      	beq.n	8009a12 <R3_2_TIMx_UP_IRQHandler+0x82>
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 80099a4:	f890 c06a 	ldrb.w	ip, [r0, #106]	; 0x6a
 80099a8:	eb01 038c 	add.w	r3, r1, ip, lsl #2
 80099ac:	46e6      	mov	lr, ip
 80099ae:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80099b0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1fc      	bne.n	80099b0 <R3_2_TIMx_UP_IRQHandler+0x20>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 80099b6:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 80099ba:	6bde      	ldr	r6, [r3, #60]	; 0x3c
      if (OpampConfig != OPAMP_UNCHANGED)
 80099bc:	1c77      	adds	r7, r6, #1
 80099be:	d005      	beq.n	80099cc <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 80099c0:	68df      	ldr	r7, [r3, #12]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 80099c2:	683c      	ldr	r4, [r7, #0]
 80099c4:	f424 7486 	bic.w	r4, r4, #268	; 0x10c
 80099c8:	4334      	orrs	r4, r6
 80099ca:	603c      	str	r4, [r7, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 80099cc:	6d5c      	ldr	r4, [r3, #84]	; 0x54
      if (OpampConfig != OPAMP_UNCHANGED)
 80099ce:	1c66      	adds	r6, r4, #1
 80099d0:	d005      	beq.n	80099de <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 80099d2:	6a5e      	ldr	r6, [r3, #36]	; 0x24
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 80099d4:	6833      	ldr	r3, [r6, #0]
 80099d6:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 80099da:	4323      	orrs	r3, r4
 80099dc:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80099de:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 80099e2:	f8b2 307e 	ldrh.w	r3, [r2, #126]	; 0x7e
 80099e6:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
 80099e8:	431c      	orrs	r4, r3
 80099ea:	64c4      	str	r4, [r0, #76]	; 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80099ec:	6e48      	ldr	r0, [r1, #100]	; 0x64
 80099ee:	f8d1 1094 	ldr.w	r1, [r1, #148]	; 0x94
 80099f2:	430b      	orrs	r3, r1
 80099f4:	64c3      	str	r3, [r0, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80099f6:	686b      	ldr	r3, [r5, #4]
 80099f8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80099fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009a00:	2180      	movs	r1, #128	; 0x80
 8009a02:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8009a06:	606b      	str	r3, [r5, #4]
    tempPointer = &(pHandle->_Super.Motor);
 8009a08:	f102 0068 	add.w	r0, r2, #104	; 0x68
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009a0c:	f8a2 107e 	strh.w	r1, [r2, #126]	; 0x7e
}
 8009a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8009a12:	f890 e06a 	ldrb.w	lr, [r0, #106]	; 0x6a
 8009a16:	eb01 038e 	add.w	r3, r1, lr, lsl #2
 8009a1a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8009a1c:	e7df      	b.n	80099de <R3_2_TIMx_UP_IRQHandler+0x4e>
}
 8009a1e:	4770      	bx	lr

08009a20 <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 8009a20:	b168      	cbz	r0, 8009a3e <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 8009a22:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8009a26:	b92b      	cbnz	r3, 8009a34 <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009a28:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009a2c:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8009a30:	2a02      	cmp	r2, #2
 8009a32:	d005      	beq.n	8009a40 <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 8009a34:	2301      	movs	r3, #1
 8009a36:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
    tempPointer = &(pHandle->_Super.Motor);
 8009a3a:	3068      	adds	r0, #104	; 0x68
 8009a3c:	4770      	bx	lr
}
 8009a3e:	4770      	bx	lr
{
 8009a40:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009a42:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009a46:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009a4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8009a4c:	62a5      	str	r5, [r4, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009a4e:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009a52:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8009a56:	628c      	str	r4, [r1, #40]	; 0x28
 8009a58:	6293      	str	r3, [r2, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 8009a60:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 8009a62:	3068      	adds	r0, #104	; 0x68
}
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop

08009a68 <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 8009a68:	4603      	mov	r3, r0
 8009a6a:	b160      	cbz	r0, 8009a86 <R3_2_BRK_IRQHandler+0x1e>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8009a6c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8009a70:	6891      	ldr	r1, [r2, #8]
 8009a72:	6c4a      	ldr	r2, [r1, #68]	; 0x44
    pHandle->OverVoltageFlag = true;
 8009a74:	f240 1c01 	movw	ip, #257	; 0x101
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8009a78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a7c:	644a      	str	r2, [r1, #68]	; 0x44
    tempPointer = &(pHandle->_Super.Motor);
 8009a7e:	3068      	adds	r0, #104	; 0x68
    pHandle->OverVoltageFlag = true;
 8009a80:	f8a3 c083 	strh.w	ip, [r3, #131]	; 0x83
    tempPointer = &(pHandle->_Super.Motor);
 8009a84:	4770      	bx	lr
}
 8009a86:	4770      	bx	lr

08009a88 <R3_2_IsOverCurrentOccurred>:
  if (true == pHandle->OverVoltageFlag)
 8009a88:	f890 3083 	ldrb.w	r3, [r0, #131]	; 0x83
 8009a8c:	b16b      	cbz	r3, 8009aaa <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	f880 3083 	strb.w	r3, [r0, #131]	; 0x83
 8009a94:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8009a96:	2302      	movs	r3, #2
  if (true == pHandle->OverCurrentFlag)
 8009a98:	f890 2082 	ldrb.w	r2, [r0, #130]	; 0x82
 8009a9c:	b11a      	cbz	r2, 8009aa6 <R3_2_IsOverCurrentOccurred+0x1e>
    pHandle->OverCurrentFlag = false;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
    retVal |= MC_BREAK_IN;
 8009aa4:	460b      	mov	r3, r1
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	4770      	bx	lr
 8009aaa:	2140      	movs	r1, #64	; 0x40
 8009aac:	e7f4      	b.n	8009a98 <R3_2_IsOverCurrentOccurred+0x10>
 8009aae:	bf00      	nop

08009ab0 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8009ab0:	f890 106d 	ldrb.w	r1, [r0, #109]	; 0x6d
{
 8009ab4:	b430      	push	{r4, r5}
  if (false == pHandle->_Super.RLDetectionMode)
 8009ab6:	2900      	cmp	r1, #0
 8009ab8:	d13d      	bne.n	8009b36 <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009aba:	f8d0 5088 	ldr.w	r5, [r0, #136]	; 0x88
 8009abe:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009ac0:	699a      	ldr	r2, [r3, #24]
 8009ac2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009ac6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8009aca:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009ace:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009ad0:	6a1a      	ldr	r2, [r3, #32]
 8009ad2:	f042 0201 	orr.w	r2, r2, #1
 8009ad6:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009ad8:	6a1a      	ldr	r2, [r3, #32]
 8009ada:	f022 0204 	bic.w	r2, r2, #4
 8009ade:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009ae0:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009ae2:	f895 20c0 	ldrb.w	r2, [r5, #192]	; 0xc0
 8009ae6:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8009ae8:	f103 0418 	add.w	r4, r3, #24
 8009aec:	d030      	beq.n	8009b50 <R3_2_RLDetectionModeEnable+0xa0>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8009aee:	2a02      	cmp	r2, #2
 8009af0:	d10f      	bne.n	8009b12 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009af2:	699a      	ldr	r2, [r3, #24]
 8009af4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009af8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b00:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009b02:	6a1a      	ldr	r2, [r3, #32]
 8009b04:	f042 0210 	orr.w	r2, r2, #16
 8009b08:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b0a:	6a1a      	ldr	r2, [r3, #32]
 8009b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b10:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b12:	6862      	ldr	r2, [r4, #4]
 8009b14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009b18:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8009b1c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8009b20:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b22:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8009b24:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8009b26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b2a:	621a      	str	r2, [r3, #32]
 8009b2c:	6a1a      	ldr	r2, [r3, #32]
 8009b2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b32:	621a      	str	r2, [r3, #32]
 8009b34:	6701      	str	r1, [r0, #112]	; 0x70
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8009b36:	4b0f      	ldr	r3, [pc, #60]	; (8009b74 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8009b38:	490f      	ldr	r1, [pc, #60]	; (8009b78 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009b3a:	4a10      	ldr	r2, [pc, #64]	; (8009b7c <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8009b3c:	4c10      	ldr	r4, [pc, #64]	; (8009b80 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8009b3e:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8009b40:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8009b42:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009b44:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8009b48:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8009b4a:	f880 306d 	strb.w	r3, [r0, #109]	; 0x6d
}
 8009b4e:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b50:	699a      	ldr	r2, [r3, #24]
 8009b52:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009b56:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009b5a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009b5e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009b60:	6a1a      	ldr	r2, [r3, #32]
 8009b62:	f022 0210 	bic.w	r2, r2, #16
 8009b66:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8009b68:	6a1a      	ldr	r2, [r3, #32]
 8009b6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b6e:	621a      	str	r2, [r3, #32]
}
 8009b70:	e7cf      	b.n	8009b12 <R3_2_RLDetectionModeEnable+0x62>
 8009b72:	bf00      	nop
 8009b74:	0800933d 	.word	0x0800933d
 8009b78:	08009389 	.word	0x08009389
 8009b7c:	0800925d 	.word	0x0800925d
 8009b80:	080092dd 	.word	0x080092dd

08009b84 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8009b84:	f890 306d 	ldrb.w	r3, [r0, #109]	; 0x6d
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d03c      	beq.n	8009c06 <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009b8c:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 8009b90:	688b      	ldr	r3, [r1, #8]
{
 8009b92:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b94:	699a      	ldr	r2, [r3, #24]
 8009b96:	4c43      	ldr	r4, [pc, #268]	; (8009ca4 <R3_2_RLDetectionModeDisable+0x120>)
 8009b98:	4022      	ands	r2, r4
 8009b9a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009b9e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009ba0:	6a1a      	ldr	r2, [r3, #32]
 8009ba2:	f042 0201 	orr.w	r2, r2, #1
 8009ba6:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009ba8:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8009bac:	2a01      	cmp	r2, #1
 8009bae:	d02b      	beq.n	8009c08 <R3_2_RLDetectionModeDisable+0x84>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009bb0:	2a02      	cmp	r2, #2
 8009bb2:	d050      	beq.n	8009c56 <R3_2_RLDetectionModeDisable+0xd2>
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8009bb4:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 8009bb8:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009bba:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009bbc:	6999      	ldr	r1, [r3, #24]
 8009bbe:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8009bc2:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8009bc6:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8009bca:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009bcc:	6a19      	ldr	r1, [r3, #32]
 8009bce:	f041 0110 	orr.w	r1, r1, #16
 8009bd2:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009bd4:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009bd6:	69d9      	ldr	r1, [r3, #28]
 8009bd8:	400c      	ands	r4, r1
 8009bda:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8009bde:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009be0:	6a19      	ldr	r1, [r3, #32]
 8009be2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8009be6:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009be8:	492f      	ldr	r1, [pc, #188]	; (8009ca8 <R3_2_RLDetectionModeDisable+0x124>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009bea:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009bec:	4a2f      	ldr	r2, [pc, #188]	; (8009cac <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009bee:	6001      	str	r1, [r0, #0]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8009bf0:	492f      	ldr	r1, [pc, #188]	; (8009cb0 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8009bf2:	4c30      	ldr	r4, [pc, #192]	; (8009cb4 <R3_2_RLDetectionModeDisable+0x130>)
 8009bf4:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8009bf6:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009bf8:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8009bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8009c00:	f880 306d 	strb.w	r3, [r0, #109]	; 0x6d
}
 8009c04:	4770      	bx	lr
 8009c06:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8009c08:	6a19      	ldr	r1, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8009c0a:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 8009c0e:	f041 0104 	orr.w	r1, r1, #4
 8009c12:	0852      	lsrs	r2, r2, #1
 8009c14:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009c16:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c18:	6999      	ldr	r1, [r3, #24]
 8009c1a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8009c1e:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8009c22:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8009c26:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009c28:	6a19      	ldr	r1, [r3, #32]
 8009c2a:	f041 0110 	orr.w	r1, r1, #16
 8009c2e:	6219      	str	r1, [r3, #32]
 8009c30:	6a19      	ldr	r1, [r3, #32]
 8009c32:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8009c36:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009c38:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c3a:	69d9      	ldr	r1, [r3, #28]
 8009c3c:	400c      	ands	r4, r1
 8009c3e:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8009c42:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009c44:	6a19      	ldr	r1, [r3, #32]
 8009c46:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8009c4a:	6219      	str	r1, [r3, #32]
 8009c4c:	6a19      	ldr	r1, [r3, #32]
 8009c4e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8009c52:	6219      	str	r1, [r3, #32]
}
 8009c54:	e7c8      	b.n	8009be8 <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c56:	6a19      	ldr	r1, [r3, #32]
 8009c58:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 8009c5c:	f021 0104 	bic.w	r1, r1, #4
 8009c60:	0852      	lsrs	r2, r2, #1
 8009c62:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009c64:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c66:	6999      	ldr	r1, [r3, #24]
 8009c68:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8009c6c:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8009c70:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8009c74:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009c76:	6a19      	ldr	r1, [r3, #32]
 8009c78:	f041 0110 	orr.w	r1, r1, #16
 8009c7c:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c7e:	6a19      	ldr	r1, [r3, #32]
 8009c80:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8009c84:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009c86:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009c88:	69d9      	ldr	r1, [r3, #28]
 8009c8a:	400c      	ands	r4, r1
 8009c8c:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8009c90:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009c92:	6a19      	ldr	r1, [r3, #32]
 8009c94:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8009c98:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009c9a:	6a19      	ldr	r1, [r3, #32]
 8009c9c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8009ca0:	6219      	str	r1, [r3, #32]
}
 8009ca2:	e7a1      	b.n	8009be8 <R3_2_RLDetectionModeDisable+0x64>
 8009ca4:	fffeff8c 	.word	0xfffeff8c
 8009ca8:	08008f0d 	.word	0x08008f0d
 8009cac:	0800925d 	.word	0x0800925d
 8009cb0:	080091c5 	.word	0x080091c5
 8009cb4:	08009175 	.word	0x08009175

08009cb8 <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d03d      	beq.n	8009d38 <R3_2_RLDetectionModeSetDuty+0x80>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009cbc:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009cc0:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
{
 8009cc4:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009cc6:	689c      	ldr	r4, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009cc8:	69e3      	ldr	r3, [r4, #28]
 8009cca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009cce:	fb02 f101 	mul.w	r1, r2, r1
 8009cd2:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
 8009cd6:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 8009cd8:	f04f 0c01 	mov.w	ip, #1
 8009cdc:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
    pHandle->_Super.CntPhA = (uint16_t)val;
 8009ce0:	87c1      	strh	r1, [r0, #62]	; 0x3e
    pHandle->ADCRegularLocked = true;
 8009ce2:	f880 c08c 	strb.w	ip, [r0, #140]	; 0x8c
 8009ce6:	61e3      	str	r3, [r4, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8009ce8:	f8b0 3064 	ldrh.w	r3, [r0, #100]	; 0x64
 8009cec:	1ad2      	subs	r2, r2, r3
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8009cee:	f8b0 3066 	ldrh.w	r3, [r0, #102]	; 0x66
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009cf2:	6422      	str	r2, [r4, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009cf4:	63e3      	str	r3, [r4, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009cf6:	6361      	str	r1, [r4, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009cf8:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009cfa:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
 8009cfe:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d06:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 8009d0a:	2103      	movs	r1, #3
 8009d0c:	6063      	str	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009d0e:	4562      	cmp	r2, ip
    pHdl->Sector = SECTOR_4;
 8009d10:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d14:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009d16:	d008      	beq.n	8009d2a <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d18:	4a08      	ldr	r2, [pc, #32]	; (8009d3c <R3_2_RLDetectionModeSetDuty+0x84>)
}
 8009d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009d1e:	4213      	tst	r3, r2
      hAux = MC_DURATION;
 8009d20:	bf14      	ite	ne
 8009d22:	4662      	movne	r2, ip
 8009d24:	2200      	moveq	r2, #0
}
 8009d26:	4610      	mov	r0, r2
 8009d28:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
}
 8009d30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d34:	4610      	mov	r0, r2
 8009d36:	4770      	bx	lr
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	02000070 	.word	0x02000070

08009d40 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009d40:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8009d44:	8c02      	ldrh	r2, [r0, #32]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009d46:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009d48:	4494      	add	ip, r2
{
 8009d4a:	b410      	push	{r4}
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009d4c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009d50:	b14b      	cbz	r3, 8009d66 <RVBS_Clear+0x26>
    {
      pHandle->aBuffer[index] = aux;
 8009d52:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009d54:	2300      	movs	r3, #0
 8009d56:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009d58:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8009d5a:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009d5e:	8b01      	ldrh	r1, [r0, #24]
 8009d60:	b29a      	uxth	r2, r3
 8009d62:	4291      	cmp	r1, r2
 8009d64:	d8f7      	bhi.n	8009d56 <RVBS_Clear+0x16>
    }
    pHandle->_Super.LatestConv = aux;
 8009d66:	2300      	movs	r3, #0
 8009d68:	f36c 030f 	bfi	r3, ip, #0, #16
 8009d6c:	f36c 431f 	bfi	r3, ip, #16, #16
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8009d70:	2200      	movs	r2, #0
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 8009d72:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.LatestConv = aux;
 8009d76:	6043      	str	r3, [r0, #4]
    pHandle->index = 0U;
 8009d78:	f880 2029 	strb.w	r2, [r0, #41]	; 0x29
}
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop

08009d80 <RVBS_Init>:
{
 8009d80:	b510      	push	{r4, lr}
 8009d82:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8009d84:	300c      	adds	r0, #12
 8009d86:	f7f9 fcfb 	bl	8003780 <RCM_RegisterRegConv>
 8009d8a:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
    RVBS_Clear(pHandle);
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f7ff ffd6 	bl	8009d40 <RVBS_Clear>
}
 8009d94:	bd10      	pop	{r4, pc}
 8009d96:	bf00      	nop

08009d98 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8009d98:	8b42      	ldrh	r2, [r0, #26]
 8009d9a:	8b81      	ldrh	r1, [r0, #28]
 8009d9c:	428a      	cmp	r2, r1
 8009d9e:	d00e      	beq.n	8009dbe <RVBS_CheckFaultState+0x26>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8009da0:	f8b0 c006 	ldrh.w	ip, [r0, #6]
 8009da4:	8c03      	ldrh	r3, [r0, #32]
 8009da6:	4563      	cmp	r3, ip
 8009da8:	d807      	bhi.n	8009dba <RVBS_CheckFaultState+0x22>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8009daa:	7f83      	ldrb	r3, [r0, #30]
 8009dac:	b983      	cbnz	r3, 8009dd0 <RVBS_CheckFaultState+0x38>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8009dae:	4561      	cmp	r1, ip
 8009db0:	d912      	bls.n	8009dd8 <RVBS_CheckFaultState+0x40>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 8009db2:	2201      	movs	r2, #1
 8009db4:	7782      	strb	r2, [r0, #30]
          fault = MC_NO_ERROR;
 8009db6:	4618      	mov	r0, r3
 8009db8:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 8009dba:	2004      	movs	r0, #4
 8009dbc:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8009dbe:	88c3      	ldrh	r3, [r0, #6]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d309      	bcc.n	8009dd8 <RVBS_CheckFaultState+0x40>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8009dc4:	8c00      	ldrh	r0, [r0, #32]
        fault = MC_UNDER_VOLT;
 8009dc6:	4298      	cmp	r0, r3
 8009dc8:	bf8c      	ite	hi
 8009dca:	2004      	movhi	r0, #4
 8009dcc:	2000      	movls	r0, #0
 8009dce:	4770      	bx	lr
          fault = MC_OVER_VOLT;
        }
      }
      else
      {
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8009dd0:	4562      	cmp	r2, ip
 8009dd2:	d303      	bcc.n	8009ddc <RVBS_CheckFaultState+0x44>
        fault = MC_NO_ERROR;
 8009dd4:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8009dd6:	4770      	bx	lr
        fault = MC_OVER_VOLT;
 8009dd8:	2002      	movs	r0, #2
 8009dda:	4770      	bx	lr
          pHandle->OverVoltageHysteresisUpDir = false;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	7783      	strb	r3, [r0, #30]
          fault = MC_OVER_VOLT;
 8009de0:	2002      	movs	r0, #2
 8009de2:	4770      	bx	lr

08009de4 <RVBS_CalcAvVbus>:
{
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8009de8:	f890 002a 	ldrb.w	r0, [r0, #42]	; 0x2a
 8009dec:	f7f9 fdb0 	bl	8003950 <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 8009df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009df4:	4298      	cmp	r0, r3
 8009df6:	d024      	beq.n	8009e42 <RVBS_CalcAvVbus+0x5e>
      pHandle->aBuffer[pHandle->index] = hAux;
 8009df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dfa:	f894 5029 	ldrb.w	r5, [r4, #41]	; 0x29
 8009dfe:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009e02:	f8b4 e018 	ldrh.w	lr, [r4, #24]
 8009e06:	f01e 02ff 	ands.w	r2, lr, #255	; 0xff
 8009e0a:	d00d      	beq.n	8009e28 <RVBS_CalcAvVbus+0x44>
 8009e0c:	3a01      	subs	r2, #1
 8009e0e:	b2d2      	uxtb	r2, r2
 8009e10:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8009e14:	3b02      	subs	r3, #2
      wtemp = 0u;
 8009e16:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8009e18:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009e1c:	459c      	cmp	ip, r3
        wtemp += pHandle->aBuffer[i];
 8009e1e:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009e20:	d1fa      	bne.n	8009e18 <RVBS_CalcAvVbus+0x34>
      wtemp /= pHandle->LowPassFilterBW;
 8009e22:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009e26:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8009e28:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009e2c:	4575      	cmp	r5, lr
        pHandle->index++;
 8009e2e:	bf34      	ite	cc
 8009e30:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8009e32:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009e34:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8009e36:	80a0      	strh	r0, [r4, #4]
        pHandle->index++;
 8009e38:	bf34      	ite	cc
 8009e3a:	f884 5029 	strbcc.w	r5, [r4, #41]	; 0x29
        pHandle->index = 0U;
 8009e3e:	f884 3029 	strbcs.w	r3, [r4, #41]	; 0x29
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009e42:	4620      	mov	r0, r4
 8009e44:	f7ff ffa8 	bl	8009d98 <RVBS_CheckFaultState>
 8009e48:	8120      	strh	r0, [r4, #8]
}
 8009e4a:	bd38      	pop	{r3, r4, r5, pc}

08009e4c <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 8009e4c:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8009e4e:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8009e50:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8009e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8009e58:	6142      	str	r2, [r0, #20]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 8009e5a:	4770      	bx	lr

08009e5c <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 8009e5c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop

08009e64 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8009e64:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop

08009e6c <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 8009e6c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop

08009e74 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8009e74:	f9b1 3000 	ldrsh.w	r3, [r1]
    else
    {
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
    }

    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009e78:	8a81      	ldrh	r1, [r0, #20]
{
 8009e7a:	b500      	push	{lr}
    if (*pMecSpeedUnit < 0)
 8009e7c:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 8009e7e:	bfb8      	it	lt
 8009e80:	425b      	neglt	r3, r3
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009e82:	f8b0 e016 	ldrh.w	lr, [r0, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8009e86:	f890 c003 	ldrb.w	ip, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8009e8a:	7802      	ldrb	r2, [r0, #0]
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 8009e8c:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009e8e:	459e      	cmp	lr, r3
 8009e90:	d819      	bhi.n	8009ec6 <SPD_IsMecSpeedReliable+0x52>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009e92:	4299      	cmp	r1, r3
 8009e94:	bf2c      	ite	cs
 8009e96:	2300      	movcs	r3, #0
 8009e98:	2301      	movcc	r3, #1
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8009e9a:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009e9e:	f8b0 e018 	ldrh.w	lr, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 8009ea2:	2900      	cmp	r1, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8009ea4:	bfb8      	it	lt
 8009ea6:	4249      	neglt	r1, r1
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 8009ea8:	b289      	uxth	r1, r1
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009eaa:	458e      	cmp	lr, r1
 8009eac:	d300      	bcc.n	8009eb0 <SPD_IsMecSpeedReliable+0x3c>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 8009eae:	b163      	cbz	r3, 8009eca <SPD_IsMecSpeedReliable+0x56>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8009eb0:	4594      	cmp	ip, r2
 8009eb2:	d901      	bls.n	8009eb8 <SPD_IsMecSpeedReliable+0x44>
      {
        bSpeedErrorNumber++;
 8009eb4:	3201      	adds	r2, #1
 8009eb6:	b2d2      	uxtb	r2, r2
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009eb8:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8009eba:	ebb2 000c 	subs.w	r0, r2, ip
 8009ebe:	bf18      	it	ne
 8009ec0:	2001      	movne	r0, #1
 8009ec2:	f85d fb04 	ldr.w	pc, [sp], #4
      SpeedError = true;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e7e7      	b.n	8009e9a <SPD_IsMecSpeedReliable+0x26>
        bSpeedErrorNumber = 0u;
 8009eca:	4594      	cmp	ip, r2
 8009ecc:	bf88      	it	hi
 8009ece:	2200      	movhi	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009ed0:	7002      	strb	r2, [r0, #0]
}
 8009ed2:	ebb2 000c 	subs.w	r0, r2, ip
 8009ed6:	bf18      	it	ne
 8009ed8:	2001      	movne	r0, #1
 8009eda:	f85d fb04 	ldr.w	pc, [sp], #4
 8009ede:	bf00      	nop

08009ee0 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8009ee0:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009ee4:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wAux *= INT16_MAX;
 8009ee8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009eec:	fb93 f0f0 	sdiv	r0, r3, r0
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8009ef0:	b200      	sxth	r0, r0
 8009ef2:	4770      	bx	lr

08009ef4 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009ef4:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
    pHandle->PISpeed = pPI;
 8009ef8:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8009efa:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
    pHandle->SPD = SPD_Handle;
 8009efe:	6142      	str	r2, [r0, #20]
{
 8009f00:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8009f02:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 8009f06:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8009f08:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009f0a:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8009f0e:	0409      	lsls	r1, r1, #16
 8009f10:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 8009f14:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009f16:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 8009f1a:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8009f1c:	6183      	str	r3, [r0, #24]
}
 8009f1e:	4770      	bx	lr

08009f20 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 8009f20:	6940      	ldr	r0, [r0, #20]
 8009f22:	4770      	bx	lr

08009f24 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8009f24:	7803      	ldrb	r3, [r0, #0]
 8009f26:	2b03      	cmp	r3, #3
 8009f28:	d000      	beq.n	8009f2c <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009f2a:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8009f2c:	6900      	ldr	r0, [r0, #16]
 8009f2e:	2100      	movs	r1, #0
 8009f30:	f7fe be94 	b.w	8008c5c <PID_SetIntegralTerm>

08009f34 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8009f34:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop

08009f3c <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8009f3c:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop

08009f44 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009f44:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8009f46:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009f48:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009f4a:	4770      	bx	lr

08009f4c <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8009f4c:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8009f4e:	7803      	ldrb	r3, [r0, #0]
 8009f50:	2b04      	cmp	r3, #4
{
 8009f52:	4604      	mov	r4, r0
 8009f54:	460e      	mov	r6, r1
 8009f56:	4615      	mov	r5, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8009f58:	d01e      	beq.n	8009f98 <STC_ExecRamp+0x4c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8009f5a:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8009f5c:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8009f60:	4299      	cmp	r1, r3
 8009f62:	dd01      	ble.n	8009f68 <STC_ExecRamp+0x1c>
        allowedRange = false;
 8009f64:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8009f66:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8009f68:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 8009f6c:	428b      	cmp	r3, r1
 8009f6e:	dcf9      	bgt.n	8009f64 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8009f70:	8c23      	ldrh	r3, [r4, #32]
 8009f72:	4299      	cmp	r1, r3
 8009f74:	da03      	bge.n	8009f7e <STC_ExecRamp+0x32>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8009f76:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 8009f7a:	428b      	cmp	r3, r1
 8009f7c:	dbf2      	blt.n	8009f64 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 8009f7e:	b9ad      	cbnz	r5, 8009fac <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8009f80:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8009f82:	0436      	lsls	r6, r6, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8009f84:	2b03      	cmp	r3, #3
        pHandle->RampRemainingStep = 0U;
 8009f86:	f04f 0300 	mov.w	r3, #0
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8009f8a:	bf0c      	ite	eq
 8009f8c:	6066      	streq	r6, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8009f8e:	60a6      	strne	r6, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 8009f90:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8009f92:	61a3      	str	r3, [r4, #24]
 8009f94:	2001      	movs	r0, #1
}
 8009f96:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8009f98:	f7ff ffd0 	bl	8009f3c <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8009f9c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8009f9e:	429e      	cmp	r6, r3
 8009fa0:	dce0      	bgt.n	8009f64 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8009fa2:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8009fa6:	42b3      	cmp	r3, r6
 8009fa8:	dcdc      	bgt.n	8009f64 <STC_ExecRamp+0x18>
 8009faa:	e7e8      	b.n	8009f7e <STC_ExecRamp+0x32>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8009fac:	8ba3      	ldrh	r3, [r4, #28]
        pHandle->TargetFinal = hTargetFinal;
 8009fae:	8066      	strh	r6, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8009fb0:	fb05 f303 	mul.w	r3, r5, r3
        wAux /= 1000U;
 8009fb4:	4d06      	ldr	r5, [pc, #24]	; (8009fd0 <STC_ExecRamp+0x84>)
 8009fb6:	fba5 2303 	umull	r2, r3, r5, r3
 8009fba:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 8009fbc:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8009fbe:	1a30      	subs	r0, r6, r0
 8009fc0:	0400      	lsls	r0, r0, #16
        pHandle->RampRemainingStep++;
 8009fc2:	60e3      	str	r3, [r4, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009fc4:	fb90 f0f3 	sdiv	r0, r0, r3
        pHandle->IncDecAmount = wAux1;
 8009fc8:	61a0      	str	r0, [r4, #24]
 8009fca:	2001      	movs	r0, #1
}
 8009fcc:	bd70      	pop	{r4, r5, r6, pc}
 8009fce:	bf00      	nop
 8009fd0:	10624dd3 	.word	0x10624dd3

08009fd4 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8009fd8:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009fda:	4770      	bx	lr

08009fdc <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8009fdc:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 8009fde:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8009fe2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 8009fe4:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 8009fe6:	2a04      	cmp	r2, #4
 8009fe8:	bf08      	it	eq
 8009fea:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 8009fec:	2b01      	cmp	r3, #1
{
 8009fee:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 8009ff0:	d908      	bls.n	800a004 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 8009ff2:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8009ff4:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8009ff6:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8009ff8:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing. */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8009ffa:	2a03      	cmp	r2, #3
 8009ffc:	d00b      	beq.n	800a016 <STC_CalcTorqueReference+0x3a>
      pHandle->SpeedRefUnitExt = wCurrentReference;
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
    }
    else
    {
      pHandle->TorqueRef = wCurrentReference;
 8009ffe:	60a5      	str	r5, [r4, #8]
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800a000:	1428      	asrs	r0, r5, #16
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800a002:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800a004:	d1f9      	bne.n	8009ffa <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a006:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800a00a:	2300      	movs	r3, #0
    if (MCM_SPEED_MODE == pHandle->Mode)
 800a00c:	2a03      	cmp	r2, #3
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a00e:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 800a012:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800a014:	d1f3      	bne.n	8009ffe <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800a016:	6960      	ldr	r0, [r4, #20]
 800a018:	f7ff ff24 	bl	8009e64 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 800a01c:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800a020:	b209      	sxth	r1, r1
 800a022:	6920      	ldr	r0, [r4, #16]
 800a024:	f7fe fe4c 	bl	8008cc0 <PI_Controller>
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800a028:	0403      	lsls	r3, r0, #16
 800a02a:	e9c4 5301 	strd	r5, r3, [r4, #4]
}
 800a02e:	bd38      	pop	{r3, r4, r5, pc}

0800a030 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 800a030:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 800a034:	4770      	bx	lr
 800a036:	bf00      	nop

0800a038 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 800a038:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800a03c:	2200      	movs	r2, #0
 800a03e:	b299      	uxth	r1, r3
 800a040:	f361 020f 	bfi	r2, r1, #0, #16
 800a044:	0c1b      	lsrs	r3, r3, #16
 800a046:	f363 421f 	bfi	r2, r3, #16, #16
{
 800a04a:	b082      	sub	sp, #8
}
 800a04c:	4610      	mov	r0, r2
 800a04e:	b002      	add	sp, #8
 800a050:	4770      	bx	lr
 800a052:	bf00      	nop

0800a054 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800a054:	b510      	push	{r4, lr}
 800a056:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800a058:	6940      	ldr	r0, [r0, #20]
 800a05a:	f7ff ff03 	bl	8009e64 <SPD_GetAvrgMecSpeedUnit>
 800a05e:	0400      	lsls	r0, r0, #16
 800a060:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a062:	bd10      	pop	{r4, pc}

0800a064 <__libc_init_array>:
 800a064:	b570      	push	{r4, r5, r6, lr}
 800a066:	4d0d      	ldr	r5, [pc, #52]	; (800a09c <__libc_init_array+0x38>)
 800a068:	4c0d      	ldr	r4, [pc, #52]	; (800a0a0 <__libc_init_array+0x3c>)
 800a06a:	1b64      	subs	r4, r4, r5
 800a06c:	10a4      	asrs	r4, r4, #2
 800a06e:	2600      	movs	r6, #0
 800a070:	42a6      	cmp	r6, r4
 800a072:	d109      	bne.n	800a088 <__libc_init_array+0x24>
 800a074:	4d0b      	ldr	r5, [pc, #44]	; (800a0a4 <__libc_init_array+0x40>)
 800a076:	4c0c      	ldr	r4, [pc, #48]	; (800a0a8 <__libc_init_array+0x44>)
 800a078:	f000 f82e 	bl	800a0d8 <_init>
 800a07c:	1b64      	subs	r4, r4, r5
 800a07e:	10a4      	asrs	r4, r4, #2
 800a080:	2600      	movs	r6, #0
 800a082:	42a6      	cmp	r6, r4
 800a084:	d105      	bne.n	800a092 <__libc_init_array+0x2e>
 800a086:	bd70      	pop	{r4, r5, r6, pc}
 800a088:	f855 3b04 	ldr.w	r3, [r5], #4
 800a08c:	4798      	blx	r3
 800a08e:	3601      	adds	r6, #1
 800a090:	e7ee      	b.n	800a070 <__libc_init_array+0xc>
 800a092:	f855 3b04 	ldr.w	r3, [r5], #4
 800a096:	4798      	blx	r3
 800a098:	3601      	adds	r6, #1
 800a09a:	e7f2      	b.n	800a082 <__libc_init_array+0x1e>
 800a09c:	0800a524 	.word	0x0800a524
 800a0a0:	0800a524 	.word	0x0800a524
 800a0a4:	0800a524 	.word	0x0800a524
 800a0a8:	0800a528 	.word	0x0800a528

0800a0ac <memcpy>:
 800a0ac:	440a      	add	r2, r1
 800a0ae:	4291      	cmp	r1, r2
 800a0b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0b4:	d100      	bne.n	800a0b8 <memcpy+0xc>
 800a0b6:	4770      	bx	lr
 800a0b8:	b510      	push	{r4, lr}
 800a0ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0c2:	4291      	cmp	r1, r2
 800a0c4:	d1f9      	bne.n	800a0ba <memcpy+0xe>
 800a0c6:	bd10      	pop	{r4, pc}

0800a0c8 <memset>:
 800a0c8:	4402      	add	r2, r0
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d100      	bne.n	800a0d2 <memset+0xa>
 800a0d0:	4770      	bx	lr
 800a0d2:	f803 1b01 	strb.w	r1, [r3], #1
 800a0d6:	e7f9      	b.n	800a0cc <memset+0x4>

0800a0d8 <_init>:
 800a0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0da:	bf00      	nop
 800a0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0de:	bc08      	pop	{r3}
 800a0e0:	469e      	mov	lr, r3
 800a0e2:	4770      	bx	lr

0800a0e4 <_fini>:
 800a0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e6:	bf00      	nop
 800a0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ea:	bc08      	pop	{r3}
 800a0ec:	469e      	mov	lr, r3
 800a0ee:	4770      	bx	lr
