
*** Running vivado
    with args -log led_sw_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source led_sw_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source led_sw_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.832 ; gain = 492.523 ; free physical = 482 ; free virtual = 18103
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'clock_rtl', please type 'create_clock -help' for usage info. [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/constrs_1/new/led.xdc:4]
Finished Parsing XDC File [/home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.840 ; gain = 821.770 ; free physical = 491 ; free virtual = 18098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2021.02' and will expire in -704 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1884.863 ; gain = 7.027 ; free physical = 488 ; free virtual = 18094
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ba46606

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1890.863 ; gain = 0.000 ; free physical = 484 ; free virtual = 18091

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 284 cells.
Phase 2 Constant Propagation | Checksum: 2385350a2

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1890.863 ; gain = 0.000 ; free physical = 484 ; free virtual = 18091

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1281 unconnected nets.
INFO: [Opt 31-11] Eliminated 4446 unconnected cells.
Phase 3 Sweep | Checksum: 1efb376e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.863 ; gain = 0.000 ; free physical = 484 ; free virtual = 18091

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1890.863 ; gain = 0.000 ; free physical = 484 ; free virtual = 18091
Ending Logic Optimization Task | Checksum: 1efb376e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.863 ; gain = 0.000 ; free physical = 484 ; free virtual = 18091
Implement Debug Cores | Checksum: 123bf12f8
Logic Optimization | Checksum: 123bf12f8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1efb376e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1954.871 ; gain = 0.000 ; free physical = 446 ; free virtual = 18053
Ending Power Optimization Task | Checksum: 1efb376e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1954.871 ; gain = 64.008 ; free physical = 446 ; free virtual = 18053
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1986.879 ; gain = 0.000 ; free physical = 444 ; free virtual = 18052
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.runs/impl_1/led_sw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2021.02' and will expire in -704 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1a4b3c0c9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1986.895 ; gain = 0.000 ; free physical = 437 ; free virtual = 18045

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1986.895 ; gain = 0.000 ; free physical = 437 ; free virtual = 18045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1986.895 ; gain = 0.000 ; free physical = 437 ; free virtual = 18045

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a26613f8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1986.895 ; gain = 0.000 ; free physical = 437 ; free virtual = 18045
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a26613f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 434 ; free virtual = 18043

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a26613f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 434 ; free virtual = 18043

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 7e163ee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 434 ; free virtual = 18043
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f730fd3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 434 ; free virtual = 18043

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1c0f2dbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 434 ; free virtual = 18042
Phase 2.2.1 Place Init Design | Checksum: 15d2c0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 433 ; free virtual = 18041
Phase 2.2 Build Placer Netlist Model | Checksum: 15d2c0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 433 ; free virtual = 18041

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 15d2c0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 433 ; free virtual = 18041
Phase 2.3 Constrain Clocks/Macros | Checksum: 15d2c0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 433 ; free virtual = 18041
Phase 2 Placer Initialization | Checksum: 15d2c0441

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.902 ; gain = 48.008 ; free physical = 433 ; free virtual = 18041

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 109d83964

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 109d83964

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e5120fbc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: fa2ee49f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: fa2ee49f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 853c4ce3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: b81772a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 420 ; free virtual = 18029

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 4.6 Small Shape Detail Placement | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 4 Detail Placement | Checksum: fb822446

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c0088647

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 1c0088647

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.489. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 6.2 Post Placement Optimization | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 6 Post Commit Optimization | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 5.4 Placer Reporting | Checksum: 1ca0cf50d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2250133d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2250133d9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
Ending Placer Task | Checksum: 16144bc69

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.918 ; gain = 80.023 ; free physical = 419 ; free virtual = 18027
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 414 ; free virtual = 18028
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 415 ; free virtual = 18025
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 414 ; free virtual = 18024
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 414 ; free virtual = 18024
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2021.02' and will expire in -704 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31a91509

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 306 ; free virtual = 17916

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 31a91509

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.918 ; gain = 0.000 ; free physical = 306 ; free virtual = 17916

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31a91509

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2071.551 ; gain = 4.633 ; free physical = 276 ; free virtual = 17886
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16a58893e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2086.605 ; gain = 19.688 ; free physical = 260 ; free virtual = 17870
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.503  | TNS=0.000  | WHS=-0.143 | THS=-23.689|

Phase 2 Router Initialization | Checksum: 188ea4ed1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.605 ; gain = 19.688 ; free physical = 260 ; free virtual = 17870

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 62221dcf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 226 ; free virtual = 17836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1828ad724

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.405  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 191bc58a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
Phase 4 Rip-up And Reroute | Checksum: 191bc58a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e9249a40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.520  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e9249a40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e9249a40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
Phase 5 Delay and Skew Optimization | Checksum: 1e9249a40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13d3f23a9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.520  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1b7769473

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.616858 %
  Global Horizontal Routing Utilization  = 0.84094 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 138cb28c8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138cb28c8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d916c27

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.520  | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d916c27

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2089.590 ; gain = 22.672 ; free physical = 225 ; free virtual = 17835
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2121.605 ; gain = 0.000 ; free physical = 218 ; free virtual = 17835
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.runs/impl_1/led_sw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2021.02' and will expire in -704 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ugrads/s/samuel.fafel/Desktop/ecen449/project_2/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2355.348 ; gain = 185.695 ; free physical = 369 ; free virtual = 17630
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 12:33:13 2023...
