#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002430bbc6220 .scope module, "test_tb" "test_tb" 2 23;
 .timescale 0 0;
P_000002430bbbec20 .param/l "clk_period_p" 0 2 25, +C4<00000000000000000000000000001010>;
v000002430bc2cb60_0 .var "ADDRESS_MODE", 0 0;
v000002430bc2b800_0 .var "Ctrl4", 0 0;
v000002430bc2c520_0 .net "Ctrl4_out", 0 0, L_000002430bc2d9c0;  1 drivers
v000002430bc2c020_0 .var "INTERNAL_DEC", 0 0;
v000002430bc2ce80_0 .var "INTERNAL_INC_DEC", 0 0;
v000002430bc2c340_0 .var "INTERNAL_MOV", 0 0;
S_000002430bbc63b0 .scope module, "decode_ctrl4" "decode_ctrl4" 2 30, 3 1 0, S_000002430bbc6220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ctrl4";
    .port_info 1 /INPUT 1 "INTERNAL_MOV";
    .port_info 2 /INPUT 1 "ADDRESS_MODE";
    .port_info 3 /INPUT 1 "INTERNAL_INC_DEC";
    .port_info 4 /INPUT 1 "INTERNAL_DEC";
    .port_info 5 /OUTPUT 1 "Ctrl4_out";
v000002430bc2a110_0 .net "ADDRESS_MODE", 0 0, v000002430bc2cb60_0;  1 drivers
v000002430bc2a070_0 .net "Ctrl4", 0 0, v000002430bc2b800_0;  1 drivers
v000002430bc2a430_0 .net "Ctrl4_out", 0 0, L_000002430bc2d9c0;  alias, 1 drivers
v000002430bc2aed0_0 .net "INTERNAL_DEC", 0 0, v000002430bc2c020_0;  1 drivers
v000002430bc2af70_0 .net "INTERNAL_INC_DEC", 0 0, v000002430bc2ce80_0;  1 drivers
v000002430bc2a2f0_0 .net "INTERNAL_MOV", 0 0, v000002430bc2c340_0;  1 drivers
v000002430bc2bee0_0 .net "tmp1", 0 0, L_000002430bbd00f0;  1 drivers
v000002430bc2cde0_0 .net "tmp2", 0 0, L_000002430bbd01d0;  1 drivers
v000002430bc2bb20_0 .net "tmp3", 0 0, L_000002430bbd0320;  1 drivers
S_000002430bbd26f0 .scope module, "NAND1" "NAND" 3 5, 2 12 0, S_000002430bbc63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002430bbd00f0 .functor NOT 1, L_000002430bbcffa0, C4<0>, C4<0>, C4<0>;
v000002430bbd2ab0_0 .net "a", 0 0, v000002430bc2b800_0;  alias, 1 drivers
v000002430bbc6540_0 .net "b", 0 0, v000002430bc2c340_0;  alias, 1 drivers
v000002430bbc65e0_0 .net "tmp", 0 0, L_000002430bbcffa0;  1 drivers
v000002430bbbb940_0 .net "y", 0 0, L_000002430bbd00f0;  alias, 1 drivers
S_000002430bbd2880 .scope module, "AND" "AND" 2 16, 2 1 0, S_000002430bbd26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002430bbcffa0 .functor AND 1, v000002430bc2b800_0, v000002430bc2c340_0, C4<1>, C4<1>;
v000002430bb931a0_0 .net "a", 0 0, v000002430bc2b800_0;  alias, 1 drivers
v000002430b959fa0_0 .net "b", 0 0, v000002430bc2c340_0;  alias, 1 drivers
v000002430bbd2a10_0 .net "x", 0 0, L_000002430bbcffa0;  alias, 1 drivers
S_000002430bbbb9e0 .scope module, "NAND2" "NAND" 3 7, 2 12 0, S_000002430bbc63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002430bbd01d0 .functor NOT 1, L_000002430bbd0160, C4<0>, C4<0>, C4<0>;
v000002430bc2acf0_0 .net "a", 0 0, v000002430bc2ce80_0;  alias, 1 drivers
v000002430bc2a6b0_0 .net "b", 0 0, v000002430bc2ce80_0;  alias, 1 drivers
v000002430bc2a7f0_0 .net "tmp", 0 0, L_000002430bbd0160;  1 drivers
v000002430bc2aa70_0 .net "y", 0 0, L_000002430bbd01d0;  alias, 1 drivers
S_000002430bb92720 .scope module, "AND" "AND" 2 16, 2 1 0, S_000002430bbbb9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002430bbd0160 .functor AND 1, v000002430bc2ce80_0, v000002430bc2ce80_0, C4<1>, C4<1>;
v000002430bb928b0_0 .net "a", 0 0, v000002430bc2ce80_0;  alias, 1 drivers
v000002430bb92950_0 .net "b", 0 0, v000002430bc2ce80_0;  alias, 1 drivers
v000002430bc2a890_0 .net "x", 0 0, L_000002430bbd0160;  alias, 1 drivers
S_000002430bb929f0 .scope module, "NAND3" "NAND" 3 8, 2 12 0, S_000002430bbc63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002430bbd0320 .functor NOT 1, L_000002430bbd02b0, C4<0>, C4<0>, C4<0>;
v000002430bc2a4d0_0 .net "a", 0 0, L_000002430bbd01d0;  alias, 1 drivers
v000002430bc2abb0_0 .net "b", 0 0, v000002430bc2c020_0;  alias, 1 drivers
v000002430bc2a930_0 .net "tmp", 0 0, L_000002430bbd02b0;  1 drivers
v000002430bc2a570_0 .net "y", 0 0, L_000002430bbd0320;  alias, 1 drivers
S_000002430bbc4200 .scope module, "AND" "AND" 2 16, 2 1 0, S_000002430bb929f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002430bbd02b0 .functor AND 1, L_000002430bbd01d0, v000002430bc2c020_0, C4<1>, C4<1>;
v000002430bc2a9d0_0 .net "a", 0 0, L_000002430bbd01d0;  alias, 1 drivers
v000002430bc2a1b0_0 .net "b", 0 0, v000002430bc2c020_0;  alias, 1 drivers
v000002430bc2ab10_0 .net "x", 0 0, L_000002430bbd02b0;  alias, 1 drivers
S_000002430bbc4390 .scope module, "NAND4" "NAND" 3 10, 2 12 0, S_000002430bbc63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002430bc2d9c0 .functor NOT 1, L_000002430bc2d480, C4<0>, C4<0>, C4<0>;
v000002430bc2ad90_0 .net "a", 0 0, L_000002430bbd00f0;  alias, 1 drivers
v000002430bc2ae30_0 .net "b", 0 0, L_000002430bbd0320;  alias, 1 drivers
v000002430bc2a250_0 .net "tmp", 0 0, L_000002430bc2d480;  1 drivers
v000002430bc2a610_0 .net "y", 0 0, L_000002430bc2d9c0;  alias, 1 drivers
S_000002430bbc4520 .scope module, "AND" "AND" 2 16, 2 1 0, S_000002430bbc4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_000002430bc2d480 .functor AND 1, L_000002430bbd00f0, L_000002430bbd0320, C4<1>, C4<1>;
v000002430bc2a390_0 .net "a", 0 0, L_000002430bbd00f0;  alias, 1 drivers
v000002430bc2a750_0 .net "b", 0 0, L_000002430bbd0320;  alias, 1 drivers
v000002430bc2ac50_0 .net "x", 0 0, L_000002430bc2d480;  alias, 1 drivers
    .scope S_000002430bbc6220;
T_0 ;
    %vpi_call 2 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 35 "$monitor", "%t: Ctrl4 = %b, INTERNAL_MOV =%b, ADDRESS_MODE = %b, INTERNAL_INC_DEC = %b, INTERNAL_DEC = %b, Ctrl4_out = %b", $time, v000002430bc2b800_0, v000002430bc2c340_0, v000002430bc2cb60_0, v000002430bc2ce80_0, v000002430bc2c020_0, v000002430bc2c520_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002430bc2b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002430bc2c020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 157 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Ctrl0.v";
    "decoder_ctrl0.v";
