0.7
2020.2
May  7 2023
15:24:31
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/adderTest.v,1692682518,verilog,,,,adderTest,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/shiftTest.v,1693290701,verilog,,,,shiftTest,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/testDFlipFlop.v,1692684390,verilog,,,,testDFlipFlop,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/AdderAssign.v,1692682450,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/adderTest.v,,AdderAssign,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/DFlipFlop.v,1692683954,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/testDFlipFlop.v,,DFlipFlop,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/fullAdder.v,1692682159,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/adderTest.v,,fullAdder,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/shiftA.v,1692686257,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/shiftB.v,,shiftA,,,,,,,,
D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sources_1/new/shiftB.v,1692686263,verilog,,D:/AD/CU_submission/Hardware_Syn_Lab/Lab1/Lab1.srcs/sim_1/new/shiftTest.v,,shiftB,,,,,,,,
