Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Apr 21 14:38:38 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.552        0.000                      0                 4697        0.062        0.000                      0                 4697        3.000        0.000                       0                  1629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.552        0.000                      0                 3856        0.062        0.000                      0                 3856        9.500        0.000                       0                  1625  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.864        0.000                      0                  841        0.862        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 5.382ns (32.045%)  route 11.413ns (67.955%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.614    -2.433    cpu/u_logic/HCLK
    SLICE_X51Y140        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDPE (Prop_fdpe_C_Q)         0.456    -1.977 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.857    -0.120    cpu/u_logic/H3d3z4
    SLICE_X31Y131        LUT4 (Prop_lut4_I2_O)        0.152     0.032 r  cpu/u_logic/HWDATA[31]_INST_0_i_15/O
                         net (fo=8, routed)           0.956     0.988    cpu/u_logic/HWDATA[31]_INST_0_i_15_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.326     1.314 r  cpu/u_logic/HWDATA[28]_INST_0_i_14/O
                         net (fo=1, routed)           0.316     1.630    cpu/u_logic/HWDATA[28]_INST_0_i_14_n_0
    SLICE_X34Y136        LUT5 (Prop_lut5_I4_O)        0.124     1.754 r  cpu/u_logic/HWDATA[28]_INST_0_i_4/O
                         net (fo=2, routed)           0.912     2.666    cpu/u_logic/HWDATA[28]_INST_0_i_4_n_0
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.790 r  cpu/u_logic/HWDATA[28]_INST_0_i_1/O
                         net (fo=8, routed)           1.061     3.851    cpu/u_logic/HWDATA[28]_INST_0_i_1_n_0
    SLICE_X43Y130        LUT4 (Prop_lut4_I1_O)        0.152     4.003 r  cpu/u_logic/Nt03z4_i_5/O
                         net (fo=3, routed)           0.716     4.719    cpu/u_logic/Nt03z4_i_5_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I2_O)        0.326     5.045 r  cpu/u_logic/HADDR[6]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     5.045    cpu/u_logic/HADDR[6]_INST_0_i_38_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.595 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.595    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.508     6.326    cpu/u_logic/p_1_in1_in[6]
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.138 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.138    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.921 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.854     8.774    cpu/u_logic/p_0_in52_in
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.307     9.081 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.566     9.647    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X43Y129        LUT4 (Prop_lut4_I3_O)        0.118     9.765 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.747    10.512    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.355    10.867 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.440    11.307    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.327    11.634 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.917    12.552    RAM/HTRANS[0]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.676 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.640    13.315    RAM/active
    SLICE_X50Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.439 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.923    14.362    RAM/rConflict[3]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.495    17.956    RAM/clk_out1
    SLICE_X50Y106        FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.429    17.527    
                         clock uncertainty           -0.089    17.438    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.524    16.914    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 5.382ns (32.485%)  route 11.186ns (67.515%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.614    -2.433    cpu/u_logic/HCLK
    SLICE_X51Y140        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDPE (Prop_fdpe_C_Q)         0.456    -1.977 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.857    -0.120    cpu/u_logic/H3d3z4
    SLICE_X31Y131        LUT4 (Prop_lut4_I2_O)        0.152     0.032 r  cpu/u_logic/HWDATA[31]_INST_0_i_15/O
                         net (fo=8, routed)           0.956     0.988    cpu/u_logic/HWDATA[31]_INST_0_i_15_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.326     1.314 r  cpu/u_logic/HWDATA[28]_INST_0_i_14/O
                         net (fo=1, routed)           0.316     1.630    cpu/u_logic/HWDATA[28]_INST_0_i_14_n_0
    SLICE_X34Y136        LUT5 (Prop_lut5_I4_O)        0.124     1.754 r  cpu/u_logic/HWDATA[28]_INST_0_i_4/O
                         net (fo=2, routed)           0.912     2.666    cpu/u_logic/HWDATA[28]_INST_0_i_4_n_0
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.790 r  cpu/u_logic/HWDATA[28]_INST_0_i_1/O
                         net (fo=8, routed)           1.061     3.851    cpu/u_logic/HWDATA[28]_INST_0_i_1_n_0
    SLICE_X43Y130        LUT4 (Prop_lut4_I1_O)        0.152     4.003 r  cpu/u_logic/Nt03z4_i_5/O
                         net (fo=3, routed)           0.716     4.719    cpu/u_logic/Nt03z4_i_5_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I2_O)        0.326     5.045 r  cpu/u_logic/HADDR[6]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     5.045    cpu/u_logic/HADDR[6]_INST_0_i_38_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.595 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.595    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.508     6.326    cpu/u_logic/p_1_in1_in[6]
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.138 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.138    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.921 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.854     8.774    cpu/u_logic/p_0_in52_in
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.307     9.081 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.566     9.647    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X43Y129        LUT4 (Prop_lut4_I3_O)        0.118     9.765 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.747    10.512    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.355    10.867 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.440    11.307    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.327    11.634 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.917    12.552    RAM/HTRANS[0]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.676 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.640    13.315    RAM/active
    SLICE_X50Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.439 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.695    14.135    RAM/rConflict[3]_i_1_n_0
    SLICE_X52Y107        FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.487    17.948    RAM/clk_out1
    SLICE_X52Y107        FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.501    17.448    
                         clock uncertainty           -0.089    17.359    
    SLICE_X52Y107        FDRE (Setup_fdre_C_R)       -0.429    16.930    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         16.930    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.416ns  (logic 5.382ns (32.785%)  route 11.034ns (67.215%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.614    -2.433    cpu/u_logic/HCLK
    SLICE_X51Y140        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDPE (Prop_fdpe_C_Q)         0.456    -1.977 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.857    -0.120    cpu/u_logic/H3d3z4
    SLICE_X31Y131        LUT4 (Prop_lut4_I2_O)        0.152     0.032 r  cpu/u_logic/HWDATA[31]_INST_0_i_15/O
                         net (fo=8, routed)           0.956     0.988    cpu/u_logic/HWDATA[31]_INST_0_i_15_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.326     1.314 r  cpu/u_logic/HWDATA[28]_INST_0_i_14/O
                         net (fo=1, routed)           0.316     1.630    cpu/u_logic/HWDATA[28]_INST_0_i_14_n_0
    SLICE_X34Y136        LUT5 (Prop_lut5_I4_O)        0.124     1.754 r  cpu/u_logic/HWDATA[28]_INST_0_i_4/O
                         net (fo=2, routed)           0.912     2.666    cpu/u_logic/HWDATA[28]_INST_0_i_4_n_0
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.790 r  cpu/u_logic/HWDATA[28]_INST_0_i_1/O
                         net (fo=8, routed)           1.061     3.851    cpu/u_logic/HWDATA[28]_INST_0_i_1_n_0
    SLICE_X43Y130        LUT4 (Prop_lut4_I1_O)        0.152     4.003 r  cpu/u_logic/Nt03z4_i_5/O
                         net (fo=3, routed)           0.716     4.719    cpu/u_logic/Nt03z4_i_5_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I2_O)        0.326     5.045 r  cpu/u_logic/HADDR[6]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     5.045    cpu/u_logic/HADDR[6]_INST_0_i_38_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.595 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.595    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.508     6.326    cpu/u_logic/p_1_in1_in[6]
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.138 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.138    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.921 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.854     8.774    cpu/u_logic/p_0_in52_in
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.307     9.081 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.566     9.647    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X43Y129        LUT4 (Prop_lut4_I3_O)        0.118     9.765 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.747    10.512    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.355    10.867 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.440    11.307    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.327    11.634 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.917    12.552    RAM/HTRANS[0]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.676 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.640    13.315    RAM/active
    SLICE_X50Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.439 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.543    13.983    RAM/rConflict[3]_i_1_n_0
    SLICE_X51Y113        FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.490    17.951    RAM/clk_out1
    SLICE_X51Y113        FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.429    17.522    
                         clock uncertainty           -0.089    17.433    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.429    17.004    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.416ns  (logic 5.382ns (32.785%)  route 11.034ns (67.215%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.614    -2.433    cpu/u_logic/HCLK
    SLICE_X51Y140        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDPE (Prop_fdpe_C_Q)         0.456    -1.977 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.857    -0.120    cpu/u_logic/H3d3z4
    SLICE_X31Y131        LUT4 (Prop_lut4_I2_O)        0.152     0.032 r  cpu/u_logic/HWDATA[31]_INST_0_i_15/O
                         net (fo=8, routed)           0.956     0.988    cpu/u_logic/HWDATA[31]_INST_0_i_15_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.326     1.314 r  cpu/u_logic/HWDATA[28]_INST_0_i_14/O
                         net (fo=1, routed)           0.316     1.630    cpu/u_logic/HWDATA[28]_INST_0_i_14_n_0
    SLICE_X34Y136        LUT5 (Prop_lut5_I4_O)        0.124     1.754 r  cpu/u_logic/HWDATA[28]_INST_0_i_4/O
                         net (fo=2, routed)           0.912     2.666    cpu/u_logic/HWDATA[28]_INST_0_i_4_n_0
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.790 r  cpu/u_logic/HWDATA[28]_INST_0_i_1/O
                         net (fo=8, routed)           1.061     3.851    cpu/u_logic/HWDATA[28]_INST_0_i_1_n_0
    SLICE_X43Y130        LUT4 (Prop_lut4_I1_O)        0.152     4.003 r  cpu/u_logic/Nt03z4_i_5/O
                         net (fo=3, routed)           0.716     4.719    cpu/u_logic/Nt03z4_i_5_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I2_O)        0.326     5.045 r  cpu/u_logic/HADDR[6]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     5.045    cpu/u_logic/HADDR[6]_INST_0_i_38_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.595 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.595    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.508     6.326    cpu/u_logic/p_1_in1_in[6]
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.138 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.138    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.921 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.854     8.774    cpu/u_logic/p_0_in52_in
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.307     9.081 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.566     9.647    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X43Y129        LUT4 (Prop_lut4_I3_O)        0.118     9.765 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.747    10.512    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.355    10.867 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.440    11.307    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.327    11.634 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.917    12.552    RAM/HTRANS[0]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.676 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.640    13.315    RAM/active
    SLICE_X50Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.439 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.543    13.983    RAM/rConflict[3]_i_1_n_0
    SLICE_X51Y113        FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.490    17.951    RAM/clk_out1
    SLICE_X51Y113        FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.429    17.522    
                         clock uncertainty           -0.089    17.433    
    SLICE_X51Y113        FDRE (Setup_fdre_C_R)       -0.429    17.004    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/An73z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.829ns  (logic 2.650ns (16.741%)  route 13.179ns (83.259%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.593    -2.454    cpu/u_logic/HCLK
    SLICE_X57Y122        FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.998 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.149    -0.849    cpu/u_logic/Dks2z4
    SLICE_X58Y121        LUT6 (Prop_lut6_I1_O)        0.124    -0.725 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.593    -0.132    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X58Y120        LUT3 (Prop_lut3_I0_O)        0.150     0.018 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          0.871     0.888    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I3_O)        0.328     1.216 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           0.812     2.028    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I2_O)        0.124     2.152 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.866     3.017    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.150     3.167 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.012     4.179    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I0_O)        0.326     4.505 r  cpu/u_logic/Lbn2z4_i_6/O
                         net (fo=31, routed)          0.824     5.329    cpu/u_logic/Lbn2z4_i_6_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.453 r  cpu/u_logic/I3y2z4_i_148/O
                         net (fo=1, routed)           0.787     6.241    cpu/u_logic/I3y2z4_i_148_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.365 r  cpu/u_logic/I3y2z4_i_103/O
                         net (fo=1, routed)           0.858     7.223    cpu/u_logic/I3y2z4_i_103_n_0
    SLICE_X70Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.347 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.687     8.034    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X68Y125        LUT6 (Prop_lut6_I2_O)        0.124     8.158 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.940     9.098    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.913    10.134    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X60Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.572    10.830    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124    10.954 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.034    11.987    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  cpu/u_logic/Nf03z4_i_1/O
                         net (fo=16, routed)          1.263    13.375    cpu/u_logic/C3qvx4
    SLICE_X43Y148        FDPE                                         r  cpu/u_logic/An73z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.500    17.961    cpu/u_logic/HCLK
    SLICE_X43Y148        FDPE                                         r  cpu/u_logic/An73z4_reg/C
                         clock pessimism             -0.501    17.461    
                         clock uncertainty           -0.089    17.372    
    SLICE_X43Y148        FDPE (Setup_fdpe_C_D)       -0.067    17.305    cpu/u_logic/An73z4_reg
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                         -13.375    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rek2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.741ns  (logic 2.650ns (16.835%)  route 13.091ns (83.165%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 17.963 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.593    -2.454    cpu/u_logic/HCLK
    SLICE_X57Y122        FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.998 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.149    -0.849    cpu/u_logic/Dks2z4
    SLICE_X58Y121        LUT6 (Prop_lut6_I1_O)        0.124    -0.725 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.593    -0.132    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X58Y120        LUT3 (Prop_lut3_I0_O)        0.150     0.018 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          0.871     0.888    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I3_O)        0.328     1.216 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           0.812     2.028    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I2_O)        0.124     2.152 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.866     3.017    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.150     3.167 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.012     4.179    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I0_O)        0.326     4.505 r  cpu/u_logic/Lbn2z4_i_6/O
                         net (fo=31, routed)          0.824     5.329    cpu/u_logic/Lbn2z4_i_6_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.453 r  cpu/u_logic/I3y2z4_i_148/O
                         net (fo=1, routed)           0.787     6.241    cpu/u_logic/I3y2z4_i_148_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.365 r  cpu/u_logic/I3y2z4_i_103/O
                         net (fo=1, routed)           0.858     7.223    cpu/u_logic/I3y2z4_i_103_n_0
    SLICE_X70Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.347 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.687     8.034    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X68Y125        LUT6 (Prop_lut6_I2_O)        0.124     8.158 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.940     9.098    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.913    10.134    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X60Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.572    10.830    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124    10.954 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.034    11.987    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  cpu/u_logic/Nf03z4_i_1/O
                         net (fo=16, routed)          1.176    13.287    cpu/u_logic/C3qvx4
    SLICE_X39Y146        FDPE                                         r  cpu/u_logic/Rek2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.502    17.963    cpu/u_logic/HCLK
    SLICE_X39Y146        FDPE                                         r  cpu/u_logic/Rek2z4_reg/C
                         clock pessimism             -0.501    17.463    
                         clock uncertainty           -0.089    17.374    
    SLICE_X39Y146        FDPE (Setup_fdpe_C_D)       -0.081    17.293    cpu/u_logic/Rek2z4_reg
  -------------------------------------------------------------------
                         required time                         17.293    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ggk2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.693ns  (logic 2.650ns (16.887%)  route 13.043ns (83.113%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.593    -2.454    cpu/u_logic/HCLK
    SLICE_X57Y122        FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.998 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.149    -0.849    cpu/u_logic/Dks2z4
    SLICE_X58Y121        LUT6 (Prop_lut6_I1_O)        0.124    -0.725 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.593    -0.132    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X58Y120        LUT3 (Prop_lut3_I0_O)        0.150     0.018 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          0.871     0.888    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I3_O)        0.328     1.216 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           0.812     2.028    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I2_O)        0.124     2.152 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.866     3.017    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.150     3.167 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.012     4.179    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I0_O)        0.326     4.505 r  cpu/u_logic/Lbn2z4_i_6/O
                         net (fo=31, routed)          0.824     5.329    cpu/u_logic/Lbn2z4_i_6_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.453 r  cpu/u_logic/I3y2z4_i_148/O
                         net (fo=1, routed)           0.787     6.241    cpu/u_logic/I3y2z4_i_148_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.365 r  cpu/u_logic/I3y2z4_i_103/O
                         net (fo=1, routed)           0.858     7.223    cpu/u_logic/I3y2z4_i_103_n_0
    SLICE_X70Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.347 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.687     8.034    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X68Y125        LUT6 (Prop_lut6_I2_O)        0.124     8.158 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.940     9.098    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.913    10.134    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X60Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.572    10.830    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124    10.954 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.034    11.987    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  cpu/u_logic/Nf03z4_i_1/O
                         net (fo=16, routed)          1.127    13.239    cpu/u_logic/C3qvx4
    SLICE_X43Y145        FDPE                                         r  cpu/u_logic/Ggk2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.499    17.960    cpu/u_logic/HCLK
    SLICE_X43Y145        FDPE                                         r  cpu/u_logic/Ggk2z4_reg/C
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.089    17.371    
    SLICE_X43Y145        FDPE (Setup_fdpe_C_D)       -0.067    17.304    cpu/u_logic/Ggk2z4_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sjj2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pdi2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.750ns  (logic 2.920ns (18.540%)  route 12.830ns (81.460%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.429ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.618    -2.429    cpu/u_logic/HCLK
    SLICE_X47Y145        FDPE                                         r  cpu/u_logic/Sjj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDPE (Prop_fdpe_C_Q)         0.456    -1.973 r  cpu/u_logic/Sjj2z4_reg/Q
                         net (fo=117, routed)         1.273    -0.700    cpu/u_logic/Sjj2z4
    SLICE_X38Y139        LUT4 (Prop_lut4_I2_O)        0.124    -0.576 f  cpu/u_logic/HADDR[27]_INST_0_i_7/O
                         net (fo=24, routed)          1.660     1.084    cpu/u_logic/HADDR[27]_INST_0_i_7_n_0
    SLICE_X32Y123        LUT6 (Prop_lut6_I3_O)        0.124     1.208 r  cpu/u_logic/HADDR[10]_INST_0_i_27/O
                         net (fo=1, routed)           0.645     1.853    cpu/u_logic/HADDR[10]_INST_0_i_27_n_0
    SLICE_X32Y123        LUT5 (Prop_lut5_I4_O)        0.124     1.977 r  cpu/u_logic/HADDR[10]_INST_0_i_16/O
                         net (fo=8, routed)           1.364     3.341    cpu/u_logic/HADDR[10]_INST_0_i_16_n_0
    SLICE_X40Y135        LUT6 (Prop_lut6_I0_O)        0.124     3.465 f  cpu/u_logic/HADDR[28]_INST_0_i_58/O
                         net (fo=1, routed)           0.000     3.465    cpu/u_logic/HADDR[28]_INST_0_i_58_n_0
    SLICE_X40Y135        MUXF7 (Prop_muxf7_I1_O)      0.245     3.710 f  cpu/u_logic/HADDR[28]_INST_0_i_35/O
                         net (fo=1, routed)           0.989     4.699    cpu/u_logic/HADDR[28]_INST_0_i_35_n_0
    SLICE_X40Y139        LUT6 (Prop_lut6_I1_O)        0.298     4.997 r  cpu/u_logic/HADDR[28]_INST_0_i_24/O
                         net (fo=2, routed)           0.407     5.404    cpu/u_logic/HADDR[28]_INST_0_i_24_n_0
    SLICE_X41Y139        LUT2 (Prop_lut2_I1_O)        0.119     5.523 r  cpu/u_logic/HADDR[28]_INST_0_i_9/O
                         net (fo=4, routed)           0.593     6.115    cpu/u_logic/HADDR[28]_INST_0_i_9_n_0
    SLICE_X44Y139        LUT5 (Prop_lut5_I3_O)        0.332     6.447 r  cpu/u_logic/Bv03z4_i_6/O
                         net (fo=27, routed)          1.691     8.139    cpu/u_logic/Bv03z4_i_6_n_0
    SLICE_X42Y127        LUT4 (Prop_lut4_I1_O)        0.150     8.289 f  cpu/u_logic/Lq03z4_i_7/O
                         net (fo=2, routed)           1.155     9.444    cpu/u_logic/Lq03z4_i_7_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I0_O)        0.328     9.772 r  cpu/u_logic/Pdi2z4_i_45/O
                         net (fo=1, routed)           0.845    10.616    cpu/u_logic/Pdi2z4_i_45_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.740 r  cpu/u_logic/Pdi2z4_i_22/O
                         net (fo=1, routed)           0.754    11.495    cpu/u_logic/Pdi2z4_i_22_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.619 r  cpu/u_logic/Pdi2z4_i_10/O
                         net (fo=2, routed)           0.942    12.560    cpu/u_logic/Pdi2z4_i_10_n_0
    SLICE_X47Y136        LUT6 (Prop_lut6_I2_O)        0.124    12.684 r  cpu/u_logic/Pdi2z4_i_3/O
                         net (fo=2, routed)           0.513    13.197    cpu/u_logic/Pdi2z4_i_3_n_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I1_O)        0.124    13.321 r  cpu/u_logic/Pdi2z4_i_1/O
                         net (fo=1, routed)           0.000    13.321    cpu/u_logic/Eyhvx4
    SLICE_X52Y140        FDPE                                         r  cpu/u_logic/Pdi2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.486    17.947    cpu/u_logic/HCLK
    SLICE_X52Y140        FDPE                                         r  cpu/u_logic/Pdi2z4_reg/C
                         clock pessimism             -0.501    17.447    
                         clock uncertainty           -0.089    17.358    
    SLICE_X52Y140        FDPE (Setup_fdpe_C_D)        0.029    17.387    cpu/u_logic/Pdi2z4_reg
  -------------------------------------------------------------------
                         required time                         17.387    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.769ns  (logic 5.258ns (33.344%)  route 10.511ns (66.656%))
  Logic Levels:           19  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.614    -2.433    cpu/u_logic/HCLK
    SLICE_X51Y140        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDPE (Prop_fdpe_C_Q)         0.456    -1.977 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.857    -0.120    cpu/u_logic/H3d3z4
    SLICE_X31Y131        LUT4 (Prop_lut4_I2_O)        0.152     0.032 r  cpu/u_logic/HWDATA[31]_INST_0_i_15/O
                         net (fo=8, routed)           0.956     0.988    cpu/u_logic/HWDATA[31]_INST_0_i_15_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.326     1.314 r  cpu/u_logic/HWDATA[28]_INST_0_i_14/O
                         net (fo=1, routed)           0.316     1.630    cpu/u_logic/HWDATA[28]_INST_0_i_14_n_0
    SLICE_X34Y136        LUT5 (Prop_lut5_I4_O)        0.124     1.754 r  cpu/u_logic/HWDATA[28]_INST_0_i_4/O
                         net (fo=2, routed)           0.912     2.666    cpu/u_logic/HWDATA[28]_INST_0_i_4_n_0
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.790 r  cpu/u_logic/HWDATA[28]_INST_0_i_1/O
                         net (fo=8, routed)           1.061     3.851    cpu/u_logic/HWDATA[28]_INST_0_i_1_n_0
    SLICE_X43Y130        LUT4 (Prop_lut4_I1_O)        0.152     4.003 r  cpu/u_logic/Nt03z4_i_5/O
                         net (fo=3, routed)           0.716     4.719    cpu/u_logic/Nt03z4_i_5_n_0
    SLICE_X39Y128        LUT3 (Prop_lut3_I2_O)        0.326     5.045 r  cpu/u_logic/HADDR[6]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     5.045    cpu/u_logic/HADDR[6]_INST_0_i_38_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.595 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.595    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  cpu/u_logic/HADDR[10]_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.508     6.326    cpu/u_logic/p_1_in1_in[6]
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.138 r  cpu/u_logic/HADDR[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.138    cpu/u_logic/HADDR[10]_INST_0_i_3_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  cpu/u_logic/HADDR[13]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    cpu/u_logic/HADDR[13]_INST_0_i_3_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  cpu/u_logic/HADDR[18]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    cpu/u_logic/HADDR[18]_INST_0_i_2_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.921 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.854     8.774    cpu/u_logic/p_0_in52_in
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.307     9.081 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.566     9.647    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X43Y129        LUT4 (Prop_lut4_I3_O)        0.118     9.765 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.747    10.512    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.355    10.867 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.440    11.307    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.327    11.634 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.917    12.552    RAM/HTRANS[0]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.676 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.660    13.336    RAM/active
    SLICE_X50Y113        FDRE                                         r  RAM/rActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.490    17.951    RAM/clk_out1
    SLICE_X50Y113        FDRE                                         r  RAM/rActive_reg/C
                         clock pessimism             -0.429    17.522    
                         clock uncertainty           -0.089    17.433    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)       -0.031    17.402    RAM/rActive_reg
  -------------------------------------------------------------------
                         required time                         17.402    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 cpu/u_logic/Dks2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rht2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 2.650ns (16.892%)  route 13.038ns (83.108%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.593    -2.454    cpu/u_logic/HCLK
    SLICE_X57Y122        FDCE                                         r  cpu/u_logic/Dks2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.998 f  cpu/u_logic/Dks2z4_reg/Q
                         net (fo=16, routed)          1.149    -0.849    cpu/u_logic/Dks2z4
    SLICE_X58Y121        LUT6 (Prop_lut6_I1_O)        0.124    -0.725 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.593    -0.132    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X58Y120        LUT3 (Prop_lut3_I0_O)        0.150     0.018 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          0.871     0.888    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I3_O)        0.328     1.216 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           0.812     2.028    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I2_O)        0.124     2.152 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.866     3.017    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.150     3.167 r  cpu/u_logic/Lbn2z4_i_8/O
                         net (fo=4, routed)           1.012     4.179    cpu/u_logic/Lbn2z4_i_8_n_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I0_O)        0.326     4.505 r  cpu/u_logic/Lbn2z4_i_6/O
                         net (fo=31, routed)          0.824     5.329    cpu/u_logic/Lbn2z4_i_6_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.453 r  cpu/u_logic/I3y2z4_i_148/O
                         net (fo=1, routed)           0.787     6.241    cpu/u_logic/I3y2z4_i_148_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.365 r  cpu/u_logic/I3y2z4_i_103/O
                         net (fo=1, routed)           0.858     7.223    cpu/u_logic/I3y2z4_i_103_n_0
    SLICE_X70Y124        LUT5 (Prop_lut5_I0_O)        0.124     7.347 f  cpu/u_logic/I3y2z4_i_58/O
                         net (fo=1, routed)           0.687     8.034    cpu/u_logic/I3y2z4_i_58_n_0
    SLICE_X68Y125        LUT6 (Prop_lut6_I2_O)        0.124     8.158 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.940     9.098    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I2_O)        0.124     9.222 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.913    10.134    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X60Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.572    10.830    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I2_O)        0.124    10.954 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.034    11.987    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  cpu/u_logic/Nf03z4_i_1/O
                         net (fo=16, routed)          1.122    13.234    cpu/u_logic/C3qvx4
    SLICE_X45Y146        FDPE                                         r  cpu/u_logic/Rht2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.499    17.960    cpu/u_logic/HCLK
    SLICE_X45Y146        FDPE                                         r  cpu/u_logic/Rht2z4_reg/C
                         clock pessimism             -0.501    17.460    
                         clock uncertainty           -0.089    17.371    
    SLICE_X45Y146        FDPE (Setup_fdpe_C_D)       -0.067    17.304    cpu/u_logic/Rht2z4_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  4.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/u_logic/Jca3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Uei3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.381%)  route 0.206ns (49.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.547    -0.565    cpu/u_logic/HCLK
    SLICE_X50Y123        FDPE                                         r  cpu/u_logic/Jca3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDPE (Prop_fdpe_C_Q)         0.164    -0.401 r  cpu/u_logic/Jca3z4_reg/Q
                         net (fo=2, routed)           0.206    -0.195    cpu/u_logic/Jca3z4
    SLICE_X52Y123        LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  cpu/u_logic/Uei3z4_i_1/O
                         net (fo=1, routed)           0.000    -0.150    cpu/u_logic/Zmmvx4
    SLICE_X52Y123        FDPE                                         r  cpu/u_logic/Uei3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.813    -0.339    cpu/u_logic/HCLK
    SLICE_X52Y123        FDPE                                         r  cpu/u_logic/Uei3z4_reg/C
                         clock pessimism              0.035    -0.304    
    SLICE_X52Y123        FDPE (Hold_fdpe_C_D)         0.092    -0.212    cpu/u_logic/Uei3z4_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/u_logic/Z7i2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Gqw2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.263%)  route 0.215ns (50.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.551    -0.561    cpu/u_logic/HCLK
    SLICE_X50Y130        FDPE                                         r  cpu/u_logic/Z7i2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.397 r  cpu/u_logic/Z7i2z4_reg/Q
                         net (fo=23, routed)          0.215    -0.182    cpu/u_logic/Z7i2z4_reg_n_0
    SLICE_X52Y130        LUT5 (Prop_lut5_I1_O)        0.045    -0.137 r  cpu/u_logic/Gqw2z4_i_1/O
                         net (fo=1, routed)           0.000    -0.137    cpu/u_logic/Mohvx4
    SLICE_X52Y130        FDPE                                         r  cpu/u_logic/Gqw2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.817    -0.334    cpu/u_logic/HCLK
    SLICE_X52Y130        FDPE                                         r  cpu/u_logic/Gqw2z4_reg/C
                         clock pessimism              0.035    -0.299    
    SLICE_X52Y130        FDPE (Hold_fdpe_C_D)         0.092    -0.207    cpu/u_logic/Gqw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.322%)  route 0.253ns (60.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.568    -0.544    ROM/loader/clk_out1
    SLICE_X8Y108         FDRE                                         r  ROM/loader/nibbleReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  ROM/loader/nibbleReg_reg[2][2]/Q
                         net (fo=1, routed)           0.253    -0.127    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.873    -0.279    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.494    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.198    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.665%)  route 0.291ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.576    -0.536    ROM/loader/clk_out1
    SLICE_X9Y97          FDRE                                         r  ROM/loader/nibbleReg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  ROM/loader/nibbleReg_reg[7][1]/Q
                         net (fo=1, routed)           0.291    -0.105    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.888    -0.264    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.183    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.562    -0.550    RAM/clk_out1
    SLICE_X62Y106        FDRE                                         r  RAM/rHADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  RAM/rHADDR_reg[7]/Q
                         net (fo=5, routed)           0.171    -0.215    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y21         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.874    -0.278    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.310    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/u_logic/Rbi3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Enw2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.229%)  route 0.265ns (58.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.550    -0.562    cpu/u_logic/HCLK
    SLICE_X51Y129        FDPE                                         r  cpu/u_logic/Rbi3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  cpu/u_logic/Rbi3z4_reg/Q
                         net (fo=21, routed)          0.265    -0.156    cpu/u_logic/Rbi3z4
    SLICE_X55Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.111 r  cpu/u_logic/Enw2z4_i_1/O
                         net (fo=1, routed)           0.000    -0.111    cpu/u_logic/Aphvx4
    SLICE_X55Y130        FDPE                                         r  cpu/u_logic/Enw2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.817    -0.334    cpu/u_logic/HCLK
    SLICE_X55Y130        FDPE                                         r  cpu/u_logic/Enw2z4_reg/C
                         clock pessimism              0.035    -0.299    
    SLICE_X55Y130        FDPE (Hold_fdpe_C_D)         0.091    -0.208    cpu/u_logic/Enw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.899%)  route 0.280ns (63.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.568    -0.544    ROM/loader/clk_out1
    SLICE_X8Y108         FDRE                                         r  ROM/loader/nibbleReg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  ROM/loader/nibbleReg_reg[2][1]/Q
                         net (fo=1, routed)           0.280    -0.100    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.873    -0.279    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.494    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.198    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.763%)  route 0.282ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.568    -0.544    ROM/loader/clk_out1
    SLICE_X8Y108         FDRE                                         r  ROM/loader/nibbleReg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  ROM/loader/nibbleReg_reg[2][0]/Q
                         net (fo=1, routed)           0.282    -0.098    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.873    -0.279    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.494    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.198    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.341%)  route 0.182ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.562    -0.550    RAM/clk_out1
    SLICE_X62Y106        FDRE                                         r  RAM/rHADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  RAM/rHADDR_reg[12]/Q
                         net (fo=5, routed)           0.182    -0.204    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.874    -0.278    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.493    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.310    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/u_logic/Vaw2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Qlw2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.262%)  route 0.276ns (59.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.549    -0.563    cpu/u_logic/HCLK
    SLICE_X51Y128        FDCE                                         r  cpu/u_logic/Vaw2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  cpu/u_logic/Vaw2z4_reg/Q
                         net (fo=23, routed)          0.276    -0.146    cpu/u_logic/Vaw2z4
    SLICE_X52Y129        LUT5 (Prop_lut5_I3_O)        0.045    -0.101 r  cpu/u_logic/Qlw2z4_i_1/O
                         net (fo=1, routed)           0.000    -0.101    cpu/u_logic/Hphvx4
    SLICE_X52Y129        FDPE                                         r  cpu/u_logic/Qlw2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.817    -0.335    cpu/u_logic/HCLK
    SLICE_X52Y129        FDPE                                         r  cpu/u_logic/Qlw2z4_reg/C
                         clock pessimism              0.035    -0.300    
    SLICE_X52Y129        FDPE (Hold_fdpe_C_D)         0.091    -0.209    cpu/u_logic/Qlw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y23    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y23    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y22    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y22    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y101   GPIO/in0A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y103   GPIO/in0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y101   GPIO/in0A_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y103   GPIO/in0A_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y101   GPIO/in0A_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y101   GPIO/in0A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y101   GPIO/in0A_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y101   GPIO/in0A_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y103   GPIO/in0A_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y103   GPIO/in0A_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104   GPIO/in0A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y105   GPIO/in0B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y116   GPIO/in1A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104   GPIO/in1B_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y106   GPIO/out0H_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y106   GPIO/out0H_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y105   GPIO/out0L_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y107   GPIO/out1H_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y107   GPIO/out1H_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y103   GPIO/out1L_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.864ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bv03z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 0.580ns (7.586%)  route 7.066ns (92.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 17.950 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.972     5.207    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X34Y127        FDPE                                         f  cpu/u_logic/Bv03z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.489    17.950    cpu/u_logic/HCLK
    SLICE_X34Y127        FDPE                                         r  cpu/u_logic/Bv03z4_reg/C
                         clock pessimism             -0.429    17.521    
                         clock uncertainty           -0.089    17.432    
    SLICE_X34Y127        FDPE (Recov_fdpe_C_PRE)     -0.361    17.071    cpu/u_logic/Bv03z4_reg
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                 11.864    

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/E913z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.580ns (7.598%)  route 7.054ns (92.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.960     5.195    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X31Y129        FDPE                                         f  cpu/u_logic/E913z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.493    17.954    cpu/u_logic/HCLK
    SLICE_X31Y129        FDPE                                         r  cpu/u_logic/E913z4_reg/C
                         clock pessimism             -0.429    17.525    
                         clock uncertainty           -0.089    17.436    
    SLICE_X31Y129        FDPE (Recov_fdpe_C_PRE)     -0.359    17.077    cpu/u_logic/E913z4_reg
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                 11.882    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M413z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 0.580ns (7.635%)  route 7.017ns (92.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.923     5.158    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X31Y133        FDPE                                         f  cpu/u_logic/M413z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X31Y133        FDPE                                         r  cpu/u_logic/M413z4_reg/C
                         clock pessimism             -0.429    17.529    
                         clock uncertainty           -0.089    17.440    
    SLICE_X31Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    17.081    cpu/u_logic/M413z4_reg
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/X213z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 0.580ns (7.635%)  route 7.017ns (92.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.923     5.158    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X31Y133        FDPE                                         f  cpu/u_logic/X213z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X31Y133        FDPE                                         r  cpu/u_logic/X213z4_reg/C
                         clock pessimism             -0.429    17.529    
                         clock uncertainty           -0.089    17.440    
    SLICE_X31Y133        FDPE (Recov_fdpe_C_PRE)     -0.359    17.081    cpu/u_logic/X213z4_reg
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             12.074ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Oir2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.580ns (7.792%)  route 6.863ns (92.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.769     5.004    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X34Y133        FDPE                                         f  cpu/u_logic/Oir2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X34Y133        FDPE                                         r  cpu/u_logic/Oir2z4_reg/C
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.089    17.439    
    SLICE_X34Y133        FDPE (Recov_fdpe_C_PRE)     -0.361    17.078    cpu/u_logic/Oir2z4_reg
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 12.074    

Slack (MET) :             12.074ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/U5q2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.580ns (7.792%)  route 6.863ns (92.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.769     5.004    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X34Y133        FDPE                                         f  cpu/u_logic/U5q2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X34Y133        FDPE                                         r  cpu/u_logic/U5q2z4_reg/C
                         clock pessimism             -0.429    17.528    
                         clock uncertainty           -0.089    17.439    
    SLICE_X34Y133        FDPE (Recov_fdpe_C_PRE)     -0.361    17.078    cpu/u_logic/U5q2z4_reg
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 12.074    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ey03z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.580ns (7.838%)  route 6.820ns (92.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.725     4.960    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X36Y138        FDPE                                         f  cpu/u_logic/Ey03z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.500    17.961    cpu/u_logic/HCLK
    SLICE_X36Y138        FDPE                                         r  cpu/u_logic/Ey03z4_reg/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.089    17.443    
    SLICE_X36Y138        FDPE (Recov_fdpe_C_PRE)     -0.359    17.084    cpu/u_logic/Ey03z4_reg
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/I113z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.580ns (7.838%)  route 6.820ns (92.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.725     4.960    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X36Y138        FDPE                                         f  cpu/u_logic/I113z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.500    17.961    cpu/u_logic/HCLK
    SLICE_X36Y138        FDPE                                         r  cpu/u_logic/I113z4_reg/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.089    17.443    
    SLICE_X36Y138        FDPE (Recov_fdpe_C_PRE)     -0.359    17.084    cpu/u_logic/I113z4_reg
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Q713z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.580ns (7.838%)  route 6.820ns (92.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.725     4.960    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X36Y138        FDPE                                         f  cpu/u_logic/Q713z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.500    17.961    cpu/u_logic/HCLK
    SLICE_X36Y138        FDPE                                         r  cpu/u_logic/Q713z4_reg/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.089    17.443    
    SLICE_X36Y138        FDPE (Recov_fdpe_C_PRE)     -0.359    17.084    cpu/u_logic/Q713z4_reg
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.128ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Okn2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 0.580ns (7.843%)  route 6.815ns (92.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 17.961 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.439ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.608    -2.439    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.456    -1.983 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          1.094    -0.889    cpu/u_logic/HRESETn
    SLICE_X36Y122        LUT1 (Prop_lut1_I0_O)        0.124    -0.765 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         5.721     4.956    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X37Y138        FDPE                                         f  cpu/u_logic/Okn2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        1.500    17.961    cpu/u_logic/HCLK
    SLICE_X37Y138        FDPE                                         r  cpu/u_logic/Okn2z4_reg/C
                         clock pessimism             -0.429    17.532    
                         clock uncertainty           -0.089    17.443    
    SLICE_X37Y138        FDPE (Recov_fdpe_C_PRE)     -0.359    17.084    cpu/u_logic/Okn2z4_reg
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 12.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Kf13z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.430     0.013    cpu/u_logic/HRESETn
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.058 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         0.184     0.242    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X32Y126        FDPE                                         f  cpu/u_logic/Kf13z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.821    -0.331    cpu/u_logic/HCLK
    SLICE_X32Y126        FDPE                                         r  cpu/u_logic/Kf13z4_reg/C
                         clock pessimism             -0.194    -0.525    
    SLICE_X32Y126        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.620    cpu/u_logic/Kf13z4_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Mt13z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.430     0.013    cpu/u_logic/HRESETn
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.058 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         0.184     0.242    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X32Y126        FDPE                                         f  cpu/u_logic/Mt13z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.821    -0.331    cpu/u_logic/HCLK
    SLICE_X32Y126        FDPE                                         r  cpu/u_logic/Mt13z4_reg/C
                         clock pessimism             -0.194    -0.525    
    SLICE_X32Y126        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.620    cpu/u_logic/Mt13z4_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ow13z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.268%)  route 0.613ns (76.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.430     0.013    cpu/u_logic/HRESETn
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.058 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         0.184     0.242    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X32Y126        FDPE                                         f  cpu/u_logic/Ow13z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.821    -0.331    cpu/u_logic/HCLK
    SLICE_X32Y126        FDPE                                         r  cpu/u_logic/Ow13z4_reg/C
                         clock pessimism             -0.194    -0.525    
    SLICE_X32Y126        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.620    cpu/u_logic/Ow13z4_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/U9e3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.237%)  route 0.650ns (77.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.433     0.016    cpu/u_logic/HRESETn
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.061 f  cpu/u_logic/Ypi3z4_i_2/O
                         net (fo=114, routed)         0.218     0.279    cpu/u_logic/Ypi3z4_i_2_n_0
    SLICE_X38Y122        FDPE                                         f  cpu/u_logic/U9e3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.821    -0.331    cpu/u_logic/HCLK
    SLICE_X38Y122        FDPE                                         r  cpu/u_logic/U9e3z4_reg/C
                         clock pessimism             -0.194    -0.525    
    SLICE_X38Y122        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.596    cpu/u_logic/U9e3z4_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Oas2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.391%)  route 0.645ns (77.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.397    -0.019    cpu/u_logic/HRESETn
    SLICE_X36Y119        LUT1 (Prop_lut1_I0_O)        0.045     0.026 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.248     0.274    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X31Y121        FDPE                                         f  cpu/u_logic/Oas2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.823    -0.328    cpu/u_logic/HCLK
    SLICE_X31Y121        FDPE                                         r  cpu/u_logic/Oas2z4_reg/C
                         clock pessimism             -0.194    -0.522    
    SLICE_X31Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.617    cpu/u_logic/Oas2z4_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/B5e3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.863%)  route 0.665ns (78.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.462     0.046    cpu/u_logic/HRESETn
    SLICE_X36Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.202     0.294    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X37Y121        FDPE                                         f  cpu/u_logic/B5e3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.822    -0.329    cpu/u_logic/HCLK
    SLICE_X37Y121        FDPE                                         r  cpu/u_logic/B5e3z4_reg/C
                         clock pessimism             -0.194    -0.523    
    SLICE_X37Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.618    cpu/u_logic/B5e3z4_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/G8n2z4_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.873%)  route 0.916ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.539     0.123    cpu/u_logic/HRESETn
    SLICE_X36Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.168 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         0.377     0.545    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X53Y119        FDCE                                         f  cpu/u_logic/G8n2z4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.817    -0.334    cpu/u_logic/HCLK
    SLICE_X53Y119        FDCE                                         r  cpu/u_logic/G8n2z4_reg/C
                         clock pessimism              0.035    -0.299    
    SLICE_X53Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    cpu/u_logic/G8n2z4_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Arv2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.147%)  route 0.694ns (78.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.397    -0.019    cpu/u_logic/HRESETn
    SLICE_X36Y119        LUT1 (Prop_lut1_I0_O)        0.045     0.026 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.297     0.322    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X31Y125        FDPE                                         f  cpu/u_logic/Arv2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.820    -0.332    cpu/u_logic/HCLK
    SLICE_X31Y125        FDPE                                         r  cpu/u_logic/Arv2z4_reg/C
                         clock pessimism             -0.194    -0.526    
    SLICE_X31Y125        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.621    cpu/u_logic/Arv2z4_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ug73z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.555%)  route 0.719ns (79.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.462     0.046    cpu/u_logic/HRESETn
    SLICE_X36Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.256     0.348    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X35Y122        FDPE                                         f  cpu/u_logic/Ug73z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.822    -0.330    cpu/u_logic/HCLK
    SLICE_X35Y122        FDPE                                         r  cpu/u_logic/Ug73z4_reg/C
                         clock pessimism             -0.194    -0.524    
    SLICE_X35Y122        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.619    cpu/u_logic/Ug73z4_reg
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/I4s2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.551%)  route 0.719ns (79.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.555    -0.557    resetGen/HCLK
    SLICE_X44Y118        FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  resetGen/resetFF_reg[4]/Q
                         net (fo=21, routed)          0.430     0.013    cpu/u_logic/HRESETn
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.058 f  cpu/u_logic/P9h3z4_i_2/O
                         net (fo=120, routed)         0.290     0.348    cpu/u_logic/P9h3z4_i_2_n_0
    SLICE_X36Y122        FDPE                                         f  cpu/u_logic/I4s2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1623, routed)        0.822    -0.330    cpu/u_logic/HCLK
    SLICE_X36Y122        FDPE                                         r  cpu/u_logic/I4s2z4_reg/C
                         clock pessimism             -0.194    -0.524    
    SLICE_X36Y122        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.619    cpu/u_logic/I4s2z4_reg
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.967    





