-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_load_buffer_tile_c2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_output_r_AWVALID : OUT STD_LOGIC;
    m_axi_output_r_AWREADY : IN STD_LOGIC;
    m_axi_output_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_output_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_output_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_output_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_output_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_WVALID : OUT STD_LOGIC;
    m_axi_output_r_WREADY : IN STD_LOGIC;
    m_axi_output_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_output_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_WLAST : OUT STD_LOGIC;
    m_axi_output_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_ARVALID : OUT STD_LOGIC;
    m_axi_output_r_ARREADY : IN STD_LOGIC;
    m_axi_output_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_output_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_output_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_output_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_output_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_output_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_RVALID : IN STD_LOGIC;
    m_axi_output_r_RREADY : OUT STD_LOGIC;
    m_axi_output_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_output_r_RLAST : IN STD_LOGIC;
    m_axi_output_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_output_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_BVALID : IN STD_LOGIC;
    m_axi_output_r_BREADY : OUT STD_LOGIC;
    m_axi_output_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_output_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_output_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_fm : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_params_AWVALID : OUT STD_LOGIC;
    m_axi_params_AWREADY : IN STD_LOGIC;
    m_axi_params_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_params_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_params_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_params_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_params_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_WVALID : OUT STD_LOGIC;
    m_axi_params_WREADY : IN STD_LOGIC;
    m_axi_params_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_params_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_WLAST : OUT STD_LOGIC;
    m_axi_params_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_ARVALID : OUT STD_LOGIC;
    m_axi_params_ARREADY : IN STD_LOGIC;
    m_axi_params_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_params_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_params_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_params_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_params_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_params_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_RVALID : IN STD_LOGIC;
    m_axi_params_RREADY : OUT STD_LOGIC;
    m_axi_params_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_params_RLAST : IN STD_LOGIC;
    m_axi_params_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_params_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_BVALID : IN STD_LOGIC;
    m_axi_params_BREADY : OUT STD_LOGIC;
    m_axi_params_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_params_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_params_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    tx0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ty0 : IN STD_LOGIC_VECTOR (7 downto 0);
    tn0 : IN STD_LOGIC_VECTOR (5 downto 0);
    input_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_fm_buffer_1_ce0 : OUT STD_LOGIC;
    input_fm_buffer_1_we0 : OUT STD_LOGIC;
    input_fm_buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_0_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_0_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_1_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_1_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_2_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_2_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_3_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_3_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_4_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_4_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_5_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_5_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_6_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_6_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_buffer_0_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_buffer_0_0_7_ce0 : OUT STD_LOGIC;
    weights_buffer_0_0_7_we0 : OUT STD_LOGIC;
    weights_buffer_0_0_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_load_buffer_tile_c2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal xClamped_fu_214_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_1_fu_221_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_1_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_2_fu_228_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_2_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_3_fu_235_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_3_reg_479 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_4_fu_242_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_4_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_5_fu_249_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_5_reg_489 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_6_fu_256_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_6_reg_494 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_7_fu_263_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_7_reg_499 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_8_fu_270_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_8_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_9_fu_277_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_9_reg_509 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_10_fu_284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_10_reg_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_11_fu_291_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_11_reg_519 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_12_fu_298_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_12_reg_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_13_fu_305_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_13_reg_529 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_14_fu_312_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_14_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_15_fu_319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xClamped_15_reg_539 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_fu_326_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_reg_544 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_1_fu_333_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_1_reg_549 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_2_fu_340_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_2_reg_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_3_fu_347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_3_reg_559 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_4_fu_354_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_4_reg_564 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_5_fu_361_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_5_reg_569 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_6_fu_368_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_6_reg_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_7_fu_375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_7_reg_579 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_8_fu_382_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_8_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_9_fu_389_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_9_reg_589 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_10_fu_396_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_10_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_11_fu_403_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_11_reg_599 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_12_fu_410_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_12_reg_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_13_fu_417_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_13_reg_609 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_14_fu_424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_14_reg_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_15_fu_431_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal yClamped_15_reg_619 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_idle : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_idle : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_idle : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WLAST : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_BREADY : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_idle : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WLAST : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_BREADY : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0 : STD_LOGIC;
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_load_buffer_tile_c2_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_fm_buffer_1_ce0 : OUT STD_LOGIC;
        input_fm_buffer_1_we0 : OUT STD_LOGIC;
        input_fm_buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_load_buffer_tile_c2_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_buffer_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_0_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_0_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tn0 : IN STD_LOGIC_VECTOR (5 downto 0);
        input_fm : IN STD_LOGIC_VECTOR (63 downto 0);
        ty0 : IN STD_LOGIC_VECTOR (7 downto 0);
        tx0 : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_output_r_AWVALID : OUT STD_LOGIC;
        m_axi_output_r_AWREADY : IN STD_LOGIC;
        m_axi_output_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_output_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_output_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_output_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_output_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_WVALID : OUT STD_LOGIC;
        m_axi_output_r_WREADY : IN STD_LOGIC;
        m_axi_output_r_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_output_r_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_WLAST : OUT STD_LOGIC;
        m_axi_output_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_ARVALID : OUT STD_LOGIC;
        m_axi_output_r_ARREADY : IN STD_LOGIC;
        m_axi_output_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_output_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_output_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_output_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_output_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_output_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_RVALID : IN STD_LOGIC;
        m_axi_output_r_RREADY : OUT STD_LOGIC;
        m_axi_output_r_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_output_r_RLAST : IN STD_LOGIC;
        m_axi_output_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_output_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_BVALID : IN STD_LOGIC;
        m_axi_output_r_BREADY : OUT STD_LOGIC;
        m_axi_output_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_output_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_output_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        xClamped : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        xClamped_15 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_8 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_9 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_10 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_11 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        yClamped_15 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_fm_buffer_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_fm_buffer_1_ce0 : OUT STD_LOGIC;
        input_fm_buffer_1_we0 : OUT STD_LOGIC;
        input_fm_buffer_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_params_AWVALID : OUT STD_LOGIC;
        m_axi_params_AWREADY : IN STD_LOGIC;
        m_axi_params_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_params_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_params_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_params_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_params_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_WVALID : OUT STD_LOGIC;
        m_axi_params_WREADY : IN STD_LOGIC;
        m_axi_params_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_params_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_WLAST : OUT STD_LOGIC;
        m_axi_params_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_ARVALID : OUT STD_LOGIC;
        m_axi_params_ARREADY : IN STD_LOGIC;
        m_axi_params_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_params_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_params_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_params_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_params_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_params_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_RVALID : IN STD_LOGIC;
        m_axi_params_RREADY : OUT STD_LOGIC;
        m_axi_params_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_params_RLAST : IN STD_LOGIC;
        m_axi_params_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_params_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_BVALID : IN STD_LOGIC;
        m_axi_params_BREADY : OUT STD_LOGIC;
        m_axi_params_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_params_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_params_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tn0 : IN STD_LOGIC_VECTOR (5 downto 0);
        conv2_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_buffer_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_0_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_0_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_1_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_1_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_2_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_2_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_3_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_3_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_4_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_4_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_5_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_5_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_6_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_6_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_buffer_0_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_buffer_0_0_7_ce0 : OUT STD_LOGIC;
        weights_buffer_0_0_7_we0 : OUT STD_LOGIC;
        weights_buffer_0_0_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_load_buffer_tile_c2_Pipeline_1_fu_128 : component srcnn_load_buffer_tile_c2_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start,
        ap_done => grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done,
        ap_idle => grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_idle,
        ap_ready => grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready,
        input_fm_buffer_1_address0 => grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0,
        input_fm_buffer_1_ce0 => grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0,
        input_fm_buffer_1_we0 => grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0,
        input_fm_buffer_1_d0 => grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0);

    grp_load_buffer_tile_c2_Pipeline_2_fu_134 : component srcnn_load_buffer_tile_c2_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start,
        ap_done => grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done,
        ap_idle => grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_idle,
        ap_ready => grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready,
        weights_buffer_0_0_0_address0 => grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0,
        weights_buffer_0_0_0_ce0 => grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0,
        weights_buffer_0_0_0_we0 => grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0,
        weights_buffer_0_0_0_d0 => grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0);

    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 : component srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start,
        ap_done => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done,
        ap_idle => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_idle,
        ap_ready => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready,
        tn0 => tn0,
        input_fm => input_fm,
        ty0 => ty0,
        tx0 => tx0,
        m_axi_output_r_AWVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWVALID,
        m_axi_output_r_AWREADY => ap_const_logic_0,
        m_axi_output_r_AWADDR => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWADDR,
        m_axi_output_r_AWID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWID,
        m_axi_output_r_AWLEN => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLEN,
        m_axi_output_r_AWSIZE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWSIZE,
        m_axi_output_r_AWBURST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWBURST,
        m_axi_output_r_AWLOCK => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWLOCK,
        m_axi_output_r_AWCACHE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWCACHE,
        m_axi_output_r_AWPROT => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWPROT,
        m_axi_output_r_AWQOS => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWQOS,
        m_axi_output_r_AWREGION => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWREGION,
        m_axi_output_r_AWUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_AWUSER,
        m_axi_output_r_WVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WVALID,
        m_axi_output_r_WREADY => ap_const_logic_0,
        m_axi_output_r_WDATA => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WDATA,
        m_axi_output_r_WSTRB => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WSTRB,
        m_axi_output_r_WLAST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WLAST,
        m_axi_output_r_WID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WID,
        m_axi_output_r_WUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_WUSER,
        m_axi_output_r_ARVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID,
        m_axi_output_r_ARREADY => m_axi_output_r_ARREADY,
        m_axi_output_r_ARADDR => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR,
        m_axi_output_r_ARID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID,
        m_axi_output_r_ARLEN => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN,
        m_axi_output_r_ARSIZE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE,
        m_axi_output_r_ARBURST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST,
        m_axi_output_r_ARLOCK => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK,
        m_axi_output_r_ARCACHE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE,
        m_axi_output_r_ARPROT => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT,
        m_axi_output_r_ARQOS => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS,
        m_axi_output_r_ARREGION => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION,
        m_axi_output_r_ARUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER,
        m_axi_output_r_RVALID => m_axi_output_r_RVALID,
        m_axi_output_r_RREADY => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY,
        m_axi_output_r_RDATA => m_axi_output_r_RDATA,
        m_axi_output_r_RLAST => m_axi_output_r_RLAST,
        m_axi_output_r_RID => m_axi_output_r_RID,
        m_axi_output_r_RFIFONUM => m_axi_output_r_RFIFONUM,
        m_axi_output_r_RUSER => m_axi_output_r_RUSER,
        m_axi_output_r_RRESP => m_axi_output_r_RRESP,
        m_axi_output_r_BVALID => ap_const_logic_0,
        m_axi_output_r_BREADY => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_BREADY,
        m_axi_output_r_BRESP => ap_const_lv2_0,
        m_axi_output_r_BID => ap_const_lv1_0,
        m_axi_output_r_BUSER => ap_const_lv1_0,
        xClamped => xClamped_reg_464,
        xClamped_1 => xClamped_1_reg_469,
        xClamped_2 => xClamped_2_reg_474,
        xClamped_3 => xClamped_3_reg_479,
        xClamped_4 => xClamped_4_reg_484,
        xClamped_5 => xClamped_5_reg_489,
        xClamped_6 => xClamped_6_reg_494,
        xClamped_7 => xClamped_7_reg_499,
        xClamped_8 => xClamped_8_reg_504,
        xClamped_9 => xClamped_9_reg_509,
        xClamped_10 => xClamped_10_reg_514,
        xClamped_11 => xClamped_11_reg_519,
        xClamped_12 => xClamped_12_reg_524,
        xClamped_13 => xClamped_13_reg_529,
        xClamped_14 => xClamped_14_reg_534,
        xClamped_15 => xClamped_15_reg_539,
        yClamped => yClamped_reg_544,
        yClamped_1 => yClamped_1_reg_549,
        yClamped_2 => yClamped_2_reg_554,
        yClamped_3 => yClamped_3_reg_559,
        yClamped_4 => yClamped_4_reg_564,
        yClamped_5 => yClamped_5_reg_569,
        yClamped_6 => yClamped_6_reg_574,
        yClamped_7 => yClamped_7_reg_579,
        yClamped_8 => yClamped_8_reg_584,
        yClamped_9 => yClamped_9_reg_589,
        yClamped_10 => yClamped_10_reg_594,
        yClamped_11 => yClamped_11_reg_599,
        yClamped_12 => yClamped_12_reg_604,
        yClamped_13 => yClamped_13_reg_609,
        yClamped_14 => yClamped_14_reg_614,
        yClamped_15 => yClamped_15_reg_619,
        input_fm_buffer_1_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0,
        input_fm_buffer_1_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0,
        input_fm_buffer_1_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0,
        input_fm_buffer_1_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0);

    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188 : component srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start,
        ap_done => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done,
        ap_idle => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_idle,
        ap_ready => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready,
        m_axi_params_AWVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWVALID,
        m_axi_params_AWREADY => ap_const_logic_0,
        m_axi_params_AWADDR => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWADDR,
        m_axi_params_AWID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWID,
        m_axi_params_AWLEN => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLEN,
        m_axi_params_AWSIZE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWSIZE,
        m_axi_params_AWBURST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWBURST,
        m_axi_params_AWLOCK => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWLOCK,
        m_axi_params_AWCACHE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWCACHE,
        m_axi_params_AWPROT => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWPROT,
        m_axi_params_AWQOS => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWQOS,
        m_axi_params_AWREGION => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWREGION,
        m_axi_params_AWUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_AWUSER,
        m_axi_params_WVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WVALID,
        m_axi_params_WREADY => ap_const_logic_0,
        m_axi_params_WDATA => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WDATA,
        m_axi_params_WSTRB => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WSTRB,
        m_axi_params_WLAST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WLAST,
        m_axi_params_WID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WID,
        m_axi_params_WUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_WUSER,
        m_axi_params_ARVALID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID,
        m_axi_params_ARREADY => m_axi_params_ARREADY,
        m_axi_params_ARADDR => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR,
        m_axi_params_ARID => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID,
        m_axi_params_ARLEN => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN,
        m_axi_params_ARSIZE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE,
        m_axi_params_ARBURST => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST,
        m_axi_params_ARLOCK => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK,
        m_axi_params_ARCACHE => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE,
        m_axi_params_ARPROT => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT,
        m_axi_params_ARQOS => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS,
        m_axi_params_ARREGION => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION,
        m_axi_params_ARUSER => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER,
        m_axi_params_RVALID => m_axi_params_RVALID,
        m_axi_params_RREADY => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY,
        m_axi_params_RDATA => m_axi_params_RDATA,
        m_axi_params_RLAST => m_axi_params_RLAST,
        m_axi_params_RID => m_axi_params_RID,
        m_axi_params_RFIFONUM => m_axi_params_RFIFONUM,
        m_axi_params_RUSER => m_axi_params_RUSER,
        m_axi_params_RRESP => m_axi_params_RRESP,
        m_axi_params_BVALID => ap_const_logic_0,
        m_axi_params_BREADY => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_BREADY,
        m_axi_params_BRESP => ap_const_lv2_0,
        m_axi_params_BID => ap_const_lv1_0,
        m_axi_params_BUSER => ap_const_lv1_0,
        tn0 => tn0,
        conv2_weights => conv2_weights,
        weights_buffer_0_0_0_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0,
        weights_buffer_0_0_0_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0,
        weights_buffer_0_0_0_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0,
        weights_buffer_0_0_0_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0,
        weights_buffer_0_0_1_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0,
        weights_buffer_0_0_1_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0,
        weights_buffer_0_0_1_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0,
        weights_buffer_0_0_1_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0,
        weights_buffer_0_0_2_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0,
        weights_buffer_0_0_2_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0,
        weights_buffer_0_0_2_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0,
        weights_buffer_0_0_2_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0,
        weights_buffer_0_0_3_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0,
        weights_buffer_0_0_3_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0,
        weights_buffer_0_0_3_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0,
        weights_buffer_0_0_3_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0,
        weights_buffer_0_0_4_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0,
        weights_buffer_0_0_4_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0,
        weights_buffer_0_0_4_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0,
        weights_buffer_0_0_4_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0,
        weights_buffer_0_0_5_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0,
        weights_buffer_0_0_5_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0,
        weights_buffer_0_0_5_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0,
        weights_buffer_0_0_5_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0,
        weights_buffer_0_0_6_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0,
        weights_buffer_0_0_6_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0,
        weights_buffer_0_0_6_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0,
        weights_buffer_0_0_6_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0,
        weights_buffer_0_0_7_address0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0,
        weights_buffer_0_0_7_ce0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0,
        weights_buffer_0_0_7_we0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0,
        weights_buffer_0_0_7_d0 => grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_ready = ap_const_logic_1)) then 
                    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                xClamped_10_reg_514 <= xClamped_10_fu_284_p2;
                xClamped_11_reg_519 <= xClamped_11_fu_291_p2;
                xClamped_12_reg_524 <= xClamped_12_fu_298_p2;
                xClamped_13_reg_529 <= xClamped_13_fu_305_p2;
                xClamped_14_reg_534 <= xClamped_14_fu_312_p2;
                xClamped_15_reg_539 <= xClamped_15_fu_319_p2;
                xClamped_1_reg_469 <= xClamped_1_fu_221_p2;
                xClamped_2_reg_474 <= xClamped_2_fu_228_p2;
                xClamped_3_reg_479 <= xClamped_3_fu_235_p2;
                xClamped_4_reg_484 <= xClamped_4_fu_242_p2;
                xClamped_5_reg_489 <= xClamped_5_fu_249_p2;
                xClamped_6_reg_494 <= xClamped_6_fu_256_p2;
                xClamped_7_reg_499 <= xClamped_7_fu_263_p2;
                xClamped_8_reg_504 <= xClamped_8_fu_270_p2;
                xClamped_9_reg_509 <= xClamped_9_fu_277_p2;
                xClamped_reg_464 <= xClamped_fu_214_p2;
                yClamped_10_reg_594 <= yClamped_10_fu_396_p2;
                yClamped_11_reg_599 <= yClamped_11_fu_403_p2;
                yClamped_12_reg_604 <= yClamped_12_fu_410_p2;
                yClamped_13_reg_609 <= yClamped_13_fu_417_p2;
                yClamped_14_reg_614 <= yClamped_14_fu_424_p2;
                yClamped_15_reg_619 <= yClamped_15_fu_431_p2;
                yClamped_1_reg_549 <= yClamped_1_fu_333_p2;
                yClamped_2_reg_554 <= yClamped_2_fu_340_p2;
                yClamped_3_reg_559 <= yClamped_3_fu_347_p2;
                yClamped_4_reg_564 <= yClamped_4_fu_354_p2;
                yClamped_5_reg_569 <= yClamped_5_fu_361_p2;
                yClamped_6_reg_574 <= yClamped_6_fu_368_p2;
                yClamped_7_reg_579 <= yClamped_7_fu_375_p2;
                yClamped_8_reg_584 <= yClamped_8_fu_382_p2;
                yClamped_9_reg_589 <= yClamped_9_fu_389_p2;
                yClamped_reg_544 <= yClamped_fu_326_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done, grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_done = ap_const_logic_0) or (grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_done = ap_const_logic_0) or (grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start <= grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg;
    grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start <= grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg;
    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg;
    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg;

    input_fm_buffer_1_address0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_fm_buffer_1_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_fm_buffer_1_address0 <= grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_address0;
        else 
            input_fm_buffer_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_1_ce0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_fm_buffer_1_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_fm_buffer_1_ce0 <= grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_ce0;
        else 
            input_fm_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_fm_buffer_1_d0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_fm_buffer_1_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_fm_buffer_1_d0 <= grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_d0;
        else 
            input_fm_buffer_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_1_we0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_fm_buffer_1_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_input_fm_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_fm_buffer_1_we0 <= grp_load_buffer_tile_c2_Pipeline_1_fu_128_input_fm_buffer_1_we0;
        else 
            input_fm_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_output_r_ARADDR <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARADDR;
    m_axi_output_r_ARBURST <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARBURST;
    m_axi_output_r_ARCACHE <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARCACHE;
    m_axi_output_r_ARID <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARID;
    m_axi_output_r_ARLEN <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLEN;
    m_axi_output_r_ARLOCK <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARLOCK;
    m_axi_output_r_ARPROT <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARPROT;
    m_axi_output_r_ARQOS <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARQOS;
    m_axi_output_r_ARREGION <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARREGION;
    m_axi_output_r_ARSIZE <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARSIZE;
    m_axi_output_r_ARUSER <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARUSER;

    m_axi_output_r_ARVALID_assign_proc : process(ap_CS_fsm_state3, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_output_r_ARVALID <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_ARVALID;
        else 
            m_axi_output_r_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_output_r_AWADDR <= ap_const_lv64_0;
    m_axi_output_r_AWBURST <= ap_const_lv2_0;
    m_axi_output_r_AWCACHE <= ap_const_lv4_0;
    m_axi_output_r_AWID <= ap_const_lv1_0;
    m_axi_output_r_AWLEN <= ap_const_lv32_0;
    m_axi_output_r_AWLOCK <= ap_const_lv2_0;
    m_axi_output_r_AWPROT <= ap_const_lv3_0;
    m_axi_output_r_AWQOS <= ap_const_lv4_0;
    m_axi_output_r_AWREGION <= ap_const_lv4_0;
    m_axi_output_r_AWSIZE <= ap_const_lv3_0;
    m_axi_output_r_AWUSER <= ap_const_lv1_0;
    m_axi_output_r_AWVALID <= ap_const_logic_0;
    m_axi_output_r_BREADY <= ap_const_logic_0;

    m_axi_output_r_RREADY_assign_proc : process(ap_CS_fsm_state3, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_output_r_RREADY <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_m_axi_output_r_RREADY;
        else 
            m_axi_output_r_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_output_r_WDATA <= ap_const_lv32_0;
    m_axi_output_r_WID <= ap_const_lv1_0;
    m_axi_output_r_WLAST <= ap_const_logic_0;
    m_axi_output_r_WSTRB <= ap_const_lv4_0;
    m_axi_output_r_WUSER <= ap_const_lv1_0;
    m_axi_output_r_WVALID <= ap_const_logic_0;
    m_axi_params_ARADDR <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARADDR;
    m_axi_params_ARBURST <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARBURST;
    m_axi_params_ARCACHE <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARCACHE;
    m_axi_params_ARID <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARID;
    m_axi_params_ARLEN <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLEN;
    m_axi_params_ARLOCK <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARLOCK;
    m_axi_params_ARPROT <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARPROT;
    m_axi_params_ARQOS <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARQOS;
    m_axi_params_ARREGION <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARREGION;
    m_axi_params_ARSIZE <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARSIZE;
    m_axi_params_ARUSER <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARUSER;

    m_axi_params_ARVALID_assign_proc : process(ap_CS_fsm_state3, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_params_ARVALID <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_ARVALID;
        else 
            m_axi_params_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_params_AWADDR <= ap_const_lv64_0;
    m_axi_params_AWBURST <= ap_const_lv2_0;
    m_axi_params_AWCACHE <= ap_const_lv4_0;
    m_axi_params_AWID <= ap_const_lv1_0;
    m_axi_params_AWLEN <= ap_const_lv32_0;
    m_axi_params_AWLOCK <= ap_const_lv2_0;
    m_axi_params_AWPROT <= ap_const_lv3_0;
    m_axi_params_AWQOS <= ap_const_lv4_0;
    m_axi_params_AWREGION <= ap_const_lv4_0;
    m_axi_params_AWSIZE <= ap_const_lv3_0;
    m_axi_params_AWUSER <= ap_const_lv1_0;
    m_axi_params_AWVALID <= ap_const_logic_0;
    m_axi_params_BREADY <= ap_const_logic_0;

    m_axi_params_RREADY_assign_proc : process(ap_CS_fsm_state3, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_params_RREADY <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_m_axi_params_RREADY;
        else 
            m_axi_params_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_params_WDATA <= ap_const_lv32_0;
    m_axi_params_WID <= ap_const_lv1_0;
    m_axi_params_WLAST <= ap_const_logic_0;
    m_axi_params_WSTRB <= ap_const_lv4_0;
    m_axi_params_WUSER <= ap_const_lv1_0;
    m_axi_params_WVALID <= ap_const_logic_0;

    weights_buffer_0_0_0_address0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_buffer_0_0_0_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_buffer_0_0_0_address0 <= grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_address0;
        else 
            weights_buffer_0_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    weights_buffer_0_0_0_ce0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_buffer_0_0_0_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_buffer_0_0_0_ce0 <= grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_ce0;
        else 
            weights_buffer_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_buffer_0_0_0_d0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_buffer_0_0_0_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_buffer_0_0_0_d0 <= grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_d0;
        else 
            weights_buffer_0_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights_buffer_0_0_0_we0_assign_proc : process(grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0, grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_buffer_0_0_0_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_buffer_0_0_0_we0 <= grp_load_buffer_tile_c2_Pipeline_2_fu_134_weights_buffer_0_0_0_we0;
        else 
            weights_buffer_0_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weights_buffer_0_0_1_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_address0;
    weights_buffer_0_0_1_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_ce0;
    weights_buffer_0_0_1_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_d0;
    weights_buffer_0_0_1_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_1_we0;
    weights_buffer_0_0_2_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_address0;
    weights_buffer_0_0_2_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_ce0;
    weights_buffer_0_0_2_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_d0;
    weights_buffer_0_0_2_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_2_we0;
    weights_buffer_0_0_3_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_address0;
    weights_buffer_0_0_3_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_ce0;
    weights_buffer_0_0_3_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_d0;
    weights_buffer_0_0_3_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_3_we0;
    weights_buffer_0_0_4_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_address0;
    weights_buffer_0_0_4_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_ce0;
    weights_buffer_0_0_4_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_d0;
    weights_buffer_0_0_4_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_4_we0;
    weights_buffer_0_0_5_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_address0;
    weights_buffer_0_0_5_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_ce0;
    weights_buffer_0_0_5_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_d0;
    weights_buffer_0_0_5_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_5_we0;
    weights_buffer_0_0_6_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_address0;
    weights_buffer_0_0_6_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_ce0;
    weights_buffer_0_0_6_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_d0;
    weights_buffer_0_0_6_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_6_we0;
    weights_buffer_0_0_7_address0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_address0;
    weights_buffer_0_0_7_ce0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_ce0;
    weights_buffer_0_0_7_d0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_d0;
    weights_buffer_0_0_7_we0 <= grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_weights_buffer_0_0_7_we0;
    xClamped_10_fu_284_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_B));
    xClamped_11_fu_291_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_C));
    xClamped_12_fu_298_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_D));
    xClamped_13_fu_305_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_E));
    xClamped_14_fu_312_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_F));
    xClamped_15_fu_319_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_10));
    xClamped_1_fu_221_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_2));
    xClamped_2_fu_228_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_3));
    xClamped_3_fu_235_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_4));
    xClamped_4_fu_242_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_5));
    xClamped_5_fu_249_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_6));
    xClamped_6_fu_256_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_7));
    xClamped_7_fu_263_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_8));
    xClamped_8_fu_270_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_9));
    xClamped_9_fu_277_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_A));
    xClamped_fu_214_p2 <= std_logic_vector(unsigned(tx0) + unsigned(ap_const_lv8_1));
    yClamped_10_fu_396_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_B));
    yClamped_11_fu_403_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_C));
    yClamped_12_fu_410_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_D));
    yClamped_13_fu_417_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_E));
    yClamped_14_fu_424_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_F));
    yClamped_15_fu_431_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_10));
    yClamped_1_fu_333_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_2));
    yClamped_2_fu_340_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_3));
    yClamped_3_fu_347_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_4));
    yClamped_4_fu_354_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_5));
    yClamped_5_fu_361_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_6));
    yClamped_6_fu_368_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_7));
    yClamped_7_fu_375_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_8));
    yClamped_8_fu_382_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_9));
    yClamped_9_fu_389_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_A));
    yClamped_fu_326_p2 <= std_logic_vector(unsigned(ty0) + unsigned(ap_const_lv8_1));
end behav;
