// Seed: 381413255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    output logic id_0,
    input  wire  _id_1,
    output wor   id_2
);
  wire [id_1 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    id_0 <= 1;
  end
endmodule
