#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep 24 10:43:45 2021
# Process ID: 17444
# Current directory: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10844 C:\Users\BARAN\Desktop\beti_fpga_2020_1\AdimMotorUygulama\AdimMotorUygulama.xpr
# Log file: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/vivado.log
# Journal file: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 24 10:48:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/synth_1/runme.log
[Fri Sep 24 10:48:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1121.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1768.172 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1768.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1867.781 ; gain = 850.777
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 24 11:01:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/synth_1/runme.log
[Fri Sep 24 11:01:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B1684FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.230 ; gain = 1528.793
set_property PROGRAM.FILE {C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/STEPPER_MOTOR.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/STEPPER_MOTOR.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 24 11:11:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/synth_1/runme.log
[Fri Sep 24 11:11:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 24 11:13:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/synth_1/runme.log
[Fri Sep 24 11:13:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/STEPPER_MOTOR.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 24 11:24:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/synth_1/runme.log
[Fri Sep 24 11:24:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/BARAN/Desktop/beti_fpga_2020_1/AdimMotorUygulama/AdimMotorUygulama.runs/impl_1/STEPPER_MOTOR.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 24 11:41:30 2021...
