; generated by ARM C/C++ Compiler, RVCT4.0 [Build 728]
; commandline ArmCC [--split_sections --debug -c --asm --interleave -o.\STM3210B-EVAL\system_stm32f10x.o --depend=.\STM3210B-EVAL\system_stm32f10x.d --cpu=Cortex-M3 --apcs=interwork -O3 -I..\inc -I..\..\..\Libraries\CMSIS\Device\ST\STM32F10x\Include -I..\..\..\Libraries\STM32_USB-FS-Device_Driver\inc -I..\..\..\Libraries\STM32F10x_StdPeriph_Driver\inc -I..\..\..\Utilities\STM32_EVAL -I..\..\..\Utilities\STM32_EVAL\Common -I..\..\..\Utilities\STM32_EVAL\STM3210B_EVAL -ID:\Keil\ARM\INC -ID:\Keil\ARM\INC\ST\STM32F10x -D__MICROLIB -DUSE_STDPERIPH_DRIVER -DSTM32F10X_MD -DUSE_STM3210B_EVAL --omf_browse=.\STM3210B-EVAL\system_stm32f10x.crf ..\src\system_stm32f10x.c]
                          THUMB

                          AREA ||i.SetSysClockTo72||, CODE, READONLY, ALIGN=2

                  SetSysClockTo72 PROC
;;;833      */
;;;834    static void SetSysClockTo72(void)
000000  4921              LDR      r1,|L1.136|
;;;835    {
;;;836      __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
000002  2000              MOVS     r0,#0
;;;837      
;;;838      /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
;;;839      /* Enable HSE */    
;;;840      RCC->CR |= ((uint32_t)RCC_CR_HSEON);
000004  680a              LDR      r2,[r1,#0]
000006  f4423280          ORR      r2,r2,#0x10000
00000a  600a              STR      r2,[r1,#0]
;;;841     
;;;842      /* Wait till HSE is ready and if Time out is reached exit */
;;;843      do
;;;844      {
;;;845        HSEStatus = RCC->CR & RCC_CR_HSERDY;
;;;846        StartUpCounter++;  
;;;847      } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
00000c  f44f63a0          MOV      r3,#0x500
                  |L1.16|
000010  680a              LDR      r2,[r1,#0]            ;845
000012  1c40              ADDS     r0,r0,#1              ;846
000014  f4123f00          TST      r2,#0x20000           ;845
000018  d101              BNE      |L1.30|
00001a  4298              CMP      r0,r3
00001c  d1f8              BNE      |L1.16|
                  |L1.30|
;;;848    
;;;849      if ((RCC->CR & RCC_CR_HSERDY) != RESET)
00001e  6808              LDR      r0,[r1,#0]
000020  0380              LSLS     r0,r0,#14
000022  d530              BPL      |L1.134|
;;;850      {
;;;851        HSEStatus = (uint32_t)0x01;
;;;852      }
;;;853      else
;;;854      {
;;;855        HSEStatus = (uint32_t)0x00;
;;;856      }  
;;;857    
;;;858      if (HSEStatus == (uint32_t)0x01)
;;;859      {
;;;860        /* Enable Prefetch Buffer */
;;;861        FLASH->ACR |= FLASH_ACR_PRFTBE;
000024  4819              LDR      r0,|L1.140|
000026  6802              LDR      r2,[r0,#0]
000028  f0420210          ORR      r2,r2,#0x10
00002c  6002              STR      r2,[r0,#0]
;;;862    
;;;863        /* Flash 2 wait state */
;;;864        FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
00002e  6802              LDR      r2,[r0,#0]
000030  f0220203          BIC      r2,r2,#3
000034  6002              STR      r2,[r0,#0]
;;;865        FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
000036  6802              LDR      r2,[r0,#0]
000038  f0420202          ORR      r2,r2,#2
00003c  6002              STR      r2,[r0,#0]
;;;866    
;;;867     
;;;868        /* HCLK = SYSCLK */
;;;869        RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
00003e  6848              LDR      r0,[r1,#4]
000040  6048              STR      r0,[r1,#4]
;;;870          
;;;871        /* PCLK2 = HCLK */
;;;872        RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
000042  6848              LDR      r0,[r1,#4]
000044  6048              STR      r0,[r1,#4]
;;;873        
;;;874        /* PCLK1 = HCLK */
;;;875        RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
000046  6848              LDR      r0,[r1,#4]
000048  f4406080          ORR      r0,r0,#0x400
00004c  6048              STR      r0,[r1,#4]
;;;876    
;;;877        /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
;;;878        RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
00004e  6848              LDR      r0,[r1,#4]
000050  f420107c          BIC      r0,r0,#0x3f0000
000054  6048              STR      r0,[r1,#4]
;;;879                                            RCC_CFGR_PLLMULL));
;;;880        RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
000056  6848              LDR      r0,[r1,#4]
000058  f44010e8          ORR      r0,r0,#0x1d0000
00005c  6048              STR      r0,[r1,#4]
;;;881    
;;;882        /* Enable PLL */
;;;883        RCC->CR |= RCC_CR_PLLON;
00005e  6808              LDR      r0,[r1,#0]
000060  f0407080          ORR      r0,r0,#0x1000000
000064  6008              STR      r0,[r1,#0]
                  |L1.102|
;;;884    
;;;885        /* Wait till PLL is ready */
;;;886        while((RCC->CR & RCC_CR_PLLRDY) == 0)
000066  6808              LDR      r0,[r1,#0]
000068  0180              LSLS     r0,r0,#6
00006a  d5fc              BPL      |L1.102|
;;;887        {
;;;888        }
;;;889        
;;;890        /* Select PLL as system clock source */
;;;891        RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
00006c  6848              LDR      r0,[r1,#4]
00006e  f0200003          BIC      r0,r0,#3
000072  6048              STR      r0,[r1,#4]
;;;892        RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
000074  6848              LDR      r0,[r1,#4]
000076  f0400002          ORR      r0,r0,#2
00007a  6048              STR      r0,[r1,#4]
                  |L1.124|
;;;893    
;;;894        /* Wait till PLL is used as system clock source */
;;;895        while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
00007c  6848              LDR      r0,[r1,#4]
00007e  f3c00081          UBFX     r0,r0,#2,#2
000082  2802              CMP      r0,#2
000084  d1fa              BNE      |L1.124|
                  |L1.134|
;;;896        {
;;;897        }
;;;898      }
;;;899      else
;;;900      { /* If HSE fails to start-up, the application will have wrong clock 
;;;901             configuration. User can add here some code to deal with this error */
;;;902      }
;;;903    }
000086  4770              BX       lr
;;;904    #endif
                          ENDP

                  |L1.136|
                          DCD      0x40021000
                  |L1.140|
                          DCD      0x40022000

                          AREA ||i.SystemCoreClockUpdate||, CODE, READONLY, ALIGN=2

                  SystemCoreClockUpdate PROC
;;;299      */
;;;300    void SystemCoreClockUpdate (void)
000000  b510              PUSH     {r4,lr}
;;;301    {
;;;302      uint32_t tmp = 0, pllmull = 0, pllsource = 0;
;;;303    
;;;304    #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
;;;305      uint32_t prediv1factor = 0;
;;;306    #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
;;;307        
;;;308      /* Get SYSCLK source -------------------------------------------------------*/
;;;309      tmp = RCC->CFGR & RCC_CFGR_SWS;
000002  4a14              LDR      r2,|L2.84|
000004  6850              LDR      r0,[r2,#4]
;;;310      
;;;311      switch (tmp)
;;;312      {
;;;313        case 0x00:  /* HSI used as system clock */
;;;314          SystemCoreClock = HSI_VALUE;
000006  4b14              LDR      r3,|L2.88|
000008  f010010c          ANDS     r1,r0,#0xc            ;309
00000c  4813              LDR      r0,|L2.92|
00000e  d003              BEQ      |L2.24|
000010  2904              CMP      r1,#4                 ;311
000012  d001              BEQ      |L2.24|
000014  2908              CMP      r1,#8                 ;311
000016  d001              BEQ      |L2.28|
                  |L2.24|
;;;315          break;
000018  6003              STR      r3,[r0,#0]  ; SystemCoreClock
00001a  e011              B        |L2.64|
                  |L2.28|
;;;316        case 0x04:  /* HSE used as system clock */
;;;317          SystemCoreClock = HSE_VALUE;
;;;318          break;
;;;319        case 0x08:  /* PLL used as system clock */
;;;320    
;;;321          /* Get PLL clock source and multiplication factor ----------------------*/
;;;322          pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
00001c  6851              LDR      r1,[r2,#4]
;;;323          pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
00001e  6853              LDR      r3,[r2,#4]
;;;324               
;;;325          pllmull = ( pllmull >> 18) + 2;
000020  2402              MOVS     r4,#2
000022  f4011170          AND      r1,r1,#0x3c0000       ;322
000026  eb044191          ADD      r1,r4,r1,LSR #18
00002a  f4133f80          TST      r3,#0x10000           ;323
;;;326          
;;;327          if (pllsource == 0x00)
00002e  d002              BEQ      |L2.54|
;;;328          {
;;;329            /* HSI oscillator clock divided by 2 selected as PLL clock entry */
;;;330            SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
;;;331          }
;;;332          else
;;;333          {
;;;334     #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
;;;335           prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
;;;336           /* HSE oscillator clock selected as PREDIV1 clock entry */
;;;337           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
;;;338     #else
;;;339            /* HSE selected as PLL clock entry */
;;;340            if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
000030  6853              LDR      r3,[r2,#4]
000032  039b              LSLS     r3,r3,#14
000034  d501              BPL      |L2.58|
                  |L2.54|
000036  4b0a              LDR      r3,|L2.96|
000038  e000              B        |L2.60|
                  |L2.58|
;;;341            {/* HSE oscillator clock divided by 2 */
;;;342              SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
;;;343            }
;;;344            else
;;;345            {
;;;346              SystemCoreClock = HSE_VALUE * pllmull;
00003a  4b07              LDR      r3,|L2.88|
                  |L2.60|
00003c  4359              MULS     r1,r3,r1              ;342
00003e  6001              STR      r1,[r0,#0]            ;342  ; SystemCoreClock
                  |L2.64|
;;;347            }
;;;348     #endif
;;;349          }
;;;350    
;;;351          break;
;;;352    
;;;353        default:
;;;354          SystemCoreClock = HSI_VALUE;
;;;355          break;
;;;356      }
;;;357      
;;;358      /* Compute HCLK clock frequency ----------------*/
;;;359      /* Get HCLK prescaler */
;;;360      tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
000040  6852              LDR      r2,[r2,#4]
000042  4906              LDR      r1,|L2.92|
000044  f3c21203          UBFX     r2,r2,#4,#4
000048  1d09              ADDS     r1,r1,#4
00004a  5c89              LDRB     r1,[r1,r2]
;;;361      /* HCLK clock frequency */
;;;362      SystemCoreClock >>= tmp;  
00004c  6802              LDR      r2,[r0,#0]  ; SystemCoreClock
00004e  40ca              LSRS     r2,r2,r1
;;;363    }
000050  6002              STR      r2,[r0,#0]  ; SystemCoreClock
000052  bd10              POP      {r4,pc}
;;;364    
                          ENDP

                  |L2.84|
                          DCD      0x40021000
                  |L2.88|
                          DCD      0x007a1200
                  |L2.92|
                          DCD      ||.data||
                  |L2.96|
                          DCD      0x003d0900

                          AREA ||i.SystemInit||, CODE, READONLY, ALIGN=2

                  SystemInit PROC
;;;217      */
;;;218    void SystemInit (void)
000000  b510              PUSH     {r4,lr}
;;;219    {
;;;220      /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
;;;221      /* Set HSION bit */
;;;222      RCC->CR |= (uint32_t)0x00000001;
000002  480f              LDR      r0,|L3.64|
000004  6801              LDR      r1,[r0,#0]
000006  f0410101          ORR      r1,r1,#1
00000a  6001              STR      r1,[r0,#0]
;;;223    
;;;224      /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
;;;225    
;;;226      RCC->CFGR &= (uint32_t)0xF8FF0000;
00000c  6841              LDR      r1,[r0,#4]
00000e  4a0d              LDR      r2,|L3.68|
000010  4011              ANDS     r1,r1,r2
000012  6041              STR      r1,[r0,#4]
;;;227      
;;;228      /* Reset HSEON, CSSON and PLLON bits */
;;;229      RCC->CR &= (uint32_t)0xFEF6FFFF;
000014  6801              LDR      r1,[r0,#0]
000016  4a0c              LDR      r2,|L3.72|
000018  4011              ANDS     r1,r1,r2
00001a  6001              STR      r1,[r0,#0]
;;;230    
;;;231      /* Reset HSEBYP bit */
;;;232      RCC->CR &= (uint32_t)0xFFFBFFFF;
00001c  6801              LDR      r1,[r0,#0]
00001e  f4212180          BIC      r1,r1,#0x40000
000022  6001              STR      r1,[r0,#0]
;;;233    
;;;234      /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
;;;235      RCC->CFGR &= (uint32_t)0xFF80FFFF;
000024  6841              LDR      r1,[r0,#4]
000026  f42101fe          BIC      r1,r1,#0x7f0000
00002a  6041              STR      r1,[r0,#4]
;;;236    
;;;237    #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
;;;238      /* Disable all interrupts and clear pending bits  */
;;;239      RCC->CIR = 0x009F0000;
;;;240    
;;;241      /* Reset CFGR2 register */
;;;242      RCC->CFGR2 = 0x00000000;      
;;;243    #else
;;;244      /* Disable all interrupts and clear pending bits  */
;;;245      RCC->CIR = 0x009F0000;
00002c  f44f011f          MOV      r1,#0x9f0000
000030  6081              STR      r1,[r0,#8]
000032  f7fffffe          BL       SetSysClockTo72
;;;246    #endif /* STM32F10X_XX */
;;;247        
;;;248    #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
;;;249      #ifdef DATA_IN_ExtSRAM
;;;250        SystemInit_ExtMemCtl(); 
;;;251      #endif /* DATA_IN_ExtSRAM */
;;;252    #endif 
;;;253    
;;;254      /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
;;;255      /* Configure the Flash Latency cycles and enable prefetch buffer */
;;;256      SetSysClock();
;;;257    
;;;258    #ifdef VECT_TAB_SRAM
;;;259      SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
;;;260    #else
;;;261      SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
000036  4905              LDR      r1,|L3.76|
000038  f04f6000          MOV      r0,#0x8000000
00003c  6008              STR      r0,[r1,#0]
;;;262    #endif 
;;;263    }
00003e  bd10              POP      {r4,pc}
;;;264    
                          ENDP

                  |L3.64|
                          DCD      0x40021000
                  |L3.68|
                          DCD      0xf8ff0000
                  |L3.72|
                          DCD      0xfef6ffff
                  |L3.76|
                          DCD      0xe000ed08

                          AREA ||.data||, DATA, ALIGN=2

                  SystemCoreClock
                          DCD      0x044aa200
                  AHBPrescTable
000004  00000000          DCB      0x00,0x00,0x00,0x00
000008  00000000          DCB      0x00,0x00,0x00,0x00
00000c  01020304          DCB      0x01,0x02,0x03,0x04
000010  06070809          DCB      0x06,0x07,0x08,0x09
