##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SCLK(0)_PAD
		4.3::Critical Path Report for SPIS_1_IntClock
		4.4::Critical Path Report for UART_tester_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_tester_IntClock:R)
		5.2::Critical Path Report for (UART_tester_IntClock:R vs. UART_tester_IntClock:R)
		5.3::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
		5.4::Critical Path Report for (SCLK(0)_PAD:R vs. SCLK(0)_PAD:F)
		5.5::Critical Path Report for (SCLK(0)_PAD:F vs. SCLK(0)_PAD:F)
		5.6::Critical Path Report for (SCLK(0)_PAD:F vs. SCLK(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK             | Frequency: 47.42 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz   | 
Clock: SCLK(0)_PAD           | Frequency: 38.71 MHz  | Target: 100.00 MHz  | 
Clock: SPIS_1_IntClock       | Frequency: 81.22 MHz  | Target: 0.20 MHz    | 
Clock: UART_tester_IntClock  | Frequency: 45.74 MHz  | Target: 0.46 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_tester_IntClock  41666.7          20581       N/A              N/A         N/A              N/A         N/A              N/A         
SCLK(0)_PAD           SCLK(0)_PAD           N/A              N/A         5000             -5963       10000            -7396       5000             -7916       
SPIS_1_IntClock       SPIS_1_IntClock       5e+006           4987688     N/A              N/A         N/A              N/A         N/A              N/A         
UART_tester_IntClock  UART_tester_IntClock  2.16667e+006     2144802     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MOSI(0)_PAD  7323          SCLK(0)_PAD:F     
MOSI(0)_PAD  3418          SCLK(0)_PAD:R     
SS(0)_PAD    11829         SCLK(0)_PAD:F     


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
MISO(0)_PAD  50485         SCLK(0)_PAD:F           
Tx_1(0)_PAD  32974         UART_tester_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SS(0)_PAD           MISO(0)_PAD              39246  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.42 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20581p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17616
-------------------------------------   ----- 
End-of-path arrival time (ps)           17616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell2         2009   2009  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      6695   8704  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  12054  20581  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5562  17616  20581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SCLK(0)_PAD
*****************************************
Clock: SCLK(0)_PAD
Frequency: 38.71 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7916p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:F#1 vs. SCLK(0)_PAD:R#2)   10000
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24021

Launch Clock Arrival Time                    5000
+ Clock path delay                      13205
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           31937
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7          0   5000  FALL       1
SCLK(0)/fb                                       iocell7       6941  11941  FALL       1
\SPIS_1:BSPIS:BitCounter\/clock_n                count7cell    6264  18205  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:BitCounter\/count_1  count7cell      1940  20145  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/main_2      macrocell10     3214  23359  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/q           macrocell10     3350  26709  -7916  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/f1_load   datapathcell4   5228  31937  -7916  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0      0  RISE       1
SCLK(0)/pad_in                                   iocell7            0      0  RISE       1
SCLK(0)/fb                                       iocell7         6941   6941  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  14021  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_1_IntClock
*********************************************
Clock: SPIS_1_IntClock
Frequency: 81.22 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_2\/out
Path End       : \SPIS_1:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:TxStsReg\/clock
Path slack     : 4987688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_2\/out          synccell       1020   1020  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/main_2  macrocell15    5128   6148  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/q       macrocell15    3350   9498  4987688  RISE       1
\SPIS_1:BSPIS:TxStsReg\/status_0   statusicell3   2314  11812  4987688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:TxStsReg\/clock                              statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_tester_IntClock
**************************************************
Clock: UART_tester_IntClock
Frequency: 45.74 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144802p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q                      macrocell20     1250   1250  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/main_1           macrocell2      6863   8113  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/q                macrocell2      3350  11463  2144802  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4212  15674  2144802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_tester_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20581p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17616
-------------------------------------   ----- 
End-of-path arrival time (ps)           17616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell2         2009   2009  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      6695   8704  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  12054  20581  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5562  17616  20581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_tester_IntClock:R vs. UART_tester_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144802p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q                      macrocell20     1250   1250  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/main_1           macrocell2      6863   8113  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/q                macrocell2      3350  11463  2144802  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4212  15674  2144802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_2\/out
Path End       : \SPIS_1:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:TxStsReg\/clock
Path slack     : 4987688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_2\/out          synccell       1020   1020  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/main_2  macrocell15    5128   6148  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/q       macrocell15    3350   9498  4987688  RISE       1
\SPIS_1:BSPIS:TxStsReg\/status_0   statusicell3   2314  11812  4987688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:TxStsReg\/clock                              statusicell3        0      0  RISE       1


5.4::Critical Path Report for (SCLK(0)_PAD:R vs. SCLK(0)_PAD:F)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5963p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:R#1 vs. SCLK(0)_PAD:F#1)       0
- Setup time                                           -1970
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17051

Launch Clock Arrival Time                       0
+ Clock path delay                      13202
+ Data path delay                        9812
-------------------------------------   ----- 
End-of-path arrival time (ps)           23014
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0      0  RISE       1
SCLK(0)/pad_in                                   iocell7          0      0  RISE       1
SCLK(0)/fb                                       iocell7       6941   6941  RISE       1
\SPIS_1:BSPIS:mosi_tmp\/clock_0                  macrocell36   6261  13202  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:mosi_tmp\/q          macrocell36     1250  14452  -5963  RISE       1
\SPIS_1:BSPIS:mosi_to_dp\/main_4   macrocell17     2299  16751  -5963  RISE       1
\SPIS_1:BSPIS:mosi_to_dp\/q        macrocell17     3350  20101  -5963  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/route_si  datapathcell4   2914  23014  -5963  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7            0   5000  FALL       1
SCLK(0)/fb                                       iocell7         6941  11941  FALL       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  19021  FALL       1


5.5::Critical Path Report for (SCLK(0)_PAD:F vs. SCLK(0)_PAD:F)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7396p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:F#1 vs. SCLK(0)_PAD:F#2)   10000
- Setup time                                           -4480
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24541

Launch Clock Arrival Time                    5000
+ Clock path delay                      13205
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           31937
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7          0   5000  FALL       1
SCLK(0)/fb                                       iocell7       6941  11941  FALL       1
\SPIS_1:BSPIS:BitCounter\/clock_n                count7cell    6264  18205  FALL       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:BitCounter\/count_1   count7cell      1940  20145  -7396  RISE       1
\SPIS_1:BSPIS:tx_load\/main_2       macrocell10     3214  23359  -7396  RISE       1
\SPIS_1:BSPIS:tx_load\/q            macrocell10     3350  26709  -7396  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell4   5228  31937  -7396  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7            0   5000  FALL       1
SCLK(0)/fb                                       iocell7         6941  11941  FALL       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  19021  FALL       1


5.6::Critical Path Report for (SCLK(0)_PAD:F vs. SCLK(0)_PAD:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7916p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:F#1 vs. SCLK(0)_PAD:R#2)   10000
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24021

Launch Clock Arrival Time                    5000
+ Clock path delay                      13205
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           31937
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7          0   5000  FALL       1
SCLK(0)/fb                                       iocell7       6941  11941  FALL       1
\SPIS_1:BSPIS:BitCounter\/clock_n                count7cell    6264  18205  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:BitCounter\/count_1  count7cell      1940  20145  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/main_2      macrocell10     3214  23359  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/q           macrocell10     3350  26709  -7916  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/f1_load   datapathcell4   5228  31937  -7916  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0      0  RISE       1
SCLK(0)/pad_in                                   iocell7            0      0  RISE       1
SCLK(0)/fb                                       iocell7         6941   6941  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  14021  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7916p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:F#1 vs. SCLK(0)_PAD:R#2)   10000
- Setup time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24021

Launch Clock Arrival Time                    5000
+ Clock path delay                      13205
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           31937
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7          0   5000  FALL       1
SCLK(0)/fb                                       iocell7       6941  11941  FALL       1
\SPIS_1:BSPIS:BitCounter\/clock_n                count7cell    6264  18205  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:BitCounter\/count_1  count7cell      1940  20145  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/main_2      macrocell10     3214  23359  -7916  RISE       1
\SPIS_1:BSPIS:tx_load\/q           macrocell10     3350  26709  -7916  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/f1_load   datapathcell4   5228  31937  -7916  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0      0  RISE       1
SCLK(0)/pad_in                                   iocell7            0      0  RISE       1
SCLK(0)/fb                                       iocell7         6941   6941  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  14021  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7396p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:F#1 vs. SCLK(0)_PAD:F#2)   10000
- Setup time                                           -4480
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24541

Launch Clock Arrival Time                    5000
+ Clock path delay                      13205
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           31937
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7          0   5000  FALL       1
SCLK(0)/fb                                       iocell7       6941  11941  FALL       1
\SPIS_1:BSPIS:BitCounter\/clock_n                count7cell    6264  18205  FALL       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:BitCounter\/count_1   count7cell      1940  20145  -7396  RISE       1
\SPIS_1:BSPIS:tx_load\/main_2       macrocell10     3214  23359  -7396  RISE       1
\SPIS_1:BSPIS:tx_load\/q            macrocell10     3350  26709  -7396  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell4   5228  31937  -7396  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7            0   5000  FALL       1
SCLK(0)/fb                                       iocell7         6941  11941  FALL       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  19021  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5963p

Capture Clock Arrival Time                              5000
+ Clock path delay                                     14021
+ Cycle adjust (SCLK(0)_PAD:R#1 vs. SCLK(0)_PAD:F#1)       0
- Setup time                                           -1970
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17051

Launch Clock Arrival Time                       0
+ Clock path delay                      13202
+ Data path delay                        9812
-------------------------------------   ----- 
End-of-path arrival time (ps)           23014
 
Launch Clock Path
pin name                                         model name   delay     AT  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01         0      0  RISE       1
SCLK(0)/pad_in                                   iocell7          0      0  RISE       1
SCLK(0)/fb                                       iocell7       6941   6941  RISE       1
\SPIS_1:BSPIS:mosi_tmp\/clock_0                  macrocell36   6261  13202  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:mosi_tmp\/q          macrocell36     1250  14452  -5963  RISE       1
\SPIS_1:BSPIS:mosi_to_dp\/main_4   macrocell17     2299  16751  -5963  RISE       1
\SPIS_1:BSPIS:mosi_to_dp\/q        macrocell17     3350  20101  -5963  RISE       1
\SPIS_1:BSPIS:sR8:Dp:u0\/route_si  datapathcell4   2914  23014  -5963  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)_PAD                                      Design01           0   5000  FALL       1
SCLK(0)/pad_in                                   iocell7            0   5000  FALL       1
SCLK(0)/fb                                       iocell7         6941  11941  FALL       1
\SPIS_1:BSPIS:sR8:Dp:u0\/clock                   datapathcell4   7080  19021  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20581p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17616
-------------------------------------   ----- 
End-of-path arrival time (ps)           17616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell2         2009   2009  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/main_1         macrocell6      6695   8704  20581  RISE       1
\UART_tester:BUART:rx_postpoll\/q              macrocell6      3350  12054  20581  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5562  17616  20581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_last\/main_0
Capture Clock  : \UART_tester:BUART:rx_last\/clock_0
Path slack     : 27873p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:rx_last\/main_0  macrocell33   8274  10283  27873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_last\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_status_3\/main_6
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 29307p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:rx_status_3\/main_6  macrocell32   6841   8850  29307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:pollcount_1\/main_3
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 29452p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:pollcount_1\/main_3  macrocell30   6695   8704  29452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:pollcount_0\/main_2
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 29452p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:pollcount_0\/main_2  macrocell31   6695   8704  29452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_state_0\/main_9
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 29837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:rx_state_0\/main_9  macrocell24   6310   8319  29837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_tester:BUART:rx_state_2\/main_8
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 29837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_tester_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  20581  RISE       1
\UART_tester:BUART:rx_state_2\/main_8  macrocell27   6310   8319  29837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144802p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q                      macrocell20     1250   1250  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/main_1           macrocell2      6863   8113  2144802  RISE       1
\UART_tester:BUART:counter_load_not\/q                macrocell2      3350  11463  2144802  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4212  15674  2144802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_tester:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_counter_load\/main_0  macrocell5    6113   7363  2148338  RISE       1
\UART_tester:BUART:rx_counter_load\/q       macrocell5    3350  10713  2148338  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/load   count7cell    2256  12969  2148338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_tester:BUART:sTX:TxSts\/clock
Path slack     : 2148736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17431
-------------------------------------   ----- 
End-of-path arrival time (ps)           17431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q        macrocell20    1250   1250  2144802  RISE       1
\UART_tester:BUART:tx_status_0\/main_1  macrocell3     6863   8113  2148736  RISE       1
\UART_tester:BUART:tx_status_0\/q       macrocell3     3350  11463  2148736  RISE       1
\UART_tester:BUART:sTX:TxSts\/status_0  statusicell1   5968  17431  2148736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149848p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10809
-------------------------------------   ----- 
End-of-path arrival time (ps)           10809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q                macrocell24     1250   1250  2148695  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   9559  10809  2149848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2151786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q         macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_1  macrocell25  10120  11370  2151786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_1
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2151786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q        macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_status_3\/main_1  macrocell32  10120  11370  2151786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q                macrocell20     1250   1250  2144802  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7434   8684  2151973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_tester:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_tester:BUART:sRX:RxSts\/clock
Path slack     : 2152465p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13701
-------------------------------------   ----- 
End-of-path arrival time (ps)           13701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152465  RISE       1
\UART_tester:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  2152465  RISE       1
\UART_tester:BUART:rx_status_4\/q                      macrocell7      3350   9218  2152465  RISE       1
\UART_tester:BUART:sRX:RxSts\/status_4                 statusicell2    4484  13701  2152465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2154030p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  2154030  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_2  macrocell25   7877   9127  2154030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_2
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2154030p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154030  RISE       1
\UART_tester:BUART:rx_status_3\/main_2  macrocell32   7877   9127  2154030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154272p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  2154030  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5134   6384  2154272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  2148338  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5133   6383  2154274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2154569p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154030  RISE       1
\UART_tester:BUART:rx_state_0\/main_2   macrocell24   7337   8587  2154569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2154569p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154030  RISE       1
\UART_tester:BUART:rx_state_3\/main_2   macrocell26   7337   8587  2154569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_bitclk_enable\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2154569p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154030  RISE       1
\UART_tester:BUART:rx_state_2\/main_2   macrocell27   7337   8587  2154569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q                macrocell19     1250   1250  2147191  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4453   5703  2154953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2155260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_state_0\/main_0    macrocell24   6646   7896  2155260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2155260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_state_3\/main_0    macrocell26   6646   7896  2155260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2155260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_state_2\/main_0    macrocell27   6646   7896  2155260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:txn\/main_2
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2155489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q  macrocell20   1250   1250  2144802  RISE       1
\UART_tester:BUART:txn\/main_2    macrocell18   6418   7668  2155489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_0  macrocell29   6113   7363  2155794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_tester:BUART:tx_state_0\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2155864p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2149728  RISE       1
\UART_tester:BUART:tx_state_0\/main_3                  macrocell20     3713   7293  2155864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_tester:BUART:txn\/main_3
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2155883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155883  RISE       1
\UART_tester:BUART:txn\/main_3                macrocell18     2904   7274  2155883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_tester:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148763  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4536   4726  2155930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156151p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q               macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_1  macrocell29   5756   7006  2156151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2156191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_state_0\/main_1  macrocell24   5716   6966  2156191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2156191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_state_3\/main_1  macrocell26   5716   6966  2156191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_0\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_1
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2156191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_0\/q       macrocell24   1250   1250  2148695  RISE       1
\UART_tester:BUART:rx_state_2\/main_1  macrocell27   5716   6966  2156191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2156192p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_0  macrocell25   5714   6964  2156192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_0
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2156192p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_ctrl_mark_last\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2148338  RISE       1
\UART_tester:BUART:rx_status_3\/main_0   macrocell32   5714   6964  2156192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2156941p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell20   1250   1250  2144802  RISE       1
\UART_tester:BUART:tx_state_1\/main_1  macrocell19   4966   6216  2156941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2156941p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q      macrocell20   1250   1250  2144802  RISE       1
\UART_tester:BUART:tx_bitclk\/main_1  macrocell22   4966   6216  2156941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2156946p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell20   1250   1250  2144802  RISE       1
\UART_tester:BUART:tx_state_2\/main_1  macrocell21   4961   6211  2156946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:txn\/main_6
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2156947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q  macrocell22   1250   1250  2156947  RISE       1
\UART_tester:BUART:txn\/main_6   macrocell18   4960   6210  2156947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_0\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_1
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2156965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6192
-------------------------------------   ---- 
End-of-path arrival time (ps)           6192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_0\/q       macrocell20   1250   1250  2144802  RISE       1
\UART_tester:BUART:tx_state_0\/main_1  macrocell20   4942   6192  2156965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_7
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2157166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell31   1250   1250  2150744  RISE       1
\UART_tester:BUART:rx_status_3\/main_7  macrocell32   4740   5990  2157166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2157407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_state_0\/main_4  macrocell24   4500   5750  2157407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2157407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_state_3\/main_4  macrocell26   4500   5750  2157407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_4
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2157407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q       macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_state_2\/main_4  macrocell27   4500   5750  2157407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157468p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157468  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_1   macrocell28   3749   5689  2157468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157471p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157471  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_0   macrocell28   3746   5686  2157471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2157521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell22   1250   1250  2156947  RISE       1
\UART_tester:BUART:tx_state_2\/main_5  macrocell21   4386   5636  2157521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2157612p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q         macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_3  macrocell25   4295   5545  2157612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_3
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2157612p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q        macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_status_3\/main_3  macrocell32   4295   5545  2157612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_tester:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_tester:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157636p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157636  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/main_2   macrocell28   3581   5521  2157636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_bitclk_enable\/clock_0               macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2157934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell22   1250   1250  2156947  RISE       1
\UART_tester:BUART:tx_state_0\/main_5  macrocell20   3973   5223  2157934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157943p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q               macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_3  macrocell29   3963   5213  2157943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_10
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell31   1250   1250  2150744  RISE       1
\UART_tester:BUART:rx_state_0\/main_10  macrocell24   3825   5075  2158081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_tester:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q               macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/main_2  macrocell29   3775   5025  2158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_stop1_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_last\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_9
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158264p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_last\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_last\/q          macrocell33   1250   1250  2158264  RISE       1
\UART_tester:BUART:rx_state_2\/main_9  macrocell27   3642   4892  2158264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:pollcount_1\/main_1
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2158369p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157468  RISE       1
\UART_tester:BUART:pollcount_1\/main_1        macrocell30   2847   4787  2158369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_tester:BUART:pollcount_0\/main_1
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2158369p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157468  RISE       1
\UART_tester:BUART:pollcount_0\/main_1        macrocell31   2847   4787  2158369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:pollcount_1\/main_0
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2158372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157471  RISE       1
\UART_tester:BUART:pollcount_1\/main_0        macrocell30   2845   4785  2158372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_tester:BUART:pollcount_0\/main_0
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2158372p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157471  RISE       1
\UART_tester:BUART:pollcount_0\/main_0        macrocell31   2845   4785  2158372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_bitclk\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_5
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2158495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_bitclk\/q        macrocell22   1250   1250  2156947  RISE       1
\UART_tester:BUART:tx_state_1\/main_5  macrocell19   3412   4662  2158495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell19   1250   1250  2147191  RISE       1
\UART_tester:BUART:tx_state_0\/main_0  macrocell20   3383   4633  2158523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:txn\/main_1
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q  macrocell19   1250   1250  2147191  RISE       1
\UART_tester:BUART:txn\/main_1    macrocell18   3379   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2158529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell19   1250   1250  2147191  RISE       1
\UART_tester:BUART:tx_state_2\/main_0  macrocell21   3377   4627  2158529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_0\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell21   1250   1250  2147367  RISE       1
\UART_tester:BUART:tx_state_0\/main_4  macrocell20   3377   4627  2158529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158531p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_state_0\/main_3  macrocell24   3376   4626  2158531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_3\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158531p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_state_3\/main_3  macrocell26   3376   4626  2158531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_3\/q
Path End       : \UART_tester:BUART:rx_state_2\/main_3
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158531p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_3\/q       macrocell26   1250   1250  2150676  RISE       1
\UART_tester:BUART:rx_state_2\/main_3  macrocell27   3376   4626  2158531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell21   1250   1250  2147367  RISE       1
\UART_tester:BUART:tx_state_1\/main_3  macrocell19   3373   4623  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q      macrocell21   1250   1250  2147367  RISE       1
\UART_tester:BUART:tx_bitclk\/main_3  macrocell22   3373   4623  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:tx_state_2\/main_3
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2158535p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q       macrocell21   1250   1250  2147367  RISE       1
\UART_tester:BUART:tx_state_2\/main_3  macrocell21   3371   4621  2158535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:rx_state_0\/main_8
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q      macrocell30   1250   1250  2150740  RISE       1
\UART_tester:BUART:rx_state_0\/main_8  macrocell24   3350   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_5
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2158566p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q       macrocell30   1250   1250  2150740  RISE       1
\UART_tester:BUART:rx_status_3\/main_5  macrocell32   3340   4590  2158566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_0\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158629  RISE       1
\UART_tester:BUART:rx_state_0\/main_5         macrocell24   2587   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_3\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158629  RISE       1
\UART_tester:BUART:rx_state_3\/main_5         macrocell26   2587   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_state_2\/main_5
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158629  RISE       1
\UART_tester:BUART:rx_state_2\/main_5         macrocell27   2587   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_0\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158633  RISE       1
\UART_tester:BUART:rx_state_0\/main_6         macrocell24   2583   4523  2158633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_3\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158633  RISE       1
\UART_tester:BUART:rx_state_3\/main_6         macrocell26   2583   4523  2158633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_state_2\/main_6
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158633  RISE       1
\UART_tester:BUART:rx_state_2\/main_6         macrocell27   2583   4523  2158633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_tester:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158641p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158629  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_5       macrocell25   2576   4516  2158641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_0\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_0\/clock_0
Path slack     : 2158644p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158644  RISE       1
\UART_tester:BUART:rx_state_0\/main_7         macrocell24   2573   4513  2158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_3\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_3\/clock_0
Path slack     : 2158644p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158644  RISE       1
\UART_tester:BUART:rx_state_3\/main_7         macrocell26   2573   4513  2158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_3\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_state_2\/main_7
Capture Clock  : \UART_tester:BUART:rx_state_2\/clock_0
Path slack     : 2158644p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158644  RISE       1
\UART_tester:BUART:rx_state_2\/main_7         macrocell27   2573   4513  2158644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_tester:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158645p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158633  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_6       macrocell25   2571   4511  2158645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_tester:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158650p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158644  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_7       macrocell25   2567   4507  2158650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:txn\/q
Path End       : \UART_tester:BUART:txn\/main_0
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:txn\/q       macrocell18   1250   1250  2158696  RISE       1
\UART_tester:BUART:txn\/main_0  macrocell18   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_tester:BUART:rx_load_fifo\/clock_0
Path slack     : 2158731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q         macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_load_fifo\/main_4  macrocell25   3176   4426  2158731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_state_2\/q
Path End       : \UART_tester:BUART:rx_status_3\/main_4
Capture Clock  : \UART_tester:BUART:rx_status_3\/clock_0
Path slack     : 2158731p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_state_2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_state_2\/q        macrocell27   1250   1250  2150488  RISE       1
\UART_tester:BUART:rx_status_3\/main_4  macrocell32   3176   4426  2158731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_0\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_0\/clock_0
Path slack     : 2158754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148763  RISE       1
\UART_tester:BUART:tx_state_0\/main_2               macrocell20     4212   4402  2158754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_2\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2158772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148763  RISE       1
\UART_tester:BUART:tx_state_2\/main_2               macrocell21     4194   4384  2158772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_state_1\/main_2
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2158775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148763  RISE       1
\UART_tester:BUART:tx_state_1\/main_2               macrocell19     4192   4382  2158775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_tester:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2158775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2148763  RISE       1
\UART_tester:BUART:tx_bitclk\/main_2                macrocell22     4192   4382  2158775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_2\/q
Path End       : \UART_tester:BUART:txn\/main_4
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2158790p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_2\/q  macrocell21   1250   1250  2147367  RISE       1
\UART_tester:BUART:txn\/main_4    macrocell18   3117   4367  2158790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_state_1\/main_0
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q       macrocell19   1250   1250  2147191  RISE       1
\UART_tester:BUART:tx_state_1\/main_0  macrocell19   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:tx_state_1\/q
Path End       : \UART_tester:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_tester:BUART:tx_bitclk\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:tx_state_1\/q      macrocell19   1250   1250  2147191  RISE       1
\UART_tester:BUART:tx_bitclk\/main_0  macrocell22   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_bitclk\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_load_fifo\/q
Path End       : \UART_tester:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_tester:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159249p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_load_fifo\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_load_fifo\/q            macrocell25     1250   1250  2154048  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3038   4288  2159249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:txn\/main_5
Capture Clock  : \UART_tester:BUART:txn\/clock_0
Path slack     : 2159574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3582
-------------------------------------   ---- 
End-of-path arrival time (ps)           3582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159574  RISE       1
\UART_tester:BUART:txn\/main_5                      macrocell18     3392   3582  2159574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:txn\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:tx_state_2\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_2\/clock_0
Path slack     : 2159596p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159574  RISE       1
\UART_tester:BUART:tx_state_2\/main_4               macrocell21     3371   3561  2159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_1\/q
Path End       : \UART_tester:BUART:pollcount_1\/main_2
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_1\/q       macrocell30   1250   1250  2150740  RISE       1
\UART_tester:BUART:pollcount_1\/main_2  macrocell30   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:pollcount_1\/main_4
Capture Clock  : \UART_tester:BUART:pollcount_1\/clock_0
Path slack     : 2159616p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell31   1250   1250  2150744  RISE       1
\UART_tester:BUART:pollcount_1\/main_4  macrocell30   2291   3541  2159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:pollcount_0\/q
Path End       : \UART_tester:BUART:pollcount_0\/main_3
Capture Clock  : \UART_tester:BUART:pollcount_0\/clock_0
Path slack     : 2159616p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_tester:BUART:pollcount_0\/q       macrocell31   1250   1250  2150744  RISE       1
\UART_tester:BUART:pollcount_0\/main_3  macrocell31   2291   3541  2159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:pollcount_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_tester:BUART:tx_state_1\/main_4
Capture Clock  : \UART_tester:BUART:tx_state_1\/clock_0
Path slack     : 2159758p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3399
-------------------------------------   ---- 
End-of-path arrival time (ps)           3399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_tester:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159574  RISE       1
\UART_tester:BUART:tx_state_1\/main_4               macrocell19     3209   3399  2159758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:tx_state_1\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_tester:BUART:rx_status_3\/q
Path End       : \UART_tester:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_tester:BUART:sRX:RxSts\/clock
Path slack     : 2162663p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_tester_IntClock:R#1 vs. UART_tester_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:rx_status_3\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_tester:BUART:rx_status_3\/q       macrocell32    1250   1250  2162663  RISE       1
\UART_tester:BUART:sRX:RxSts\/status_3  statusicell2   2254   3504  2162663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_tester:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_2\/out
Path End       : \SPIS_1:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:TxStsReg\/clock
Path slack     : 4987688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_2\/out          synccell       1020   1020  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/main_2  macrocell15    5128   6148  4987688  RISE       1
\SPIS_1:BSPIS:tx_status_0\/q       macrocell15    3350   9498  4987688  RISE       1
\SPIS_1:BSPIS:TxStsReg\/status_0   statusicell3   2314  11812  4987688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:dpcounter_one_reg\/q
Path End       : \SPIS_1:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:TxStsReg\/clock
Path slack     : 4988013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:dpcounter_one_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:dpcounter_one_reg\/q   macrocell34    1250   1250  4988013  RISE       1
\SPIS_1:BSPIS:byte_complete\/main_1  macrocell11    3247   4497  4988013  RISE       1
\SPIS_1:BSPIS:byte_complete\/q       macrocell11    3350   7847  4988013  RISE       1
\SPIS_1:BSPIS:TxStsReg\/status_6     statusicell3   3640  11487  4988013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_3\/out
Path End       : \SPIS_1:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:RxStsReg\/clock
Path slack     : 4988366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_3\/clock                                synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_3\/out             synccell       1020   1020  4988366  RISE       1
\SPIS_1:BSPIS:rx_buf_overrun\/main_0  macrocell12    3843   4863  4988366  RISE       1
\SPIS_1:BSPIS:rx_buf_overrun\/q       macrocell12    3350   8213  4988366  RISE       1
\SPIS_1:BSPIS:RxStsReg\/status_5      statusicell4   2921  11134  4988366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:RxStsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_3\/out
Path End       : \SPIS_1:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_1:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 4991611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_3\/clock                                synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_3\/out                   synccell      1020   1020  4988366  RISE       1
\SPIS_1:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell35   3859   4879  4991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:mosi_buf_overrun_fin\/clock_0                macrocell35         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:sync_1\/out
Path End       : \SPIS_1:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 4992220p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   5000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:sync_1\/clock                                synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIS_1:BSPIS:sync_1\/out                synccell      1020   1020  4988636  RISE       1
\SPIS_1:BSPIS:dpcounter_one_reg\/main_0  macrocell34   3250   4270  4992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:dpcounter_one_reg\/clock_0                   macrocell34         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

