# do contador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/relogio.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:04 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/relogio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity relogio
# -- Compiling architecture top_level of relogio
# End time: 17:13:04 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/divisorClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:04 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/divisorClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisorClock
# -- Compiling architecture arquitetura of divisorClock
# End time: 17:13:04 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:04 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arquitetura_contador of contador
# End time: 17:13:04 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/bcd2ssd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:04 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Avaliacoes/RELOGIOS/Relogio24-ELD/contador_restored/bcd2ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd2ssd
# -- Compiling architecture seven_segments of bcd2ssd
# End time: 17:13:05 on Dec 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.relogio(top_level)
# vsim work.relogio(top_level) 
# Start time: 17:13:28 on Dec 12,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-28-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.relogio(top_level)
# Loading work.divisorclock(arquitetura)
# Loading work.contador(arquitetura_contador)
# Loading work.bcd2ssd(seven_segments)
do tb_relogio.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:06 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work ../../bcd2ssd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd2ssd
# -- Compiling architecture seven_segments of bcd2ssd
# End time: 17:14:06 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:06 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work ../../contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arquitetura_contador of contador
# End time: 17:14:06 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:06 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work ../../divisorClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisorClock
# -- Compiling architecture arquitetura of divisorClock
# End time: 17:14:06 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:06 on Dec 12,2024
# vcom -reportprogress 300 -93 -work work ../../relogio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity relogio
# -- Compiling architecture top_level of relogio
# End time: 17:14:06 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:06 on Dec 12,2024, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim work.relogio(top_level) 
# Start time: 17:14:06 on Dec 12,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.relogio(top_level)
# Loading work.divisorclock(arquitetura)
# Loading work.contador(arquitetura_contador)
# Loading work.bcd2ssd(seven_segments)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /relogio/U1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /relogio/U1
force -freeze sim:/relogio/stopIn 1 0
run 90000
