// Seed: 2031325896
module module_0 (
    input wand id_0,
    output wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    output uwire id_4
);
  assign id_3 = 1;
  module_2(
      id_0, id_3, id_0, id_0, id_3, id_1
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    output logic id_3,
    output supply1 id_4
);
  always @(posedge 1) begin
    id_3 <= {"", id_0} == id_2;
  end
  module_0(
      id_0, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output tri1 id_5
);
  id_7(
      .id_0(id_0), .id_1(id_4)
  );
endmodule
