{"vcs1":{"timestamp_begin":1733712910.337413954, "rt":1.58, "ut":0.51, "st":0.07}}
{"vcselab":{"timestamp_begin":1733712911.979683063, "rt":0.73, "ut":0.26, "st":0.05}}
{"link":{"timestamp_begin":1733712912.768142559, "rt":0.98, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733712909.960952449}
{"VCS_COMP_START_TIME": 1733712909.960952449}
{"VCS_COMP_END_TIME": 1733712914.303502679}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 378616}}
{"vcselab": {"peak_mem": 254268}}
