Analysis & Synthesis report for Frequency_division
Wed May 29 17:21:05 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Frequency_division|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst
 17. Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 18. Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_cfn3:auto_generated
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: CLK:AD_DA|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: clk:comb_3
 22. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst
 23. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 24. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 25. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 26. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 27. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
 28. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19
 29. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_20
 30. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13
 31. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 32. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 33. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 34. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15
 35. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14
 36. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component
 37. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 38. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15
 39. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_24_component
 40. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 41. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_23_component
 42. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 43. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_22_component
 44. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
 45. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_21_component
 46. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
 47. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_20_component
 48. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
 49. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_19_component
 50. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
 51. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_18_component
 52. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8
 53. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_17_component
 54. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9
 55. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_16_component
 56. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10
 57. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_15_component
 58. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11
 59. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_14_component
 60. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12
 61. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_13_component
 62. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13
 63. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_12_component
 64. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14
 65. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_11_component
 66. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15
 67. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component
 68. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16
 69. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component
 70. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17
 71. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component
 72. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18
 73. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component
 74. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19
 75. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
 76. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20
 77. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component
 78. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21
 79. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component
 80. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22
 81. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component
 82. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23
 83. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
 84. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24
 85. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
 86. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25
 87. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 88. Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 89. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 90. altpll Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. lpm_mult Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15"
 94. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14"
 95. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15"
 96. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13"
 97. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13"
 98. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13"
 99. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_20"
100. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19"
101. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13"
102. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
103. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
104. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core"
105. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
106. Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst"
107. Port Connectivity Checks: "FIR_0002:fir_inst"
108. Signal Tap Logic Analyzer Settings
109. Post-Synthesis Netlist Statistics for Top Partition
110. Elapsed Time Per Partition
111. Connections to In-System Debugging Instance "auto_signaltap_0"
112. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 17:21:05 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Frequency_division                              ;
; Top-level Entity Name              ; Frequency_division                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,496                                           ;
;     Total combinational functions  ; 777                                             ;
;     Dedicated logic registers      ; 1,200                                           ;
; Total registers                    ; 1200                                            ;
; Total pins                         ; 59                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 116,736                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; Frequency_division ; Frequency_division ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; Frequency_division.v                                               ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/Frequency division/Frequency_division.v                                               ;             ;
; CLK.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/FPGA_FILE/Frequency division/CLK.v                                                              ;             ;
; 50M_to_2.5m.v                                                      ; yes             ; User Verilog HDL File                        ; E:/FPGA_FILE/Frequency division/50M_to_2.5m.v                                                      ;             ;
; FIR/dspba_library_package.vhd                                      ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/dspba_library_package.vhd                                      ; FIR         ;
; FIR/dspba_library.vhd                                              ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd                                              ; FIR         ;
; FIR/auk_dspip_math_pkg_hpfir.vhd                                   ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_math_pkg_hpfir.vhd                                   ; FIR         ;
; FIR/auk_dspip_lib_pkg_hpfir.vhd                                    ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_lib_pkg_hpfir.vhd                                    ; FIR         ;
; FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd                ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd                ; FIR         ;
; FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd                      ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd                      ; FIR         ;
; FIR/auk_dspip_avalon_streaming_source_hpfir.vhd                    ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_source_hpfir.vhd                    ; FIR         ;
; FIR/auk_dspip_roundsat_hpfir.vhd                                   ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/auk_dspip_roundsat_hpfir.vhd                                   ; FIR         ;
; FIR/FIR_0002_rtl_core.vhd                                          ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd                                          ; FIR         ;
; FIR/FIR_0002_ast.vhd                                               ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd                                               ; FIR         ;
; FIR/FIR_0002.vhd                                                   ; yes             ; User VHDL File                               ; E:/FPGA_FILE/Frequency division/FIR/FIR_0002.vhd                                                   ; FIR         ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                                       ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                   ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;             ;
; db/clk_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/clk_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_cfn3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/altsyncram_cfn3.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; db/mult_ncu.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/mult_ncu.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;             ;
; db/altsyncram_3624.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/altsyncram_3624.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                       ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                  ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;             ;
; db/cntr_ngi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cntr_ngi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/FPGA_FILE/Frequency division/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld2aaefd73/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,496     ;
;                                             ;           ;
; Total combinational functions               ; 777       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 314       ;
;     -- 3 input functions                    ; 207       ;
;     -- <=2 input functions                  ; 256       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 623       ;
;     -- arithmetic mode                      ; 154       ;
;                                             ;           ;
; Total registers                             ; 1200      ;
;     -- Dedicated logic registers            ; 1200      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Total memory bits                           ; 116736    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 658       ;
; Total fan-out                               ; 7485      ;
; Average fan-out                             ; 3.46      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Frequency_division                                                                                                                     ; 777 (11)            ; 1200 (9)                  ; 116736      ; 0            ; 0       ; 0         ; 59   ; 0            ; |Frequency_division                                                                                                                                                                                                                                                                                                                                            ; Frequency_division                ; work         ;
;    |CLK:AD_DA|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|CLK:AD_DA                                                                                                                                                                                                                                                                                                                                  ; CLK                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|CLK:AD_DA|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |CLK_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated                                                                                                                                                                                                                                                                                ; CLK_altpll                        ; work         ;
;    |clk:comb_3|                                                                                                                         ; 93 (93)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|clk:comb_3                                                                                                                                                                                                                                                                                                                                 ; clk                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 132 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 131 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (91)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 541 (2)             ; 1034 (114)                ; 116736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 539 (0)             ; 920 (0)                   ; 116736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 539 (88)            ; 920 (310)                 ; 116736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 116736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_3624:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 116736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3624:auto_generated                                                                                                                                                 ; altsyncram_3624                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 135 (1)             ; 301 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 114 (0)             ; 285 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 171 (171)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 114 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (20)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 143 (11)            ; 126 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ngi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                             ; cntr_ngi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 57 (57)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Frequency_division|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3624:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 57           ; 2048         ; 57           ; 116736 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |Frequency_division|CLK:AD_DA                                                                                                                                                                                                                                                           ; CLK.v           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Frequency_division|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |Frequency_division|clk:comb_3                                                                                                                                                                                                                                                          ; CLK.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Frequency_division|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; DA_9764_outB[0]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[1]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[2]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[3]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[4]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[5]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[6]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[7]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outB[8]~reg0                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; DA_9764_outB[9]~reg0                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; DA_9764_outB[10]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outB[11]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outB[12]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[0]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[1]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[2]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[3]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[4]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[5]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[6]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[7]~reg0                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; DA_9764_outA[8]~reg0                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[9]~reg0                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[10]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[11]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[12]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DA_9764_outA[13]~reg0                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; PDN~reg0                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[15]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1,3..5,8,11,12]                                  ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[13..15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[4,7,8,11,12]                                     ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[2,3]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[1]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[13]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[8,10..12]                                        ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[6]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[0..2,4]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[13]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[11,12]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[8,10]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[6]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[4]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[2,3]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[1]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[13]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[12]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[11]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[9]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[6]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[3]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[13]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[8]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[7]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[4,6]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[3]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[1]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[0]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[12,13]                                           ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[8,11]                                            ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[6,7]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[5]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[4]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[0]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[12,13]                                           ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[8]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[1,5]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[0]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[11..13]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[10]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[9]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[6]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[5]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[2]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[1]                                               ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[0]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[14,15]                                           ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[10..13]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[8]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[2,3,5]                                           ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[1]                                               ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[6,7,15]                                         ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[1]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[15]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[14]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[6,9..13]                                        ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[4,5]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[3]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[0,1]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[15]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[14]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[9..13]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[3,4,8]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[2]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[15]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[14]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[9..13]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[8]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[7]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[4,5]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[2]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[15]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[14]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[6,8..13]                                        ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[4]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[3]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[1]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[9..13]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[6,7]                                            ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[5]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[4]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[2,3]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[4,5,7,11..13]                                   ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[11..13]                                         ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[7,8,10]                                         ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[1,3,5]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[0]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[12,13]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[11]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[10]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[8]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[7]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[0]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[12,13]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[8,10,11]                                        ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[7]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[13]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[12]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[10,11]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[1,2,4,5,8]                                      ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[0]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[13]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[12]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[4,7,8]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[3]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[1]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[14,15]                                          ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[13]                                             ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[0,2,11,12]                                      ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[9,14,15]                                        ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[5,6]                                            ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[2,3]                                            ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[13..15]                                         ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[11,12]                                          ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[10]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[8]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[6]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[4]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[2]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[1]                                              ; Stuck at VCC due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[0]                                              ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[15]                                             ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[0..14]                                          ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[3,5,7,9]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[0,1,4,7,8,10..13]                               ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[1,3..10]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[0,2,5,6,9..11]                                  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[3,6,7,9]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[0..6,9]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[1..6,9]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[2,4,6,9]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[0..3,6,8..10]                                   ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[0,1,8]                                          ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[0,2,5,7]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[0,1,3,6]                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[0,1,5..7]                                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[2,7,8]                                          ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[0,2..5,8..14]                                   ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][0]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][1]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][2]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][3]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][4]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][5]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][6]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][7]        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[0,4,6,7,9]                                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[3,4,7,8]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[2..4,6,7,9..11]                                  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[1..3,9,10]                                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[2,5,9..12]                                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[0..2,4,5,7,8,10]                                 ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[0,5,7,9]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[3,5,7,9]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[0,5,6,9,10]                                      ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][0]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][0]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][1]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][1]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][1]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][2]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][2]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][2]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][3]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][3]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][3]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][4]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][4]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][4]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][5]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][5]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][5]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][6]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][6]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][6]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][7]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][7]  ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][7]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0,2,6,7,9,10,13,14]                              ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14|delay_signals[0][0]            ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14|delay_signals[1][0]            ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][0]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][0]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][0]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][0]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][0]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][1]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][1]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][1]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][1]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][1]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][2]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][2]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][2]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][2]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][2]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][3]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][3]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][3]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][3]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][3]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][4]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][4]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][4]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][4]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][4]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][5]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][5]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][5]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][5]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][5]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][6]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][6]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][6]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][6]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][6]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][7]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][7]    ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][7]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][7]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][7]                       ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_lutreg_q[0,1]                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Stuck at GND due to stuck port data_in ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0,1]                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0..2]                              ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_eq                                   ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0,1]                                      ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_eq                                          ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca25_i[0]                                              ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                         ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                          ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                        ; Lost fanout                            ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                          ; Lost fanout                            ;
; Total Number of Removed Registers = 1330                                                                                                                             ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][0]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][0],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][0],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][0],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][0],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_lutreg_q[0],                          ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2],                                 ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1],                                        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0],                                        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0],                ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                 ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][2]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][2],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][2],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][2],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][2],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][2]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][7]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][7],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][7],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][7],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][7],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][7]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][6]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][6],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][6],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][6],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][6],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][6]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][5]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][5],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][5],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][5],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][5],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][5]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][4]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][4],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][4],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][4],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][4],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][4]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][3]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][3],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][3],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][3],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][3],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][3]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][1]        ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[1][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[2][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[3][1],        ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[1][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[2][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[3][1],         ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[0][1],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[1][1],                       ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13|delay_signals[2][1]                        ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[1],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[2],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm25_q[3],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca25_i[0]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[1],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[2],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm19_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[1],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[2],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm16_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[1],                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[2],                                               ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm6_q[3]                                                ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[0],                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14|delay_signals[0][0],            ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14|delay_signals[1][0]             ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[1],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[2],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm18_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[0],                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[1],                                               ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm4_q[2]                                                ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[2],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm10_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[1],                                              ;
;                                                                                                                                                                      ;                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm13_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[0],                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0], ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]  ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[2],                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm7_q[3]                                                ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm12_q[1]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm14_q[2]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm15_q[1]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm21_q[2]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[1],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm22_q[3]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[0],                                              ;
;                                                                                                                                                                      ; due to stuck port data_in ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm23_q[1]                                               ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm2_q[3]                                                ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm3_q[0]                                                ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm17_q[2]                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm11_q[2]                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm9_q[0]                                                ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm8_q[3]                                                ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm20_q[3]                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[15]                                              ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm5_q[2]                                                ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][0]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][0]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][1]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][1]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][2]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][2]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][3]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][3]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][4]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][4]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][5]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][5]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][6]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][6]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[0][7]  ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15|delay_signals[1][7]   ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][0]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][0]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][1]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][1]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][2]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][2]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][3]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][3]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][4]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][4]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][5]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][5]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][6]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][6]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[0][7]    ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15|delay_signals[1][7]     ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[15]                                             ; Stuck at GND              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm24_q[3]                                               ;
;                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                       ;
; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Lost Fanouts              ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1200  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 393   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 491   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Frequency_division|clk:comb_3|div_2[24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Frequency_division|clk:comb_3|div_1[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                      ;
+-----------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                               ;
+-----------------------------------------+--------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_eq                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_eq                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca25_i[0]                                              ;
+-----------------------------------------+--------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_cfn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK:AD_DA|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLK ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; CLK_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:comb_3 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; Fdc            ; 00010100 ; Unsigned Binary             ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                     ;
+---------------------+--------------+----------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                           ;
; OUT_WIDTH_UNTRIMMED ; 30           ; Signed Integer                                           ;
; BANKINWIDTH         ; 0            ; Signed Integer                                           ;
; REM_LSB_BIT_g       ; 10           ; Signed Integer                                           ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                   ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                           ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                   ;
; PHYSCHANIN          ; 1            ; Signed Integer                                           ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                           ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                           ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                           ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                           ;
; USE_PACKETS         ; 0            ; Signed Integer                                           ;
; MODE_WIDTH          ; 0            ; Signed Integer                                           ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                               ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                           ;
; NUMCHANS            ; 1            ; Signed Integer                                           ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                   ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                           ;
+---------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                 ;
; data_width      ; 8     ; Signed Integer                                                                                                 ;
; data_port_count ; 1     ; Signed Integer                                                                                                 ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; width_g               ; 20    ; Signed Integer                                                                                               ;
; data_width            ; 20    ; Signed Integer                                                                                               ;
; data_port_count       ; 1     ; Signed Integer                                                                                               ;
; packet_size_g         ; 1     ; Signed Integer                                                                                               ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                               ;
; have_counter_g        ; false ; Enumerated                                                                                                   ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                               ;
; use_packets           ; 0     ; Signed Integer                                                                                               ;
; enable_backpressure_g ; false ; Enumerated                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 6     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_20 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 3                    ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 3                    ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_cfn3      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_24_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_23_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_22_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_21_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_20_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_19_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_18_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_17_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_16_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_15_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_14_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_13_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_12_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_11_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                               ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                              ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                              ;
; LPM_WIDTHP                                     ; 24           ; Signed Integer                                                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_ncu     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 30    ; Signed Integer                                                                                                                          ;
; rem_lsb_bit_g  ; 10    ; Signed Integer                                                                                                                          ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                  ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                          ;
; rem_msb_type_g ; trunc ; String                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 57                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 57                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 196                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 57                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; CLK:AD_DA|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                          ;
; Entity Instance                           ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 3                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 3                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                           ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 26                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_24_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_23_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_22_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_21_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_20_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_19_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_18_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_17_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_16_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_15_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_14_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_13_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_12_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_11_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_9_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_8_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_7_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_5_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_4_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_3_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
; Entity Instance                       ; FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_15" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_ca25_q_14" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_20" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst"                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_0002:fir_inst"                                                                                      ;
+------------------+--------+------------------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity         ; Details                                                                             ;
+------------------+--------+------------------+-------------------------------------------------------------------------------------+
; ast_sink_data    ; Input  ; Critical Warning ; Types are incompatible                                                              ;
; ast_sink_error   ; Input  ; Critical Warning ; Types are incompatible                                                              ;
; ast_source_data  ; Output ; Critical Warning ; Types are incompatible                                                              ;
; ast_source_data  ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Critical Warning ; Types are incompatible                                                              ;
; ast_source_error ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 57                  ; 57               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 75                          ;
;     SCLR              ; 64                          ;
;     plain             ; 11                          ;
; cycloneiii_lcell_comb ; 104                         ;
;     arith             ; 62                          ;
;         2 data inputs ; 62                          ;
;     normal            ; 42                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 20                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; AD9481A_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[0]                                                              ; N/A     ;
; AD9481A_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[0]                                                              ; N/A     ;
; AD9481A_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[1]                                                              ; N/A     ;
; AD9481A_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[1]                                                              ; N/A     ;
; AD9481A_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[2]                                                              ; N/A     ;
; AD9481A_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[2]                                                              ; N/A     ;
; AD9481A_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[3]                                                              ; N/A     ;
; AD9481A_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[3]                                                              ; N/A     ;
; AD9481A_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[4]                                                              ; N/A     ;
; AD9481A_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[4]                                                              ; N/A     ;
; AD9481A_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[5]                                                              ; N/A     ;
; AD9481A_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[5]                                                              ; N/A     ;
; AD9481A_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[6]                                                              ; N/A     ;
; AD9481A_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[6]                                                              ; N/A     ;
; AD9481A_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[7]                                                              ; N/A     ;
; AD9481A_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481A_data[7]                                                              ; N/A     ;
; AD9481B_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[0]                                                              ; N/A     ;
; AD9481B_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[0]                                                              ; N/A     ;
; AD9481B_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[1]                                                              ; N/A     ;
; AD9481B_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[1]                                                              ; N/A     ;
; AD9481B_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[2]                                                              ; N/A     ;
; AD9481B_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[2]                                                              ; N/A     ;
; AD9481B_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[3]                                                              ; N/A     ;
; AD9481B_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[3]                                                              ; N/A     ;
; AD9481B_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[4]                                                              ; N/A     ;
; AD9481B_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[4]                                                              ; N/A     ;
; AD9481B_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[5]                                                              ; N/A     ;
; AD9481B_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[5]                                                              ; N/A     ;
; AD9481B_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[6]                                                              ; N/A     ;
; AD9481B_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[6]                                                              ; N/A     ;
; AD9481B_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[7]                                                              ; N/A     ;
; AD9481B_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481B_data[7]                                                              ; N/A     ;
; AD9481_data_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[0]~reg0                                                      ; N/A     ;
; AD9481_data_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[0]~reg0                                                      ; N/A     ;
; AD9481_data_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[1]~reg0                                                      ; N/A     ;
; AD9481_data_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[1]~reg0                                                      ; N/A     ;
; AD9481_data_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[2]~reg0                                                      ; N/A     ;
; AD9481_data_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[2]~reg0                                                      ; N/A     ;
; AD9481_data_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[3]~reg0                                                      ; N/A     ;
; AD9481_data_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[3]~reg0                                                      ; N/A     ;
; AD9481_data_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[4]~reg0                                                      ; N/A     ;
; AD9481_data_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[4]~reg0                                                      ; N/A     ;
; AD9481_data_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[5]~reg0                                                      ; N/A     ;
; AD9481_data_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[5]~reg0                                                      ; N/A     ;
; AD9481_data_reg[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[6]~reg0                                                      ; N/A     ;
; AD9481_data_reg[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[6]~reg0                                                      ; N/A     ;
; AD9481_data_reg[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[7]~reg0                                                      ; N/A     ;
; AD9481_data_reg[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD9481_data_reg[7]~reg0                                                      ; N/A     ;
; CLK                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                                                          ; N/A     ;
; DA_9764_outA[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outA[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outA[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[13]~reg0                                                        ; N/A     ;
; DA_9764_outB[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DA_9764_outB[13]~reg0                                                        ; N/A     ;
; DA_9764_outB[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                         ; N/A     ;
; DA_9764_outB[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_9764_outB[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; DA_CLKA              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; DA_CLKA              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; DA_CLKB              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; DA_CLKB              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; PDN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; PDN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                         ; N/A     ;
; RST_n                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                        ; N/A     ;
; RST_n                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST_n                                                                        ; N/A     ;
; clk_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk:comb_3|clk_out                                                           ; N/A     ;
; clk_out              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk:comb_3|clk_out                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed May 29 17:20:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Frequency_division -c Frequency_division
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at Frequency_division.v(32): ignored dangling comma in List of Port Connections File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file frequency_division.v
    Info (12023): Found entity 1: Frequency_division File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: CLK File: E:/FPGA_FILE/Frequency division/CLK.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file 50m_to_2.5m.v
    Info (12023): Found entity 1: clk File: E:/FPGA_FILE/Frequency division/50M_to_2.5m.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: FIR File: E:/FPGA_FILE/Frequency division/FIR.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: E:/FPGA_FILE/Frequency division/FIR/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: E:/FPGA_FILE/Frequency division/FIR/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: E:/FPGA_FILE/Frequency division/FIR/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/FPGA_FILE/Frequency division/FIR/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_0002_rtl_core-normal File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: FIR_0002_rtl_core File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd
    Info (12022): Found design unit 1: FIR_0002_ast-struct File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_0002_ast File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd
    Info (12022): Found design unit 1: FIR_0002-syn File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002.vhd Line: 33
    Info (12023): Found entity 1: FIR_0002 File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002.vhd Line: 19
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(66): created implicit net for "ast_sink_data" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(67): created implicit net for "ast_sink_valid" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(68): created implicit net for "ast_sink_error" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(69): created implicit net for "ast_source_data" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(70): created implicit net for "ast_source_valid" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at Frequency_division.v(71): created implicit net for "ast_source_error" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 71
Critical Warning (10846): Verilog HDL Instantiation warning at Frequency_division.v(32): instance has no name File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 32
Info (12127): Elaborating entity "Frequency_division" for the top level hierarchy
Info (12128): Elaborating entity "CLK" for hierarchy "CLK:AD_DA" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 26
Info (12128): Elaborating entity "altpll" for hierarchy "CLK:AD_DA|altpll:altpll_component" File: E:/FPGA_FILE/Frequency division/CLK.v Line: 94
Info (12130): Elaborated megafunction instantiation "CLK:AD_DA|altpll:altpll_component" File: E:/FPGA_FILE/Frequency division/CLK.v Line: 94
Info (12133): Instantiated megafunction "CLK:AD_DA|altpll:altpll_component" with the following parameter: File: E:/FPGA_FILE/Frequency division/CLK.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLK"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_altpll.v
    Info (12023): Found entity 1: CLK_altpll File: E:/FPGA_FILE/Frequency division/db/clk_altpll.v Line: 29
Info (12128): Elaborating entity "CLK_altpll" for hierarchy "CLK:AD_DA|altpll:altpll_component|CLK_altpll:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clk" for hierarchy "clk:comb_3" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 32
Info (12128): Elaborating entity "FIR_0002" for hierarchy "FIR_0002:fir_inst" File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at FIR_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002.vhd Line: 54
Info (12128): Elaborating entity "FIR_0002_ast" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at FIR_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "FIR_0002_rtl_core" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 432
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 437
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 447
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 540
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 545
Info (12128): Elaborating entity "altsyncram" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 577
Info (12130): Elaborated megafunction instantiation "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 577
Info (12133): Instantiated megafunction "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 577
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cfn3.tdf
    Info (12023): Found entity 1: altsyncram_cfn3 File: E:/FPGA_FILE/Frequency division/db/altsyncram_cfn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cfn3" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_cfn3:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_memr0_q_15" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 616
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 658
Info (12130): Elaborated megafunction instantiation "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 658
Info (12133): Instantiated megafunction "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component" with the following parameter: File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 658
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ncu.tdf
    Info (12023): Found entity 1: mult_ncu File: E:/FPGA_FILE/Frequency division/db/mult_ncu.tdf Line: 28
Info (12128): Elaborating entity "mult_ncu" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_25_component|mult_ncu:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_rtl_core.vhd Line: 680
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: E:/FPGA_FILE/Frequency division/FIR/FIR_0002_ast.vhd Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3624.tdf
    Info (12023): Found entity 1: altsyncram_3624 File: E:/FPGA_FILE/Frequency division/db/altsyncram_3624.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: E:/FPGA_FILE/Frequency division/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/FPGA_FILE/Frequency division/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi File: E:/FPGA_FILE/Frequency division/db/cntr_ngi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: E:/FPGA_FILE/Frequency division/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/FPGA_FILE/Frequency division/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/FPGA_FILE/Frequency division/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/FPGA_FILE/Frequency division/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/FPGA_FILE/Frequency division/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/FPGA_FILE/Frequency division/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.29.17:20:45 Progress: Loading sld2aaefd73/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2aaefd73/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/FPGA_FILE/Frequency division/db/ip/sld2aaefd73/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PDN" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 7
    Warning (13410): Pin "DA_9764_outA[0]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[1]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[2]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[3]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[4]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[5]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[6]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[7]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[8]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[9]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[10]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[11]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[12]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outA[13]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[0]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[1]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[2]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[3]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[4]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[5]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[6]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[7]" is stuck at VCC File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[8]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[9]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[10]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[11]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
    Warning (13410): Pin "DA_9764_outB[12]" is stuck at GND File: E:/FPGA_FILE/Frequency division/Frequency_division.v Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1046 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "FIR" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity FIR -sip FIR.sip -library lib_FIR was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity FIR -sip FIR.sip -library lib_FIR was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FIR -sip FIR.sip -library lib_FIR was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1638 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 1516 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Wed May 29 17:21:05 2024
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:24


