<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file UartTest_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sat Jun  8 13:41:05 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UartTest_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/Testing/Uart Test/promote.xml UartTest_First_Implementation.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            1729 items scored, 0 timing errors detected.
Report:  128.469MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            1729 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i10  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i9

   Delay:               7.360ns  (23.1% logic, 76.9% route), 6 logic levels.

 Constraint Details:

      7.360ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_15 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.216ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R64C7A.CLK to      R64C7A.Q1 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         5     1.028      R64C7A.Q1 to      R63C6D.B1 uart_rx1/r_Clock_Count_8
CTOF_DEL    ---     0.236      R63C6D.B1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7B.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.360   (23.1% logic, 76.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7B.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i8  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i7

   Delay:               7.360ns  (23.1% logic, 76.9% route), 6 logic levels.

 Constraint Details:

      7.360ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.216ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R64C7A.CLK to      R64C7A.Q1 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         5     1.028      R64C7A.Q1 to      R63C6D.B1 uart_rx1/r_Clock_Count_8
CTOF_DEL    ---     0.236      R63C6D.B1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7A.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.360   (23.1% logic, 76.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i14  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i13

   Delay:               7.360ns  (23.1% logic, 76.9% route), 6 logic levels.

 Constraint Details:

      7.360ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.216ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R64C7A.CLK to      R64C7A.Q1 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         5     1.028      R64C7A.Q1 to      R63C6D.B1 uart_rx1/r_Clock_Count_8
CTOF_DEL    ---     0.236      R63C6D.B1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7D.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.360   (23.1% logic, 76.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i15  (to clk_25mhz_c +)

   Delay:               7.360ns  (23.1% logic, 76.9% route), 6 logic levels.

 Constraint Details:

      7.360ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_10 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.216ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R64C7A.CLK to      R64C7A.Q1 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         5     1.028      R64C7A.Q1 to      R63C6D.B1 uart_rx1/r_Clock_Count_8
CTOF_DEL    ---     0.236      R63C6D.B1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C8A.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.360   (23.1% logic, 76.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C8A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i12  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i11

   Delay:               7.360ns  (23.1% logic, 76.9% route), 6 logic levels.

 Constraint Details:

      7.360ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_13 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.216ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R64C7A.CLK to      R64C7A.Q1 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         5     1.028      R64C7A.Q1 to      R63C6D.B1 uart_rx1/r_Clock_Count_8
CTOF_DEL    ---     0.236      R63C6D.B1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7C.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.360   (23.1% logic, 76.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7C.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i12  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i11

   Delay:               7.190ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

      7.190ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_13 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.386ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525     R64C7A.CLK to      R64C7A.Q0 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         4     0.855      R64C7A.Q0 to      R63C6D.C1 uart_rx1/r_Clock_Count_7
CTOF_DEL    ---     0.236      R63C6D.C1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7C.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.190   (23.7% logic, 76.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7C.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i15  (to clk_25mhz_c +)

   Delay:               7.190ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

      7.190ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_10 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.386ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525     R64C7A.CLK to      R64C7A.Q0 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         4     0.855      R64C7A.Q0 to      R63C6D.C1 uart_rx1/r_Clock_Count_7
CTOF_DEL    ---     0.236      R63C6D.C1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C8A.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.190   (23.7% logic, 76.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C8A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i8  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i7

   Delay:               7.190ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

      7.190ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.386ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525     R64C7A.CLK to      R64C7A.Q0 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         4     0.855      R64C7A.Q0 to      R63C6D.C1 uart_rx1/r_Clock_Count_7
CTOF_DEL    ---     0.236      R63C6D.C1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7A.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.190   (23.7% logic, 76.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i10  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i9

   Delay:               7.190ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

      7.190ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_15 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.386ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525     R64C7A.CLK to      R64C7A.Q0 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         4     0.855      R64C7A.Q0 to      R63C6D.C1 uart_rx1/r_Clock_Count_7
CTOF_DEL    ---     0.236      R63C6D.C1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7B.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.190   (23.7% logic, 76.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7B.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Clock_Count_169__i7  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Clock_Count_169__i14  (to clk_25mhz_c +)
                   FF                        uart_rx1/r_Clock_Count_169__i13

   Delay:               7.190ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

      7.190ns physical path delay uart_rx1/SLICE_16 to uart_rx1/SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 32.386ns

 Physical Path Details:

      Data path uart_rx1/SLICE_16 to uart_rx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525     R64C7A.CLK to      R64C7A.Q0 uart_rx1/SLICE_16 (from clk_25mhz_c)
ROUTE         4     0.855      R64C7A.Q0 to      R63C6D.C1 uart_rx1/r_Clock_Count_7
CTOF_DEL    ---     0.236      R63C6D.C1 to      R63C6D.F1 uart_rx1/SLICE_87
ROUTE         1     0.786      R63C6D.F1 to      R63C7B.A1 uart_rx1/n1950
CTOF_DEL    ---     0.236      R63C7B.A1 to      R63C7B.F1 uart_rx1/SLICE_68
ROUTE         1     0.786      R63C7B.F1 to      R61C7C.A1 uart_rx1/n1797
CTOF_DEL    ---     0.236      R61C7C.A1 to      R61C7C.F1 uart_rx1/SLICE_70
ROUTE         8     1.513      R61C7C.F1 to      R60C8C.B0 uart_rx1/n94
CTOF_DEL    ---     0.236      R60C8C.B0 to      R60C8C.F0 uart_rx1/SLICE_51
ROUTE        10     0.706      R60C8C.F0 to      R62C6D.D0 uart_rx1/n2319
CTOF_DEL    ---     0.236      R62C6D.D0 to      R62C6D.F0 uart_rx1/SLICE_98
ROUTE         9     0.839      R62C6D.F0 to     R64C7D.LSR uart_rx1/n929 (to clk_25mhz_c)
                  --------
                    7.190   (23.7% logic, 76.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     2.781       G2.PADDI to     R64C7D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

Report:  128.469MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|  128.469 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 59
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1729 paths, 1 nets, and 582 connections (98.31% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sat Jun  8 13:41:06 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UartTest_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/Testing/Uart Test/promote.xml UartTest_First_Implementation.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            1729 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            1729 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Rx_Data_R_61  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Rx_Data_62  (to clk_25mhz_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay uart_rx1/SLICE_48 to uart_rx1/SLICE_48 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path uart_rx1/SLICE_48 to uart_rx1/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R59C8B.CLK to      R59C8B.Q0 uart_rx1/SLICE_48 (from clk_25mhz_c)
ROUTE         1     0.129      R59C8B.Q0 to      R59C8B.M1 uart_rx1/r_Rx_Data_R (to clk_25mhz_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R59C8B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R59C8B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Rx_Data_62  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_Rx_Byte_i6  (to clk_25mhz_c +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay uart_rx1/SLICE_48 to uart_rx1/SLICE_43 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path uart_rx1/SLICE_48 to uart_rx1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163     R59C8B.CLK to      R59C8B.Q1 uart_rx1/SLICE_48 (from clk_25mhz_c)
ROUTE        12     0.131      R59C8B.Q1 to      R59C8A.M0 uart_rx1/r_Rx_Data (to clk_25mhz_c)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R59C8B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R59C8A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_Tx_Byte_i0_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Tx_Data_i2  (to clk_25mhz_c +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay SLICE_19 to uart_tx1/SLICE_57 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path SLICE_19 to uart_tx1/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R42C7C.CLK to      R42C7C.Q0 SLICE_19 (from clk_25mhz_c)
ROUTE         1     0.145      R42C7C.Q0 to      R42C8C.M0 i_Tx_Byte_2 (to clk_25mhz_c)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C7C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C8C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_Tx_Byte_i0_i4  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Tx_Data_i4  (to clk_25mhz_c +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay SLICE_20 to uart_tx1/SLICE_58 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path SLICE_20 to uart_tx1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R42C6D.CLK to      R42C6D.Q0 SLICE_20 (from clk_25mhz_c)
ROUTE         1     0.145      R42C6D.Q0 to      R42C7A.M0 i_Tx_Byte_4 (to clk_25mhz_c)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C6D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C7A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_Tx_DV_14  (from clk_25mhz_c +)
   Destination:    FF         Data in        i_Tx_DV_14  (to clk_25mhz_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_34 to SLICE_34 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C13C.CLK to     R42C13C.Q0 SLICE_34 (from clk_25mhz_c)
ROUTE         3     0.072     R42C13C.Q0 to     R42C13C.C0 r_SM_Main_2_N_157_0
CTOF_DEL    ---     0.076     R42C13C.C0 to     R42C13C.F0 SLICE_34
ROUTE         1     0.000     R42C13C.F0 to    R42C13C.DI0 n853 (to clk_25mhz_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C13C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C13C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay uart_tx1/SLICE_54 to uart_tx1/SLICE_54 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path uart_tx1/SLICE_54 to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C14D.CLK to     R42C14D.Q0 uart_tx1/SLICE_54 (from clk_25mhz_c)
ROUTE        11     0.073     R42C14D.Q0 to     R42C14D.C0 uart_tx1/r_SM_Main_0
CTOF_DEL    ---     0.076     R42C14D.C0 to     R42C14D.F0 uart_tx1/SLICE_54
ROUTE         1     0.000     R42C14D.F0 to    R42C14D.DI0 uart_tx1/n456 (to clk_25mhz_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C14D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C14D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Tx_Done_46  (from clk_25mhz_c +)
   Destination:    FF         Data in        i_Tx_DV_14  (to clk_25mhz_c +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay uart_tx1/SLICE_32 to SLICE_34 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path uart_tx1/SLICE_32 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C14B.CLK to     R42C14B.Q0 uart_tx1/SLICE_32 (from clk_25mhz_c)
ROUTE         1     0.131     R42C14B.Q0 to     R42C13C.D0 o_Tx_Done
CTOF_DEL    ---     0.076     R42C13C.D0 to     R42C13C.F0 SLICE_34
ROUTE         1     0.000     R42C13C.F0 to    R42C13C.DI0 n853 (to clk_25mhz_c)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C14B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C13C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i1  (to clk_25mhz_c +)

   Delay:               0.372ns  (64.5% logic, 35.5% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay uart_tx1/SLICE_54 to uart_tx1/SLICE_54 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.253ns

 Physical Path Details:

      Data path uart_tx1/SLICE_54 to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C14D.CLK to     R42C14D.Q0 uart_tx1/SLICE_54 (from clk_25mhz_c)
ROUTE        11     0.132     R42C14D.Q0 to     R42C14D.D1 uart_tx1/r_SM_Main_0
CTOF_DEL    ---     0.076     R42C14D.D1 to     R42C14D.F1 uart_tx1/SLICE_54
ROUTE         1     0.000     R42C14D.F1 to    R42C14D.DI1 uart_tx1/n3_adj_196 (to clk_25mhz_c)
                  --------
                    0.372   (64.5% logic, 35.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C14D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to    R42C14D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_SM_Main_i1  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_rx1/r_SM_Main_i1  (to clk_25mhz_c +)

   Delay:               0.373ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay uart_rx1/SLICE_50 to uart_rx1/SLICE_50 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.254ns

 Physical Path Details:

      Data path uart_rx1/SLICE_50 to uart_rx1/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R62C6A.CLK to      R62C6A.Q0 uart_rx1/SLICE_50 (from clk_25mhz_c)
ROUTE        16     0.135      R62C6A.Q0 to      R62C6A.M0 uart_rx1/r_SM_Main_1
MTOF_DEL    ---     0.074      R62C6A.M0 to    R62C6A.OFX0 uart_rx1/SLICE_50
ROUTE         1     0.000    R62C6A.OFX0 to     R62C6A.DI0 uart_rx1/n1433 (to clk_25mhz_c)
                  --------
                    0.373   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R62C6A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R62C6A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_Tx_Byte_i0_i1  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Tx_Data_i1  (to clk_25mhz_c +)

   Delay:               0.374ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.374ns physical path delay SLICE_18 to uart_tx1/SLICE_56 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_18 to uart_tx1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163     R42C7B.CLK to      R42C7B.Q1 SLICE_18 (from clk_25mhz_c)
ROUTE         1     0.211      R42C7B.Q1 to      R42C8D.M1 i_Tx_Byte_1 (to clk_25mhz_c)
                  --------
                    0.374   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C7B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        59     0.911       G2.PADDI to     R42C8D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 59
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1729 paths, 1 nets, and 582 connections (98.31% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
