

================================================================
== Vitis HLS Report for 'avgHeaderDiv'
================================================================
* Date:           Fri Jun 28 16:03:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.408 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       88|       88|  0.704 us|  0.704 us|   64|   64|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 64, D = 89, States = { 1 2 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:233]   --->   Operation 29 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_i, void %lor.lhs.false.i, void %land.lhs.true.i" [../mpd_data_processor.cpp:233]   --->   Operation 30 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln231 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:231]   --->   Operation 47 'specpipeline' 'specpipeline_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%last_load = load i1 %last" [../mpd_data_processor.cpp:233]   --->   Operation 48 'load' 'last_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i_35 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:233]   --->   Operation 49 'nbreadreq' 'tmp_i_35' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln233)   --->   "%xor_ln233 = xor i1 %last_load, i1 1" [../mpd_data_processor.cpp:233]   --->   Operation 50 'xor' 'xor_ln233' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln233 = and i1 %tmp_i_35, i1 %xor_ln233" [../mpd_data_processor.cpp:233]   --->   Operation 51 'and' 'and_ln233' <Predicate = (tmp_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %and_ln233, void %lor.lhs.false.i, void %if.then18.i" [../mpd_data_processor.cpp:233]   --->   Operation 52 'br' 'br_ln233' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_26_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:234]   --->   Operation 53 'nbreadreq' 'tmp_26_i' <Predicate = (!and_ln233) | (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %tmp_26_i, void %land.lhs.true4.i, void %if.else.i" [../mpd_data_processor.cpp:234]   --->   Operation 54 'br' 'br_ln234' <Predicate = (!and_ln233) | (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:234]   --->   Operation 55 'nbreadreq' 'tmp_27_i' <Predicate = (!and_ln233 & !tmp_26_i) | (!tmp_i & !tmp_26_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_27_i, void %if.else.i, void %if.then18.i" [../mpd_data_processor.cpp:233]   --->   Operation 56 'br' 'br_ln233' <Predicate = (!and_ln233 & !tmp_26_i) | (!tmp_i & !tmp_26_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:240]   --->   Operation 57 'nbreadreq' 'tmp_28_i' <Predicate = (!and_ln233 & !tmp_27_i) | (!and_ln233 & tmp_26_i) | (!tmp_i & !tmp_27_i) | (!tmp_i & tmp_26_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_28_i, void %lor.lhs.false11.i, void %land.lhs.true7.i" [../mpd_data_processor.cpp:240]   --->   Operation 58 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i) | (!and_ln233 & tmp_26_i) | (!tmp_i & !tmp_27_i) | (!tmp_i & tmp_26_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_29_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:240]   --->   Operation 59 'nbreadreq' 'tmp_29_i' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.31ns)   --->   "%and_ln240 = and i1 %last_load, i1 %tmp_29_i" [../mpd_data_processor.cpp:240]   --->   Operation 60 'and' 'and_ln240' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %and_ln240, void %lor.lhs.false11.i, void %if.then15.i" [../mpd_data_processor.cpp:240]   --->   Operation 61 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i & tmp_28_i) | (!and_ln233 & tmp_26_i & tmp_28_i) | (!tmp_i & !tmp_27_i & tmp_28_i) | (!tmp_i & tmp_26_i & tmp_28_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgAPreHeader, i32 1" [../mpd_data_processor.cpp:241]   --->   Operation 62 'nbreadreq' 'tmp_30_i' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240) | (!and_ln233 & !tmp_27_i & !tmp_28_i) | (!and_ln233 & tmp_26_i & !and_ln240) | (!and_ln233 & tmp_26_i & !tmp_28_i) | (!tmp_i & !tmp_27_i & !and_ln240) | (!tmp_i & !tmp_27_i & !tmp_28_i) | (!tmp_i & tmp_26_i & !and_ln240) | (!tmp_i & tmp_26_i & !tmp_28_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %tmp_30_i, void %avgHeaderDiv.exit, void %land.lhs.true13.i" [../mpd_data_processor.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240) | (!and_ln233 & !tmp_27_i & !tmp_28_i) | (!and_ln233 & tmp_26_i & !and_ln240) | (!and_ln233 & tmp_26_i & !tmp_28_i) | (!tmp_i & !tmp_27_i & !and_ln240) | (!tmp_i & !tmp_27_i & !tmp_28_i) | (!tmp_i & tmp_26_i & !and_ln240) | (!tmp_i & tmp_26_i & !tmp_28_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_31_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %s_avgBPreHeader, i32 1" [../mpd_data_processor.cpp:241]   --->   Operation 64 'nbreadreq' 'tmp_31_i' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240 & tmp_30_i) | (!and_ln233 & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!and_ln233 & tmp_26_i & !and_ln240 & tmp_30_i) | (!and_ln233 & tmp_26_i & !tmp_28_i & tmp_30_i) | (!tmp_i & !tmp_27_i & !and_ln240 & tmp_30_i) | (!tmp_i & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!tmp_i & tmp_26_i & !and_ln240 & tmp_30_i) | (!tmp_i & tmp_26_i & !tmp_28_i & tmp_30_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_31_i, void %if.then15.i, void %avgHeaderDiv.exit" [../mpd_data_processor.cpp:240]   --->   Operation 65 'br' 'br_ln240' <Predicate = (!and_ln233 & !tmp_27_i & !and_ln240 & tmp_30_i) | (!and_ln233 & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!and_ln233 & tmp_26_i & !and_ln240 & tmp_30_i) | (!and_ln233 & tmp_26_i & !tmp_28_i & tmp_30_i) | (!tmp_i & !tmp_27_i & !and_ln240 & tmp_30_i) | (!tmp_i & !tmp_27_i & !tmp_28_i & tmp_30_i) | (!tmp_i & tmp_26_i & !and_ln240 & tmp_30_i) | (!tmp_i & tmp_26_i & !tmp_28_i & tmp_30_i)> <Delay = 0.00>

State 3 <SV = 63> <Delay = 3.40>
ST_3 : Operation 66 [1/1] (2.65ns)   --->   "%s_avgAPreHeader_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader" [../mpd_data_processor.cpp:243]   --->   Operation 66 'read' 's_avgAPreHeader_read' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i64 %s_avgAPreHeader_read" [../mpd_data_processor.cpp:243]   --->   Operation 67 'trunc' 'trunc_ln243' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_avgAPreHeader_read, i32 32, i32 39" [../mpd_data_processor.cpp:243]   --->   Operation 68 'partselect' 'avg_pre_header_cnt_2' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_avgAPreHeader_read, i64 40" [../mpd_data_processor.cpp:243]   --->   Operation 69 'bitselect' 'avg_pre_header_tag_2' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln0 = store i1 0, i1 %last"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.62>
ST_3 : Operation 71 [1/1] (0.75ns)   --->   "%br_ln250 = br i1 %avg_pre_header_tag_2, void %if.else25.i, void %if.end34.i" [../mpd_data_processor.cpp:250]   --->   Operation 71 'br' 'br_ln250' <Predicate = (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240)> <Delay = 0.75>
ST_3 : Operation 72 [1/1] (2.65ns)   --->   "%s_avgBPreHeader_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader" [../mpd_data_processor.cpp:236]   --->   Operation 72 'read' 's_avgBPreHeader_read' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i64 %s_avgBPreHeader_read" [../mpd_data_processor.cpp:236]   --->   Operation 73 'trunc' 'trunc_ln236' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_avgBPreHeader_read, i32 32, i32 39" [../mpd_data_processor.cpp:236]   --->   Operation 74 'partselect' 'avg_pre_header_cnt_2_1' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_2_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_avgBPreHeader_read, i64 40" [../mpd_data_processor.cpp:236]   --->   Operation 75 'bitselect' 'avg_pre_header_tag_2_1' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.62ns)   --->   "%store_ln0 = store i1 1, i1 %last"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.62>
ST_3 : Operation 77 [1/1] (0.75ns)   --->   "%br_ln250 = br i1 %avg_pre_header_tag_2_1, void %if.else25.i, void %if.end34.i" [../mpd_data_processor.cpp:250]   --->   Operation 77 'br' 'br_ln250' <Predicate = (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.75>

State 4 <SV = 64> <Delay = 2.21>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_b101_i = phi i1 0, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 78 'phi' 'p_b101_i' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln229 = phi i64 %s_avgAPreHeader_read, void %if.then15.i, i64 %s_avgBPreHeader_read, void %if.then18.i" [../mpd_data_processor.cpp:229]   --->   Operation 79 'phi' 'phi_ln229' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_1_ph97_i = phi i8 %avg_pre_header_cnt_2, void %if.then15.i, i8 %avg_pre_header_cnt_2_1, void %if.then18.i"   --->   Operation 80 'phi' 'avg_pre_header_cnt_1_ph97_i' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_2 = trunc i64 %phi_ln229" [../mpd_data_processor.cpp:236]   --->   Operation 81 'trunc' 'avg_pre_header_sum_2' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.46ns)   --->   "%icmp_ln257 = icmp_eq  i8 %avg_pre_header_cnt_1_ph97_i, i8 0" [../mpd_data_processor.cpp:257]   --->   Operation 82 'icmp' 'icmp_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %cond.true.i, void %if.end34.i" [../mpd_data_processor.cpp:257]   --->   Operation 83 'br' 'br_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2)> <Delay = 0.75>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i8 %avg_pre_header_cnt_1_ph97_i" [../mpd_data_processor.cpp:257]   --->   Operation 84 'zext' 'zext_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.00>
ST_4 : Operation 85 [24/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 85 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 65> <Delay = 1.96>
ST_5 : Operation 86 [23/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 86 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 66> <Delay = 1.96>
ST_6 : Operation 87 [22/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 87 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 67> <Delay = 1.96>
ST_7 : Operation 88 [21/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 88 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 68> <Delay = 1.96>
ST_8 : Operation 89 [20/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 89 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 69> <Delay = 1.96>
ST_9 : Operation 90 [19/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 90 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 70> <Delay = 1.96>
ST_10 : Operation 91 [18/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 91 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 71> <Delay = 1.96>
ST_11 : Operation 92 [17/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 92 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 72> <Delay = 1.96>
ST_12 : Operation 93 [16/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 93 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 73> <Delay = 1.96>
ST_13 : Operation 94 [15/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 94 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 74> <Delay = 1.96>
ST_14 : Operation 95 [14/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 95 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 75> <Delay = 1.96>
ST_15 : Operation 96 [13/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 96 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 76> <Delay = 1.96>
ST_16 : Operation 97 [12/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 97 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 77> <Delay = 1.96>
ST_17 : Operation 98 [11/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 98 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 78> <Delay = 1.96>
ST_18 : Operation 99 [10/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 99 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 79> <Delay = 1.96>
ST_19 : Operation 100 [9/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 100 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 80> <Delay = 1.96>
ST_20 : Operation 101 [8/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 101 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 81> <Delay = 1.96>
ST_21 : Operation 102 [7/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 102 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 82> <Delay = 1.96>
ST_22 : Operation 103 [6/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 103 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 83> <Delay = 1.96>
ST_23 : Operation 104 [5/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 104 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 84> <Delay = 1.96>
ST_24 : Operation 105 [4/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 105 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 85> <Delay = 1.96>
ST_25 : Operation 106 [3/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 106 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 86> <Delay = 1.96>
ST_26 : Operation 107 [2/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 107 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 87> <Delay = 1.96>
ST_27 : Operation 108 [1/24] (1.96ns)   --->   "%sdiv_ln257 = sdiv i20 %avg_pre_header_sum_2, i20 %zext_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 108 'sdiv' 'sdiv_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 1.96> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i13 %sdiv_ln257" [../mpd_data_processor.cpp:257]   --->   Operation 109 'trunc' 'trunc_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.75ns)   --->   "%br_ln257 = br void %if.end34.i" [../mpd_data_processor.cpp:257]   --->   Operation 110 'br' 'br_ln257' <Predicate = (!tmp_26_i & tmp_27_i & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!and_ln233 & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (tmp_i & and_ln233 & !avg_pre_header_tag_2_1 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & !tmp_27_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_30_i & !tmp_31_i & !avg_pre_header_tag_2 & !icmp_ln257) | (!tmp_i & tmp_26_i & tmp_28_i & and_ln240 & !avg_pre_header_tag_2 & !icmp_ln257)> <Delay = 0.75>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%p_b_i = phi i1 %p_b101_i, void %cond.true.i, i1 %p_b101_i, void %if.else25.i, i1 0, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 111 'phi' 'p_b_i' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %p_b_i, void %if.then36.i, void %if.else37.i" [../mpd_data_processor.cpp:260]   --->   Operation 112 'br' 'br_ln260' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>

State 28 <SV = 88> <Delay = 2.65>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%avg_header_avg = phi i13 %trunc_ln257, void %cond.true.i, i13 0, void %if.else25.i, i13 %trunc_ln243, void %if.then15.i, i13 %trunc_ln236, void %if.then18.i" [../mpd_data_processor.cpp:257]   --->   Operation 113 'phi' 'avg_header_avg' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%avg_header_tag = phi i1 0, void %cond.true.i, i1 0, void %if.else25.i, i1 1, void %if.then15.i, i1 1, void %if.then18.i"   --->   Operation 114 'phi' 'avg_header_tag' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i3.i13, i1 %avg_header_tag, i3 0, i13 %avg_header_avg" [../mpd_data_processor.cpp:263]   --->   Operation 115 'bitconcatenate' 'tmp_14_i' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i17 %tmp_14_i" [../mpd_data_processor.cpp:263]   --->   Operation 116 'zext' 'zext_ln263' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 117 [1/1] (2.65ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader, i32 %zext_ln263" [../mpd_data_processor.cpp:261]   --->   Operation 117 'write' 'write_ln261' <Predicate = (tmp_30_i & !tmp_31_i & !p_b_i) | (tmp_28_i & and_ln240 & !p_b_i) | (!tmp_26_i & tmp_27_i & !p_b_i) | (tmp_i & and_ln233 & !p_b_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln261 = br void %if.end38.i" [../mpd_data_processor.cpp:261]   --->   Operation 118 'br' 'br_ln261' <Predicate = (tmp_30_i & !tmp_31_i & !p_b_i) | (tmp_28_i & and_ln240 & !p_b_i) | (!tmp_26_i & tmp_27_i & !p_b_i) | (tmp_i & and_ln233 & !p_b_i)> <Delay = 0.00>
ST_28 : Operation 119 [1/1] (2.65ns)   --->   "%write_ln263 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBHeader, i32 %zext_ln263" [../mpd_data_processor.cpp:263]   --->   Operation 119 'write' 'write_ln263' <Predicate = (tmp_30_i & !tmp_31_i & p_b_i) | (tmp_28_i & and_ln240 & p_b_i) | (!tmp_26_i & tmp_27_i & p_b_i) | (tmp_i & and_ln233 & p_b_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 120 'br' 'br_ln0' <Predicate = (tmp_30_i & !tmp_31_i & p_b_i) | (tmp_28_i & and_ln240 & p_b_i) | (!tmp_26_i & tmp_27_i & p_b_i) | (tmp_i & and_ln233 & p_b_i)> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln264 = br void %avgHeaderDiv.exit" [../mpd_data_processor.cpp:264]   --->   Operation 121 'br' 'br_ln264' <Predicate = (tmp_30_i & !tmp_31_i) | (tmp_28_i & and_ln240) | (!tmp_26_i & tmp_27_i) | (tmp_i & and_ln233)> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>

State 31 <SV = 4> <Delay = 0.00>

State 32 <SV = 5> <Delay = 0.00>

State 33 <SV = 6> <Delay = 0.00>

State 34 <SV = 7> <Delay = 0.00>

State 35 <SV = 8> <Delay = 0.00>

State 36 <SV = 9> <Delay = 0.00>

State 37 <SV = 10> <Delay = 0.00>

State 38 <SV = 11> <Delay = 0.00>

State 39 <SV = 12> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>

State 41 <SV = 14> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>

State 44 <SV = 17> <Delay = 0.00>

State 45 <SV = 18> <Delay = 0.00>

State 46 <SV = 19> <Delay = 0.00>

State 47 <SV = 20> <Delay = 0.00>

State 48 <SV = 21> <Delay = 0.00>

State 49 <SV = 22> <Delay = 0.00>

State 50 <SV = 23> <Delay = 0.00>

State 51 <SV = 24> <Delay = 0.00>

State 52 <SV = 25> <Delay = 0.00>

State 53 <SV = 26> <Delay = 0.00>

State 54 <SV = 27> <Delay = 0.00>

State 55 <SV = 28> <Delay = 0.00>

State 56 <SV = 29> <Delay = 0.00>

State 57 <SV = 30> <Delay = 0.00>

State 58 <SV = 31> <Delay = 0.00>

State 59 <SV = 32> <Delay = 0.00>

State 60 <SV = 33> <Delay = 0.00>

State 61 <SV = 34> <Delay = 0.00>

State 62 <SV = 35> <Delay = 0.00>

State 63 <SV = 36> <Delay = 0.00>

State 64 <SV = 37> <Delay = 0.00>

State 65 <SV = 38> <Delay = 0.00>

State 66 <SV = 39> <Delay = 0.00>

State 67 <SV = 40> <Delay = 0.00>

State 68 <SV = 41> <Delay = 0.00>

State 69 <SV = 42> <Delay = 0.00>

State 70 <SV = 43> <Delay = 0.00>

State 71 <SV = 44> <Delay = 0.00>

State 72 <SV = 45> <Delay = 0.00>

State 73 <SV = 46> <Delay = 0.00>

State 74 <SV = 47> <Delay = 0.00>

State 75 <SV = 48> <Delay = 0.00>

State 76 <SV = 49> <Delay = 0.00>

State 77 <SV = 50> <Delay = 0.00>

State 78 <SV = 51> <Delay = 0.00>

State 79 <SV = 52> <Delay = 0.00>

State 80 <SV = 53> <Delay = 0.00>

State 81 <SV = 54> <Delay = 0.00>

State 82 <SV = 55> <Delay = 0.00>

State 83 <SV = 56> <Delay = 0.00>

State 84 <SV = 57> <Delay = 0.00>

State 85 <SV = 58> <Delay = 0.00>

State 86 <SV = 59> <Delay = 0.00>

State 87 <SV = 60> <Delay = 0.00>

State 88 <SV = 61> <Delay = 0.00>

State 89 <SV = 62> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 1.000ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.622ns
The critical path consists of the following:
	'load' operation ('last_load', ../mpd_data_processor.cpp:233) on static variable 'last' [24]  (0.000 ns)
	'and' operation ('and_ln240', ../mpd_data_processor.cpp:240) [42]  (0.311 ns)
	blocking operation 0.311 ns on control path)

 <State 3>: 3.408ns
The critical path consists of the following:
	fifo read operation ('s_avgAPreHeader_read', ../mpd_data_processor.cpp:243) on port 's_avgAPreHeader' (../mpd_data_processor.cpp:243) [51]  (2.655 ns)
	multiplexor before 'phi' operation ('p_b_i') [77]  (0.753 ns)

 <State 4>: 2.215ns
The critical path consists of the following:
	'phi' operation ('avg_pre_header.cnt') with incoming values : ('avg_pre_header.cnt', ../mpd_data_processor.cpp:243) ('avg_pre_header.cnt', ../mpd_data_processor.cpp:236) [67]  (0.000 ns)
	'icmp' operation ('icmp_ln257', ../mpd_data_processor.cpp:257) [69]  (1.462 ns)
	multiplexor before 'phi' operation ('p_b_i') [77]  (0.753 ns)

 <State 5>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 6>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 7>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 8>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 9>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 10>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 11>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 12>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 13>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 14>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 15>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 16>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 17>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 18>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 19>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 20>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 21>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 22>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 23>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 24>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 25>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 26>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 27>: 1.969ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln257', ../mpd_data_processor.cpp:257) [73]  (1.969 ns)

 <State 28>: 2.655ns
The critical path consists of the following:
	'phi' operation ('avg_header.avg', ../mpd_data_processor.cpp:257) with incoming values : ('trunc_ln243', ../mpd_data_processor.cpp:243) ('trunc_ln236', ../mpd_data_processor.cpp:236) ('trunc_ln257', ../mpd_data_processor.cpp:257) [78]  (0.000 ns)
	fifo write operation ('write_ln261', ../mpd_data_processor.cpp:261) on port 's_avgAHeader' (../mpd_data_processor.cpp:261) [84]  (2.655 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 0.000ns
The critical path consists of the following:

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 0.000ns
The critical path consists of the following:

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
