{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 20:10:06 2023 " "Info: Processing started: Sun May 07 20:10:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Found entity 1: My_Extende_Function_Level_Two_Overall_Design_5_2" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Elaborating entity \"My_Extende_Function_Level_Two_Overall_Design_5_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC0 " "Warning: Pin \"PC0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 4264 4440 160 "PC0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC2 " "Warning: Pin \"PC2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 4264 4440 192 "PC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC3 " "Warning: Pin \"PC3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 4264 4440 208 "PC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC4 " "Warning: Pin \"PC4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 4264 4440 224 "PC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC5 " "Warning: Pin \"PC5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 4264 4440 240 "PC5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC6 " "Warning: Pin \"PC6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 4264 4440 256 "PC6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC7 " "Warning: Pin \"PC7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 4264 4440 272 "PC7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PC1 " "Warning: Pin \"PC1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 4264 4440 176 "PC1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ0 " "Warning: Pin \"RZ0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ1 " "Warning: Pin \"RZ1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ2 " "Warning: Pin \"RZ2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ3 " "Warning: Pin \"RZ3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ4 " "Warning: Pin \"RZ4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ5 " "Warning: Pin \"RZ5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ6 " "Warning: Pin \"RZ6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RZ7 " "Warning: Pin \"RZ7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X0 " "Warning: Pin \"X0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X1 " "Warning: Pin \"X1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X2 " "Warning: Pin \"X2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X3 " "Warning: Pin \"X3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X4 " "Warning: Pin \"X4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X5 " "Warning: Pin \"X5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X6 " "Warning: Pin \"X6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "X7 " "Warning: Pin \"X7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR7 " "Warning: Pin \"MAR7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR6 " "Warning: Pin \"MAR6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR5 " "Warning: Pin \"MAR5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR4 " "Warning: Pin \"MAR4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR3 " "Warning: Pin \"MAR3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR2 " "Warning: Pin \"MAR2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR1 " "Warning: Pin \"MAR1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "MAR0 " "Warning: Pin \"MAR0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS7 " "Warning: Pin \"BUS7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 120 1320 1496 136 "BUS7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS6 " "Warning: Pin \"BUS6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 1320 1496 152 "BUS6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS5 " "Warning: Pin \"BUS5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 1320 1496 168 "BUS5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS4 " "Warning: Pin \"BUS4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 1320 1496 184 "BUS4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS3 " "Warning: Pin \"BUS3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 1320 1496 200 "BUS3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS2 " "Warning: Pin \"BUS2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 1320 1496 216 "BUS2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS1 " "Warning: Pin \"BUS1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 1320 1496 232 "BUS1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUS0 " "Warning: Pin \"BUS0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 1320 1496 248 "BUS0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE7 " "Warning: Pin \"COMPLE7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1856 912 1088 1872 "COMPLE7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE6 " "Warning: Pin \"COMPLE6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1872 912 1088 1888 "COMPLE6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE5 " "Warning: Pin \"COMPLE5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1888 912 1088 1904 "COMPLE5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE4 " "Warning: Pin \"COMPLE4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1904 912 1088 1920 "COMPLE4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE3 " "Warning: Pin \"COMPLE3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1920 912 1088 1936 "COMPLE3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE2 " "Warning: Pin \"COMPLE2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1936 912 1088 1952 "COMPLE2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE1 " "Warning: Pin \"COMPLE1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1952 912 1088 1968 "COMPLE1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COMPLE0 " "Warning: Pin \"COMPLE0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1968 912 1088 1984 "COMPLE0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA0 " "Warning: Pin \"YA0\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 520 1776 1952 536 "YA0" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA1 " "Warning: Pin \"YA1\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 536 1776 1952 552 "YA1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA2 " "Warning: Pin \"YA2\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 552 1776 1952 568 "YA2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA3 " "Warning: Pin \"YA3\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 568 1776 1952 584 "YA3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA4 " "Warning: Pin \"YA4\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 584 1776 1952 600 "YA4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA5 " "Warning: Pin \"YA5\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 600 1776 1952 616 "YA5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA6 " "Warning: Pin \"YA6\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 616 1776 1952 632 "YA6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "YA7 " "Warning: Pin \"YA7\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 632 1776 1952 648 "YA7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SYM " "Warning: Pin \"SYM\" is missing source" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_8_bit_register.bdf 1 1 " "Warning: Using design file My_8_bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_8_bit_register " "Info: Found entity 1: My_8_bit_register" {  } { { "My_8_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_8_bit_register My_8_bit_register:MAR " "Info: Elaborating entity \"My_8_bit_register\" for hierarchy \"My_8_bit_register:MAR\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "MAR" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 128 6392 6488 320 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_4_bit_register.bdf 1 1 " "Warning: Using design file My_4_bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_4_bit_register " "Info: Found entity 1: My_4_bit_register" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_4_bit_register My_8_bit_register:MAR\|My_4_bit_register:inst " "Info: Elaborating entity \"My_4_bit_register\" for hierarchy \"My_8_bit_register:MAR\|My_4_bit_register:inst\"" {  } { { "My_8_bit_register.bdf" "inst" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_register.bdf" { { 136 512 608 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_Starter.bdf 1 1 " "Warning: Using design file My_Starter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_Starter " "Info: Found entity 1: My_Starter" {  } { { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Starter My_Starter:inst27 " "Info: Elaborating entity \"My_Starter\" for hierarchy \"My_Starter:inst27\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst27" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -584 -224 -96 -456 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_24_decoder.bdf 1 1 " "Warning: Using design file My_24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_24_decoder " "Info: Found entity 1: My_24_decoder" {  } { { "My_24_decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_24_decoder My_24_decoder:inst45 " "Info: Elaborating entity \"My_24_decoder\" for hierarchy \"My_24_decoder:inst45\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst45" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -864 5224 5320 -736 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "my_38_decoder.bdf 1 1 " "Warning: Using design file my_38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_38_decoder " "Info: Found entity 1: my_38_decoder" {  } { { "my_38_decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/my_38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_38_decoder my_38_decoder:inst24 " "Info: Elaborating entity \"my_38_decoder\" for hierarchy \"my_38_decoder:inst24\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst24" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -656 808 1000 -560 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_8_bit_shifter.bdf 1 1 " "Warning: Using design file My_8_bit_shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_8_bit_shifter " "Info: Found entity 1: My_8_bit_shifter" {  } { { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_8_bit_shifter My_8_bit_shifter:SHIFTER " "Info: Elaborating entity \"My_8_bit_shifter\" for hierarchy \"My_8_bit_shifter:SHIFTER\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "SHIFTER" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 64 424 520 288 "SHIFTER" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_ALU.bdf 1 1 " "Warning: Using design file My_ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_ALU " "Info: Found entity 1: My_ALU" {  } { { "My_ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_ALU My_ALU:ALU " "Info: Elaborating entity \"My_ALU\" for hierarchy \"My_ALU:ALU\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "ALU" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 112 144 240 528 "ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 My_ALU:ALU\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"My_ALU:ALU\|74181:inst\"" {  } { { "My_ALU.bdf" "inst" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_ALU.bdf" { { -8 512 632 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_ALU:ALU\|74181:inst " "Info: Elaborated megafunction instantiation \"My_ALU:ALU\|74181:inst\"" {  } { { "My_ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_ALU.bdf" { { -8 512 632 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 My_ALU:ALU\|74182:inst4 " "Info: Elaborating entity \"74182\" for hierarchy \"My_ALU:ALU\|74182:inst4\"" {  } { { "My_ALU.bdf" "inst4" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_ALU.bdf" { { 184 992 1096 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_ALU:ALU\|74182:inst4 " "Info: Elaborated megafunction instantiation \"My_ALU:ALU\|74182:inst4\"" {  } { { "My_ALU.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_ALU.bdf" { { 184 992 1096 360 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_4_register_group.bdf 1 1 " "Warning: Using design file My_4_register_group.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_4_register_group " "Info: Found entity 1: My_4_register_group" {  } { { "My_4_register_group.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_register_group.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_4_register_group My_4_register_group:Reg_Group " "Info: Elaborating entity \"My_4_register_group\" for hierarchy \"My_4_register_group:Reg_Group\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "Reg_Group" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 384 2000 2384 496 "Reg_Group" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_8_bit_four_plexer.bdf 1 1 " "Warning: Using design file My_8_bit_four_plexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_8_bit_four_plexer " "Info: Found entity 1: My_8_bit_four_plexer" {  } { { "My_8_bit_four_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_four_plexer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_8_bit_four_plexer My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER " "Info: Elaborating entity \"My_8_bit_four_plexer\" for hierarchy \"My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\"" {  } { { "My_4_register_group.bdf" "TO_A_PLEXER" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_register_group.bdf" { { 944 472 1112 1040 "TO_A_PLEXER" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_8_bit_double_plexer.bdf 1 1 " "Warning: Using design file My_8_bit_double_plexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_8_bit_double_plexer " "Info: Found entity 1: My_8_bit_double_plexer" {  } { { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_8_bit_double_plexer My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1 " "Info: Elaborating entity \"My_8_bit_double_plexer\" for hierarchy \"My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\"" {  } { { "My_8_bit_four_plexer.bdf" "2To1" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_four_plexer.bdf" { { 160 704 800 512 "2To1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_IR_Decoder.bdf 1 1 " "Warning: Using design file My_IR_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_IR_Decoder " "Info: Found entity 1: My_IR_Decoder" {  } { { "My_IR_Decoder.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_IR_Decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_IR_Decoder My_IR_Decoder:IR_DECODER " "Info: Elaborating entity \"My_IR_Decoder\" for hierarchy \"My_IR_Decoder:IR_DECODER\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "IR_DECODER" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -408 2448 2544 -152 "IR_DECODER" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_Complementer.bdf 1 1 " "Warning: Using design file My_Complementer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_Complementer " "Info: Found entity 1: My_Complementer" {  } { { "My_Complementer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Complementer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Complementer My_Complementer:inst1 " "Info: Elaborating entity \"My_Complementer\" for hierarchy \"My_Complementer:inst1\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1832 544 680 2056 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_Tri_Gate.bdf 1 1 " "Warning: Using design file My_Tri_Gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_Tri_Gate " "Info: Found entity 1: My_Tri_Gate" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Tri_Gate My_Tri_Gate:inst48 " "Info: Elaborating entity \"My_Tri_Gate\" for hierarchy \"My_Tri_Gate:inst48\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst48" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 2912 2864 3056 3008 "inst48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_uPC.bdf 1 1 " "Warning: Using design file My_uPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_uPC " "Info: Found entity 1: My_uPC" {  } { { "My_uPC.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_uPC My_uPC:PC " "Info: Elaborating entity \"My_uPC\" for hierarchy \"My_uPC:PC\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "PC" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 120 3696 3792 376 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:PC\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:PC\|74161:inst\"" {  } { { "My_uPC.bdf" "inst" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:PC\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:PC\|74161:inst\"" {  } { { "My_uPC.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 My_uPC:PC\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"My_uPC:PC\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_uPC:PC\|74161:inst\|f74161:sub My_uPC:PC\|74161:inst " "Info: Elaborated megafunction instantiation \"My_uPC:PC\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"My_uPC:PC\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "My_uPC.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { { 216 520 640 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 My_uPC:PC\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"My_uPC:PC\|74161:inst1\"" {  } { { "My_uPC.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "My_uPC:PC\|74161:inst1 " "Info: Elaborated megafunction instantiation \"My_uPC:PC\|74161:inst1\"" {  } { { "My_uPC.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_uPC.bdf" { { 472 520 640 656 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "My_8_bit_judge.bdf 1 1 " "Warning: Using design file My_8_bit_judge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 My_8_bit_judge " "Info: Found entity 1: My_8_bit_judge" {  } { { "My_8_bit_judge.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_judge.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_8_bit_judge My_8_bit_judge:inst64 " "Info: Elaborating entity \"My_8_bit_judge\" for hierarchy \"My_8_bit_judge:inst64\"" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "inst64" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 656 3184 3280 976 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "76 " "Info: Ignored 76 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "24 " "Info: Ignored 24 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "52 " "Info: Ignored 52 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 232 376 424 264 "inst" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst2 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst2\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 288 376 424 320 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst3 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst3\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 344 376 424 376 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst4 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst4\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 392 376 424 424 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst5 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst5\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 440 376 424 472 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst6 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst6\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 488 376 424 520 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst7 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst7\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 536 376 424 568 "inst7" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "My_Tri_Gate:inst48\|inst8 " "Warning: Converted tri-state buffer \"My_Tri_Gate:inst48\|inst8\" feeding internal logic into a wire" {  } { { "My_Tri_Gate.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Tri_Gate.bdf" { { 584 376 424 616 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "uRD GND " "Warning (13410): Pin \"uRD\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -472 488 664 -456 "uRD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC0 GND " "Warning (13410): Pin \"PC0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 4264 4440 160 "PC0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC2 GND " "Warning (13410): Pin \"PC2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 4264 4440 192 "PC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC3 GND " "Warning (13410): Pin \"PC3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 4264 4440 208 "PC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC4 GND " "Warning (13410): Pin \"PC4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 4264 4440 224 "PC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC5 GND " "Warning (13410): Pin \"PC5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 4264 4440 240 "PC5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC6 GND " "Warning (13410): Pin \"PC6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 4264 4440 256 "PC6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC7 GND " "Warning (13410): Pin \"PC7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 4264 4440 272 "PC7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PC1 GND " "Warning (13410): Pin \"PC1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 4264 4440 176 "PC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ0 GND " "Warning (13410): Pin \"RZ0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ1 GND " "Warning (13410): Pin \"RZ1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ2 GND " "Warning (13410): Pin \"RZ2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ3 GND " "Warning (13410): Pin \"RZ3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ4 GND " "Warning (13410): Pin \"RZ4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ5 GND " "Warning (13410): Pin \"RZ5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ6 GND " "Warning (13410): Pin \"RZ6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RZ7 GND " "Warning (13410): Pin \"RZ7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X0 GND " "Warning (13410): Pin \"X0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X1 GND " "Warning (13410): Pin \"X1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X2 GND " "Warning (13410): Pin \"X2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X3 GND " "Warning (13410): Pin \"X3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X4 GND " "Warning (13410): Pin \"X4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X5 GND " "Warning (13410): Pin \"X5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X6 GND " "Warning (13410): Pin \"X6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "X7 GND " "Warning (13410): Pin \"X7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR7 GND " "Warning (13410): Pin \"MAR7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR6 GND " "Warning (13410): Pin \"MAR6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR5 GND " "Warning (13410): Pin \"MAR5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR4 GND " "Warning (13410): Pin \"MAR4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR3 GND " "Warning (13410): Pin \"MAR3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR2 GND " "Warning (13410): Pin \"MAR2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR1 GND " "Warning (13410): Pin \"MAR1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR0 GND " "Warning (13410): Pin \"MAR0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS7 GND " "Warning (13410): Pin \"BUS7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 120 1320 1496 136 "BUS7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS6 GND " "Warning (13410): Pin \"BUS6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 1320 1496 152 "BUS6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS5 GND " "Warning (13410): Pin \"BUS5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 1320 1496 168 "BUS5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS4 GND " "Warning (13410): Pin \"BUS4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 1320 1496 184 "BUS4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS3 GND " "Warning (13410): Pin \"BUS3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 1320 1496 200 "BUS3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS2 GND " "Warning (13410): Pin \"BUS2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 1320 1496 216 "BUS2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS1 GND " "Warning (13410): Pin \"BUS1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 1320 1496 232 "BUS1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BUS0 GND " "Warning (13410): Pin \"BUS0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 1320 1496 248 "BUS0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE7 GND " "Warning (13410): Pin \"COMPLE7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1856 912 1088 1872 "COMPLE7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE6 GND " "Warning (13410): Pin \"COMPLE6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1872 912 1088 1888 "COMPLE6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE5 GND " "Warning (13410): Pin \"COMPLE5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1888 912 1088 1904 "COMPLE5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE4 GND " "Warning (13410): Pin \"COMPLE4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1904 912 1088 1920 "COMPLE4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE3 GND " "Warning (13410): Pin \"COMPLE3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1920 912 1088 1936 "COMPLE3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE2 GND " "Warning (13410): Pin \"COMPLE2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1936 912 1088 1952 "COMPLE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE1 GND " "Warning (13410): Pin \"COMPLE1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1952 912 1088 1968 "COMPLE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COMPLE0 GND " "Warning (13410): Pin \"COMPLE0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1968 912 1088 1984 "COMPLE0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA0 GND " "Warning (13410): Pin \"YA0\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 520 1776 1952 536 "YA0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA1 GND " "Warning (13410): Pin \"YA1\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 536 1776 1952 552 "YA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA2 GND " "Warning (13410): Pin \"YA2\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 552 1776 1952 568 "YA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA3 GND " "Warning (13410): Pin \"YA3\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 568 1776 1952 584 "YA3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA4 GND " "Warning (13410): Pin \"YA4\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 584 1776 1952 600 "YA4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA5 GND " "Warning (13410): Pin \"YA5\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 600 1776 1952 616 "YA5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA6 GND " "Warning (13410): Pin \"YA6\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 616 1776 1952 632 "YA6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "YA7 GND " "Warning (13410): Pin \"YA7\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 632 1776 1952 648 "YA7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SYM GND " "Warning (13410): Pin \"SYM\" is stuck at GND" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Info: Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Info: Implemented 94 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Info: Implemented 233 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 20:10:10 2023 " "Info: Processing ended: Sun May 07 20:10:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 20:10:10 2023 " "Info: Processing started: Sun May 07 20:10:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "My_Extende_Function_Level_Two_Overall_Design_5_2 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"My_Extende_Function_Level_Two_Overall_Design_5_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 129 " "Warning: No exact pin location assignment(s) for 33 pins of 129 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ0 " "Info: Pin RZ0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ1 " "Info: Pin RZ1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ2 " "Info: Pin RZ2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ3 " "Info: Pin RZ3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ4 " "Info: Pin RZ4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ5 " "Info: Pin RZ5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ6 " "Info: Pin RZ6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ7 " "Info: Pin RZ7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0 " "Info: Pin X0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1 " "Info: Pin X1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2 " "Info: Pin X2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3 " "Info: Pin X3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4 " "Info: Pin X4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5 " "Info: Pin X5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6 " "Info: Pin X6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7 " "Info: Pin X7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR7 " "Info: Pin MAR7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR6 " "Info: Pin MAR6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR5 " "Info: Pin MAR5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR4 " "Info: Pin MAR4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR3 " "Info: Pin MAR3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR2 " "Info: Pin MAR2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR1 " "Info: Pin MAR1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR0 " "Info: Pin MAR0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB0 " "Info: Pin YB0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 528 2336 2512 544 "YB0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB1 " "Info: Pin YB1 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 544 2336 2512 560 "YB1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB2 " "Info: Pin YB2 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 560 2336 2512 576 "YB2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB4 " "Info: Pin YB4 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 576 2336 2512 592 "YB4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB6 " "Info: Pin YB6 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 608 2336 2512 624 "YB6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB7 " "Info: Pin YB7 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 624 2336 2512 640 "YB7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB3 " "Info: Pin YB3 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 640 2336 2512 656 "YB3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YB5 " "Info: Pin YB5 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YB5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 592 2336 2512 608 "YB5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YB5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYM " "Info: Pin SYM not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SYM } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Info: Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPR2 " "Info: Destination node CPR2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPR2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 336 1792 1968 352 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst37  " "Info: Automatically promoted node inst37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst41  " "Info: Automatically promoted node inst41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 80 3520 3568 144 "inst41" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst41 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Info: Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 2600 2648 96 "inst42" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst44  " "Info: Automatically promoted node inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 24 6256 6304 88 "inst44" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst44 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 0 33 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 13 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 4 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 32 3 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 20 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.752 ns register register " "Info: Estimated most critical path is register to register delay of 11.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst11 1 REG LAB_X22_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y8; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.647 ns) 0.877 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst39~89 2 COMB LAB_X22_Y8 1 " "Info: 2: + IC(0.230 ns) + CELL(0.647 ns) = 0.877 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst39~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst11 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~89 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 1008 1136 1200 1056 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 2.371 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst39~90 3 COMB LAB_X24_Y8 3 " "Info: 3: + IC(1.288 ns) + CELL(0.206 ns) = 2.371 ns; Loc. = LAB_X24_Y8; Fanout = 3; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_A_PLEXER\|My_8_bit_double_plexer:2To1\|inst39~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~89 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~90 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 1008 1136 1200 1056 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 3.489 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst53~110 4 COMB LAB_X23_Y8 5 " "Info: 4: + IC(0.494 ns) + CELL(0.624 ns) = 3.489 ns; Loc. = LAB_X23_Y8; Fanout = 5; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst53~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~90 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst53~110 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 984 1016 1080 1032 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 5.027 ns My_ALU:ALU\|74181:inst\|44~12 5 COMB LAB_X23_Y6 2 " "Info: 5: + IC(0.914 ns) + CELL(0.624 ns) = 5.027 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst\|44~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst53~110 My_ALU:ALU|74181:inst|44~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 5.838 ns My_ALU:ALU\|74181:inst\|44 6 COMB LAB_X23_Y6 3 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 5.838 ns; Loc. = LAB_X23_Y6; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74181:inst|44~12 My_ALU:ALU|74181:inst|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 7.376 ns My_ALU:ALU\|74182:inst4\|31~128 7 COMB LAB_X23_Y8 2 " "Info: 7: + IC(0.914 ns) + CELL(0.624 ns) = 7.376 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { My_ALU:ALU|74181:inst|44 My_ALU:ALU|74182:inst4|31~128 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.187 ns My_ALU:ALU\|74182:inst4\|31~129 8 COMB LAB_X23_Y8 3 " "Info: 8: + IC(0.441 ns) + CELL(0.370 ns) = 8.187 ns; Loc. = LAB_X23_Y8; Fanout = 3; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 9.305 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LAB_X22_Y8 2 " "Info: 9: + IC(0.494 ns) + CELL(0.624 ns) = 9.305 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.651 ns) 10.833 ns My_ALU:ALU\|74181:inst1\|74~84 10 COMB LAB_X22_Y7 1 " "Info: 10: + IC(0.877 ns) + CELL(0.651 ns) = 10.833 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|74~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 11.644 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LAB_X22_Y7 1 " "Info: 11: + IC(0.441 ns) + CELL(0.370 ns) = 11.644 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { My_ALU:ALU|74181:inst1|74~84 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.752 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LAB_X22_Y7 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.752 ns; Loc. = LAB_X22_Y7; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.054 ns ( 43.01 % ) " "Info: Total cell delay = 5.054 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.698 ns ( 56.99 % ) " "Info: Total interconnect delay = 6.698 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.752 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst11 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~89 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_A_PLEXER|My_8_bit_double_plexer:2To1|inst39~90 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst53~110 My_ALU:ALU|74181:inst|44~12 My_ALU:ALU|74181:inst|44 My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|74~84 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "102 " "Warning: Found 102 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA7 0 " "Info: Pin \"RAM-DATA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA6 0 " "Info: Pin \"RAM-DATA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA5 0 " "Info: Pin \"RAM-DATA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA4 0 " "Info: Pin \"RAM-DATA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA3 0 " "Info: Pin \"RAM-DATA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA2 0 " "Info: Pin \"RAM-DATA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA1 0 " "Info: Pin \"RAM-DATA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-DATA0 0 " "Info: Pin \"RAM-DATA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS7 0 " "Info: Pin \"RAM_ADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS6 0 " "Info: Pin \"RAM_ADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS4 0 " "Info: Pin \"RAM_ADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS3 0 " "Info: Pin \"RAM_ADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS2 0 " "Info: Pin \"RAM_ADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS1 0 " "Info: Pin \"RAM_ADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS0 0 " "Info: Pin \"RAM_ADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRY 0 " "Info: Pin \"WRY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDY 0 " "Info: Pin \"RDY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS0 0 " "Info: Pin \"ROM_ADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS1 0 " "Info: Pin \"ROM_ADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS2 0 " "Info: Pin \"ROM_ADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS3 0 " "Info: Pin \"ROM_ADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS4 0 " "Info: Pin \"ROM_ADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS5 0 " "Info: Pin \"ROM_ADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS6 0 " "Info: Pin \"ROM_ADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM_ADDRESS7 0 " "Info: Pin \"ROM_ADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC0 0 " "Info: Pin \"PC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC2 0 " "Info: Pin \"PC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC3 0 " "Info: Pin \"PC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC4 0 " "Info: Pin \"PC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC5 0 " "Info: Pin \"PC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC6 0 " "Info: Pin \"PC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC7 0 " "Info: Pin \"PC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC1 0 " "Info: Pin \"PC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ0 0 " "Info: Pin \"RZ0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ1 0 " "Info: Pin \"RZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ2 0 " "Info: Pin \"RZ2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ3 0 " "Info: Pin \"RZ3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ4 0 " "Info: Pin \"RZ4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ5 0 " "Info: Pin \"RZ5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ6 0 " "Info: Pin \"RZ6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ7 0 " "Info: Pin \"RZ7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0 0 " "Info: Pin \"X0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1 0 " "Info: Pin \"X1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2 0 " "Info: Pin \"X2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3 0 " "Info: Pin \"X3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4 0 " "Info: Pin \"X4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5 0 " "Info: Pin \"X5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6 0 " "Info: Pin \"X6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7 0 " "Info: Pin \"X7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR7 0 " "Info: Pin \"MDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR6 0 " "Info: Pin \"MDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR5 0 " "Info: Pin \"MDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR4 0 " "Info: Pin \"MDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR3 0 " "Info: Pin \"MDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR2 0 " "Info: Pin \"MDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR1 0 " "Info: Pin \"MDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR0 0 " "Info: Pin \"MDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR7 0 " "Info: Pin \"MAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR6 0 " "Info: Pin \"MAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR5 0 " "Info: Pin \"MAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR4 0 " "Info: Pin \"MAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Info: Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Info: Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Info: Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Info: Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS7 0 " "Info: Pin \"BUS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS6 0 " "Info: Pin \"BUS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS5 0 " "Info: Pin \"BUS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS4 0 " "Info: Pin \"BUS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS3 0 " "Info: Pin \"BUS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS2 0 " "Info: Pin \"BUS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS1 0 " "Info: Pin \"BUS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS0 0 " "Info: Pin \"BUS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_ADDRESS5 0 " "Info: Pin \"RAM_ADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE7 0 " "Info: Pin \"COMPLE7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE6 0 " "Info: Pin \"COMPLE6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE5 0 " "Info: Pin \"COMPLE5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE4 0 " "Info: Pin \"COMPLE4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE3 0 " "Info: Pin \"COMPLE3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE2 0 " "Info: Pin \"COMPLE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE1 0 " "Info: Pin \"COMPLE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMPLE0 0 " "Info: Pin \"COMPLE0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA0 0 " "Info: Pin \"YA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA1 0 " "Info: Pin \"YA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA2 0 " "Info: Pin \"YA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA3 0 " "Info: Pin \"YA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA4 0 " "Info: Pin \"YA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA5 0 " "Info: Pin \"YA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA6 0 " "Info: Pin \"YA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YA7 0 " "Info: Pin \"YA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPR2 0 " "Info: Pin \"CPR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB0 0 " "Info: Pin \"YB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB1 0 " "Info: Pin \"YB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB2 0 " "Info: Pin \"YB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB4 0 " "Info: Pin \"YB4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB6 0 " "Info: Pin \"YB6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB7 0 " "Info: Pin \"YB7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB3 0 " "Info: Pin \"YB3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "YB5 0 " "Info: Pin \"YB5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYM 0 " "Info: Pin \"SYM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "58 " "Warning: Following 58 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -472 488 664 -456 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC0 GND " "Info: Pin PC0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 4264 4440 160 "PC0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC2 GND " "Info: Pin PC2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 4264 4440 192 "PC2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC3 GND " "Info: Pin PC3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 4264 4440 208 "PC3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC4 GND " "Info: Pin PC4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 4264 4440 224 "PC4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC5 GND " "Info: Pin PC5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 4264 4440 240 "PC5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC6 GND " "Info: Pin PC6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 4264 4440 256 "PC6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC7 GND " "Info: Pin PC7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 4264 4440 272 "PC7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC1 GND " "Info: Pin PC1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { PC1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 4264 4440 176 "PC1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ0 GND " "Info: Pin RZ0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 672 848 152 "RZ0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ1 GND " "Info: Pin RZ1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 672 848 168 "RZ1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ2 GND " "Info: Pin RZ2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 672 848 184 "RZ2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ3 GND " "Info: Pin RZ3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 672 848 200 "RZ3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ4 GND " "Info: Pin RZ4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 672 848 216 "RZ4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ5 GND " "Info: Pin RZ5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 672 848 232 "RZ5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ6 GND " "Info: Pin RZ6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 672 848 248 "RZ6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RZ7 GND " "Info: Pin RZ7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RZ7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 248 672 848 264 "RZ7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X0 GND " "Info: Pin X0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 144 3152 3328 160 "X0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X1 GND " "Info: Pin X1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 160 3152 3328 176 "X1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X2 GND " "Info: Pin X2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 176 3152 3328 192 "X2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X3 GND " "Info: Pin X3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 192 3152 3328 208 "X3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X4 GND " "Info: Pin X4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 208 3152 3328 224 "X4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X5 GND " "Info: Pin X5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 224 3152 3328 240 "X5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X6 GND " "Info: Pin X6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 240 3152 3328 256 "X6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "X7 GND " "Info: Pin X7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { X7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 256 3152 3328 272 "X7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR7 GND " "Info: Pin MAR7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR7 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 328 6704 6880 344 "MAR7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR6 GND " "Info: Pin MAR6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR6 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 344 6704 6880 360 "MAR6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR5 GND " "Info: Pin MAR5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR5 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 360 6704 6880 376 "MAR5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR4 GND " "Info: Pin MAR4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR4 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 376 6704 6880 392 "MAR4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR3 GND " "Info: Pin MAR3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR3 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 392 6704 6880 408 "MAR3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR2 GND " "Info: Pin MAR2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR2 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 408 6704 6880 424 "MAR2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR1 GND " "Info: Pin MAR1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR1 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 424 6704 6880 440 "MAR1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAR0 GND " "Info: Pin MAR0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { MAR0 } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 440 6704 6880 456 "MAR0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS7 GND " "Info: Pin BUS7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 120 1320 1496 136 "BUS7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS6 GND " "Info: Pin BUS6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 136 1320 1496 152 "BUS6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS5 GND " "Info: Pin BUS5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 152 1320 1496 168 "BUS5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS4 GND " "Info: Pin BUS4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 168 1320 1496 184 "BUS4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS3 GND " "Info: Pin BUS3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 184 1320 1496 200 "BUS3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS2 GND " "Info: Pin BUS2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 200 1320 1496 216 "BUS2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS1 GND " "Info: Pin BUS1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 216 1320 1496 232 "BUS1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BUS0 GND " "Info: Pin BUS0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { BUS0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 232 1320 1496 248 "BUS0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE7 GND " "Info: Pin COMPLE7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1856 912 1088 1872 "COMPLE7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE6 GND " "Info: Pin COMPLE6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1872 912 1088 1888 "COMPLE6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE5 GND " "Info: Pin COMPLE5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1888 912 1088 1904 "COMPLE5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE4 GND " "Info: Pin COMPLE4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1904 912 1088 1920 "COMPLE4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE3 GND " "Info: Pin COMPLE3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1920 912 1088 1936 "COMPLE3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE2 GND " "Info: Pin COMPLE2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1936 912 1088 1952 "COMPLE2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE1 GND " "Info: Pin COMPLE1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1952 912 1088 1968 "COMPLE1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COMPLE0 GND " "Info: Pin COMPLE0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { COMPLE0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COMPLE0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1968 912 1088 1984 "COMPLE0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMPLE0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA0 GND " "Info: Pin YA0 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 520 1776 1952 536 "YA0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA1 GND " "Info: Pin YA1 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 536 1776 1952 552 "YA1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA2 GND " "Info: Pin YA2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 552 1776 1952 568 "YA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA3 GND " "Info: Pin YA3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 568 1776 1952 584 "YA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA4 GND " "Info: Pin YA4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 584 1776 1952 600 "YA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA5 GND " "Info: Pin YA5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 600 1776 1952 616 "YA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA6 GND " "Info: Pin YA6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 616 1776 1952 632 "YA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "YA7 GND " "Info: Pin YA7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { YA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "YA7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 632 1776 1952 648 "YA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { YA7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SYM GND " "Info: Pin SYM has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SYM } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 744 1680 1856 760 "SYM" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR2 (inverted) " "Info: Following pins have the same output enable: uIR2 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA7 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA7" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3552 3568 3936 "RAM-DATA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA6 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA6" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3536 3552 3936 "RAM-DATA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA5 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA5" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3520 3536 3936 "RAM-DATA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA4 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA4" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3504 3520 3936 "RAM-DATA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA3 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA3" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3488 3504 3936 "RAM-DATA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA2 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA2" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3472 3488 3936 "RAM-DATA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA1 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA1" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3456 3472 3936 "RAM-DATA1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-DATA0 3.3-V LVTTL " "Info: Type bi-directional pin RAM-DATA0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM-DATA0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-DATA0" } } } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3440 3456 3936 "RAM-DATA0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-DATA0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 20:10:13 2023 " "Info: Processing ended: Sun May 07 20:10:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 20:10:14 2023 " "Info: Processing started: Sun May 07 20:10:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 20:10:15 2023 " "Info: Processing ended: Sun May 07 20:10:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 20:10:16 2023 " "Info: Processing started: Sun May 07 20:10:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR17 " "Info: Assuming node \"uIR17\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR16 " "Info: Assuming node \"uIR16\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR15 " "Info: Assuming node \"uIR15\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR0 " "Info: Assuming node \"uIR0\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR1 " "Info: Assuming node \"uIR1\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pulse " "Info: Assuming node \"pulse\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR3 " "Info: Assuming node \"uIR3\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 976 1808 1976 992 "uIR3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst55~9 " "Info: Detected gated clock \"inst55~9\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 88 6872 6920 152 "inst55" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst " "Info: Detected gated clock \"inst\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 2600 2648 96 "inst42" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst55 " "Info: Detected gated clock \"inst55\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 88 6872 6920 152 "inst55" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 80 3520 3568 144 "inst41" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9 " "Info: Detected ripple clock \"My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9\" as buffer" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 " "Info: Detected ripple clock \"My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8\" as buffer" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_Starter:inst27\|inst " "Info: Detected ripple clock \"My_Starter:inst27\|inst\" as buffer" {  } { { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_Starter:inst27\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "My_Starter:inst27\|inst3 " "Info: Detected gated clock \"My_Starter:inst27\|inst3\" as buffer" {  } { { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_Starter:inst27\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst44 " "Info: Detected gated clock \"inst44\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 24 6256 6304 88 "inst44" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR17 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 83.06 MHz 12.04 ns Internal " "Info: Clock \"uIR17\" has Internal fmax of 83.06 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 12.04 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.652 ns - Smallest " "Info: - Smallest clock skew is -1.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 8.325 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR17\" to destination register is 8.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.202 ns) 3.837 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.650 ns) + CELL(0.202 ns) = 3.837 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { uIR17 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 6.761 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 6.761 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.325 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 4 REG LCFF_X22_Y7_N19 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.325 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 22.26 % ) " "Info: Total cell delay = 1.853 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.472 ns ( 77.74 % ) " "Info: Total interconnect delay = 6.472 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 source 9.977 ns - Longest register " "Info: - Longest clock path from clock \"uIR17\" to source register is 9.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.616 ns) 3.583 ns inst43 2 COMB LCCOMB_X22_Y6_N20 8 " "Info: 2: + IC(1.982 ns) + CELL(0.616 ns) = 3.583 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { uIR17 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 4.890 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X22_Y6_N25 15 " "Info: 3: + IC(0.337 ns) + CELL(0.970 ns) = 4.890 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 5.916 ns inst37 4 COMB LCCOMB_X22_Y6_N0 1 " "Info: 4: + IC(0.489 ns) + CELL(0.537 ns) = 5.916 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 8.403 ns inst37~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.487 ns) + CELL(0.000 ns) = 8.403 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.977 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.908 ns) + CELL(0.666 ns) = 9.977 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.774 ns ( 37.83 % ) " "Info: Total cell delay = 3.774 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.203 ns ( 62.17 % ) " "Info: Total interconnect delay = 6.203 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.977 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.977 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.977 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.977 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.977 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.977 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR16 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 86.71 MHz 11.533 ns Internal " "Info: Clock \"uIR16\" has Internal fmax of 86.71 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 11.533 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.145 ns - Smallest " "Info: - Smallest clock skew is -1.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR16 destination 8.454 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR16\" to destination register is 8.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR16 1 CLK PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 7; CLK Node = 'uIR16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.621 ns) + CELL(0.370 ns) 3.966 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.621 ns) + CELL(0.370 ns) = 3.966 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { uIR16 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 6.890 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 6.890 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.454 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 4 REG LCFF_X22_Y7_N19 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.454 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.011 ns ( 23.79 % ) " "Info: Total cell delay = 2.011 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.443 ns ( 76.21 % ) " "Info: Total interconnect delay = 6.443 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.621ns 2.924ns 0.898ns } { 0.000ns 0.975ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR16 source 9.599 ns - Longest register " "Info: - Longest clock path from clock \"uIR16\" to source register is 9.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR16 1 CLK PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 7; CLK Node = 'uIR16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.202 ns) 3.205 ns inst43 2 COMB LCCOMB_X22_Y6_N20 8 " "Info: 2: + IC(2.028 ns) + CELL(0.202 ns) = 3.205 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { uIR16 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 4.512 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X22_Y6_N25 15 " "Info: 3: + IC(0.337 ns) + CELL(0.970 ns) = 4.512 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 5.538 ns inst37 4 COMB LCCOMB_X22_Y6_N0 1 " "Info: 4: + IC(0.489 ns) + CELL(0.537 ns) = 5.538 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 8.025 ns inst37~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.487 ns) + CELL(0.000 ns) = 8.025 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.599 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.908 ns) + CELL(0.666 ns) = 9.599 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.350 ns ( 34.90 % ) " "Info: Total cell delay = 3.350 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.249 ns ( 65.10 % ) " "Info: Total interconnect delay = 6.249 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.599 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.599 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.028ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.975ns 0.202ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.621ns 2.924ns 0.898ns } { 0.000ns 0.975ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.599 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.599 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.028ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.975ns 0.202ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.621ns 2.924ns 0.898ns } { 0.000ns 0.975ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.599 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.599 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.028ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.975ns 0.202ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR15 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 82.97 MHz 12.053 ns Internal " "Info: Clock \"uIR15\" has Internal fmax of 82.97 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 12.053 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.665 ns - Smallest " "Info: - Smallest clock skew is -1.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 destination 8.566 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR15\" to destination register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.539 ns) 4.078 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.554 ns) + CELL(0.539 ns) = 4.078 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR15 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 7.002 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 7.002 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.566 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 4 REG LCFF_X22_Y7_N19 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.566 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 25.57 % ) " "Info: Total cell delay = 2.190 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 74.43 % ) " "Info: Total interconnect delay = 6.376 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 source 10.231 ns - Longest register " "Info: - Longest clock path from clock \"uIR15\" to source register is 10.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(0.537 ns) 3.837 ns inst43 2 COMB LCCOMB_X22_Y6_N20 8 " "Info: 2: + IC(2.315 ns) + CELL(0.537 ns) = 3.837 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { uIR15 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 5.144 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X22_Y6_N25 15 " "Info: 3: + IC(0.337 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 6.170 ns inst37 4 COMB LCCOMB_X22_Y6_N0 1 " "Info: 4: + IC(0.489 ns) + CELL(0.537 ns) = 6.170 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 8.657 ns inst37~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.487 ns) + CELL(0.000 ns) = 8.657 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.231 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X25_Y6_N9 2 " "Info: 6: + IC(0.908 ns) + CELL(0.666 ns) = 10.231 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.695 ns ( 36.12 % ) " "Info: Total cell delay = 3.695 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.536 ns ( 63.88 % ) " "Info: Total interconnect delay = 6.536 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.231 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.231 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.231 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.231 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.231 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.231 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR0 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 85.56 MHz 11.688 ns Internal " "Info: Clock \"uIR0\" has Internal fmax of 85.56 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 11.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 destination 9.332 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR0\" to destination register is 9.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 3.467 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.277 ns) + CELL(0.206 ns) = 3.467 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.647 ns) 4.844 ns inst26 3 COMB LCCOMB_X22_Y6_N18 1 " "Info: 3: + IC(0.730 ns) + CELL(0.647 ns) = 4.844 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 7.768 ns inst26~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.924 ns) + CELL(0.000 ns) = 7.768 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.332 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 5 REG LCFF_X22_Y7_N19 8 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 9.332 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 26.82 % ) " "Info: Total cell delay = 2.503 ns ( 26.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.829 ns ( 73.18 % ) " "Info: Total interconnect delay = 6.829 ns ( 73.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.277ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 source 10.632 ns - Longest register " "Info: - Longest clock path from clock \"uIR0\" to source register is 10.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 3.467 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.277 ns) + CELL(0.206 ns) = 3.467 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.238 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.238 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 5.545 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X22_Y6_N25 15 " "Info: 4: + IC(0.337 ns) + CELL(0.970 ns) = 5.545 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 6.571 ns inst37 5 COMB LCCOMB_X22_Y6_N0 1 " "Info: 5: + IC(0.489 ns) + CELL(0.537 ns) = 6.571 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 9.058 ns inst37~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.487 ns) + CELL(0.000 ns) = 9.058 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.632 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X25_Y6_N9 2 " "Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 10.632 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.733 ns ( 35.11 % ) " "Info: Total cell delay = 3.733 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.899 ns ( 64.89 % ) " "Info: Total interconnect delay = 6.899 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.632 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.632 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.277ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.632 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.632 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.277ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.632 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.632 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR1 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 85.56 MHz 11.688 ns Internal " "Info: Clock \"uIR1\" has Internal fmax of 85.56 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 11.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 destination 9.474 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR1\" to destination register is 9.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.366 ns) 3.609 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.259 ns) + CELL(0.366 ns) = 3.609 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.647 ns) 4.986 ns inst26 3 COMB LCCOMB_X22_Y6_N18 1 " "Info: 3: + IC(0.730 ns) + CELL(0.647 ns) = 4.986 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 7.910 ns inst26~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.924 ns) + CELL(0.000 ns) = 7.910 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.474 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 5 REG LCFF_X22_Y7_N19 8 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 9.474 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.663 ns ( 28.11 % ) " "Info: Total cell delay = 2.663 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.811 ns ( 71.89 % ) " "Info: Total interconnect delay = 6.811 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.474 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.474 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.259ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.366ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 source 10.774 ns - Longest register " "Info: - Longest clock path from clock \"uIR1\" to source register is 10.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.366 ns) 3.609 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.259 ns) + CELL(0.366 ns) = 3.609 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.380 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.380 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 5.687 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X22_Y6_N25 15 " "Info: 4: + IC(0.337 ns) + CELL(0.970 ns) = 5.687 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 6.713 ns inst37 5 COMB LCCOMB_X22_Y6_N0 1 " "Info: 5: + IC(0.489 ns) + CELL(0.537 ns) = 6.713 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 9.200 ns inst37~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.487 ns) + CELL(0.000 ns) = 9.200 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.774 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X25_Y6_N9 2 " "Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 10.774 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.893 ns ( 36.13 % ) " "Info: Total cell delay = 3.893 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.881 ns ( 63.87 % ) " "Info: Total interconnect delay = 6.881 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.474 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.474 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.259ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.366ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.474 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.474 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.259ns 0.730ns 2.924ns 0.898ns } { 0.000ns 0.984ns 0.366ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pulse register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 85.56 MHz 11.688 ns Internal " "Info: Clock \"pulse\" has Internal fmax of 85.56 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 11.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 9.217 ns + Shortest register " "Info: + Shortest clock path from clock \"pulse\" to destination register is 9.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.624 ns) 3.352 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(1.578 ns) + CELL(0.624 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.647 ns) 4.729 ns inst26 3 COMB LCCOMB_X22_Y6_N18 1 " "Info: 3: + IC(0.730 ns) + CELL(0.647 ns) = 4.729 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 7.653 ns inst26~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.924 ns) + CELL(0.000 ns) = 7.653 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 9.217 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 5 REG LCFF_X22_Y7_N19 8 " "Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 9.217 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.087 ns ( 33.49 % ) " "Info: Total cell delay = 3.087 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.130 ns ( 66.51 % ) " "Info: Total interconnect delay = 6.130 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.217 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.217 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.578ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 10.517 ns - Longest register " "Info: - Longest clock path from clock \"pulse\" to source register is 10.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.624 ns) 3.352 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(1.578 ns) + CELL(0.624 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.123 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.123 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 5.430 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X22_Y6_N25 15 " "Info: 4: + IC(0.337 ns) + CELL(0.970 ns) = 5.430 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 6.456 ns inst37 5 COMB LCCOMB_X22_Y6_N0 1 " "Info: 5: + IC(0.489 ns) + CELL(0.537 ns) = 6.456 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 8.943 ns inst37~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.487 ns) + CELL(0.000 ns) = 8.943 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.517 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X25_Y6_N9 2 " "Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 10.517 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.317 ns ( 41.05 % ) " "Info: Total cell delay = 4.317 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 58.95 % ) " "Info: Total interconnect delay = 6.200 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.217 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.217 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.578ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.217 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.217 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.578ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "start register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 85.56 MHz 11.688 ns Internal " "Info: Clock \"start\" has Internal fmax of 85.56 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (period= 11.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.124 ns + Longest register register " "Info: + Longest register to register delay is 10.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X25_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 1.297 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X23_Y6_N12 1 " "Info: 2: + IC(1.091 ns) + CELL(0.206 ns) = 1.297 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 1.869 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X23_Y6_N24 3 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.869 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 2.627 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X23_Y6_N14 3 " "Info: 4: + IC(0.388 ns) + CELL(0.370 ns) = 2.627 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.624 ns) 4.364 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X22_Y8_N24 4 " "Info: 5: + IC(1.113 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.206 ns) 5.249 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X21_Y8_N20 1 " "Info: 6: + IC(0.679 ns) + CELL(0.206 ns) = 5.249 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.319 ns) 5.945 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X21_Y8_N12 3 " "Info: 7: + IC(0.377 ns) + CELL(0.319 ns) = 5.945 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 6.834 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X22_Y8_N2 1 " "Info: 8: + IC(0.683 ns) + CELL(0.206 ns) = 6.834 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 7.829 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X22_Y8_N6 2 " "Info: 9: + IC(0.371 ns) + CELL(0.624 ns) = 7.829 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 9.139 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X22_Y7_N16 2 " "Info: 10: + IC(1.104 ns) + CELL(0.206 ns) = 9.139 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 10.016 ns My_8_bit_shifter:SHIFTER\|inst29~10 11 COMB LCCOMB_X22_Y7_N18 1 " "Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 10.016 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.124 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 12 REG LCFF_X22_Y7_N19 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.124 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 32.41 % ) " "Info: Total cell delay = 3.281 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.843 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.470 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 11.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.647 ns) 6.982 ns inst26 4 COMB LCCOMB_X22_Y6_N18 1 " "Info: 4: + IC(0.730 ns) + CELL(0.647 ns) = 6.982 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 9.906 ns inst26~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.924 ns) + CELL(0.000 ns) = 9.906 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 11.470 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 6 REG LCFF_X22_Y7_N19 8 " "Info: 6: + IC(0.898 ns) + CELL(0.666 ns) = 11.470 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.948 ns ( 34.42 % ) " "Info: Total cell delay = 3.948 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.522 ns ( 65.58 % ) " "Info: Total interconnect delay = 7.522 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 12.770 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 12.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 6.376 ns inst43 4 COMB LCCOMB_X22_Y6_N20 8 " "Info: 4: + IC(0.401 ns) + CELL(0.370 ns) = 6.376 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 7.683 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 5 REG LCFF_X22_Y6_N25 15 " "Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 7.683 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.537 ns) 8.709 ns inst37 6 COMB LCCOMB_X22_Y6_N0 1 " "Info: 6: + IC(0.489 ns) + CELL(0.537 ns) = 8.709 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.000 ns) 11.196 ns inst37~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.487 ns) + CELL(0.000 ns) = 11.196 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 12.770 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 8 REG LCFF_X25_Y6_N9 2 " "Info: 8: + IC(0.908 ns) + CELL(0.666 ns) = 12.770 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.178 ns ( 40.55 % ) " "Info: Total cell delay = 5.178 ns ( 40.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.592 ns ( 59.45 % ) " "Info: Total interconnect delay = 7.592 ns ( 59.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.770 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.770 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.770 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.770 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.124 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 1.091ns 0.366ns 0.388ns 1.113ns 0.679ns 0.377ns 0.683ns 0.371ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.319ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.730ns 2.924ns 0.898ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.770 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.770 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns 0.489ns 2.487ns 0.908ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.970ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "uIR3 " "Info: No valid register-to-register data paths exist for clock \"uIR3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR17 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"uIR17\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 uIR17 164 ps " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8\" and destination pin or register \"My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8\" for clock \"uIR17\" (Hold time is 164 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.417 ns + Largest " "Info: + Largest clock skew is 1.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 9.742 ns + Longest register " "Info: + Longest clock path from clock \"uIR17\" to destination register is 9.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.616 ns) 3.583 ns inst43 2 COMB LCCOMB_X22_Y6_N20 8 " "Info: 2: + IC(1.982 ns) + CELL(0.616 ns) = 3.583 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { uIR17 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 4.890 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X22_Y6_N25 15 " "Info: 3: + IC(0.337 ns) + CELL(0.970 ns) = 4.890 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.604 ns) 5.982 ns inst34 4 COMB LCCOMB_X22_Y6_N10 2 " "Info: 4: + IC(0.488 ns) + CELL(0.604 ns) = 5.982 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.170 ns inst34~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.188 ns) + CELL(0.000 ns) = 8.170 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.742 ns My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X23_Y6_N25 2 " "Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 9.742 ns; Loc. = LCFF_X23_Y6_N25; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.841 ns ( 39.43 % ) " "Info: Total cell delay = 3.841 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.901 ns ( 60.57 % ) " "Info: Total interconnect delay = 5.901 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.742 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.742 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 source 8.325 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR17\" to source register is 8.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.202 ns) 3.837 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.650 ns) + CELL(0.202 ns) = 3.837 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { uIR17 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 6.761 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 6.761 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.325 ns My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X23_Y7_N17 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.325 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 22.26 % ) " "Info: Total cell delay = 1.853 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.472 ns ( 77.74 % ) " "Info: Total interconnect delay = 6.472 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.742 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.742 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns - Shortest register register " "Info: - Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X23_Y7_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.460 ns) 1.255 ns My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 2 REG LCFF_X23_Y6_N25 2 " "Info: 2: + IC(0.795 ns) + CELL(0.460 ns) = 1.255 ns; Loc. = LCFF_X23_Y6_N25; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 36.65 % ) " "Info: Total cell delay = 0.460 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 63.35 % ) " "Info: Total interconnect delay = 0.795 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.795ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.742 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.742 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.982ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.616ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.795ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR15 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"uIR15\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 uIR15 177 ps " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8\" and destination pin or register \"My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8\" for clock \"uIR15\" (Hold time is 177 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.430 ns + Largest " "Info: + Largest clock skew is 1.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 destination 9.996 ns + Longest register " "Info: + Longest clock path from clock \"uIR15\" to destination register is 9.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(0.537 ns) 3.837 ns inst43 2 COMB LCCOMB_X22_Y6_N20 8 " "Info: 2: + IC(2.315 ns) + CELL(0.537 ns) = 3.837 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { uIR15 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 5.144 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X22_Y6_N25 15 " "Info: 3: + IC(0.337 ns) + CELL(0.970 ns) = 5.144 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.604 ns) 6.236 ns inst34 4 COMB LCCOMB_X22_Y6_N10 2 " "Info: 4: + IC(0.488 ns) + CELL(0.604 ns) = 6.236 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.424 ns inst34~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.188 ns) + CELL(0.000 ns) = 8.424 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.996 ns My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X23_Y6_N25 2 " "Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 9.996 ns; Loc. = LCFF_X23_Y6_N25; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.762 ns ( 37.64 % ) " "Info: Total cell delay = 3.762 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.234 ns ( 62.36 % ) " "Info: Total interconnect delay = 6.234 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.996 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.996 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 source 8.566 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR15\" to source register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(0.539 ns) 4.078 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.554 ns) + CELL(0.539 ns) = 4.078 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR15 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 7.002 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 7.002 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.566 ns My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X23_Y7_N17 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.566 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 25.57 % ) " "Info: Total cell delay = 2.190 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 74.43 % ) " "Info: Total interconnect delay = 6.376 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.996 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.996 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns - Shortest register register " "Info: - Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X23_Y7_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N17; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.460 ns) 1.255 ns My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8 2 REG LCFF_X23_Y6_N25 2 " "Info: 2: + IC(0.795 ns) + CELL(0.460 ns) = 1.255 ns; Loc. = LCFF_X23_Y6_N25; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R2\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 36.65 % ) " "Info: Total cell delay = 0.460 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 63.35 % ) " "Info: Total interconnect delay = 0.795 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.795ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.996 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst34 inst34~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.996 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst34 {} inst34~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.315ns 0.337ns 0.488ns 2.188ns 0.906ns } { 0.000ns 0.985ns 0.537ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 2.554ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { My_8_bit_register:RZ|My_4_bit_register:inst5|inst8 {} My_4_register_group:Reg_Group|My_8_bit_register:R2|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.795ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR0 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"uIR0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 uIR0 2.417 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"uIR0\" (Hold time is 2.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.215 ns + Largest " "Info: + Largest clock skew is 4.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 destination 9.456 ns + Longest register " "Info: + Longest clock path from clock \"uIR0\" to destination register is 9.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 3.467 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.277 ns) + CELL(0.206 ns) = 3.467 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.666 ns) 9.456 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(5.323 ns) + CELL(0.666 ns) = 9.456 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 19.63 % ) " "Info: Total cell delay = 1.856 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 80.37 % ) " "Info: Total interconnect delay = 7.600 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.456 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.456 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.277ns 5.323ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 source 5.241 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR0\" to source register is 5.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 3.467 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.277 ns) + CELL(0.206 ns) = 3.467 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.238 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.238 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 5.241 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X22_Y6_N27 1 " "Info: 4: + IC(0.337 ns) + CELL(0.666 ns) = 5.241 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 42.47 % ) " "Info: Total cell delay = 2.226 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.015 ns ( 57.53 % ) " "Info: Total interconnect delay = 3.015 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.456 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.456 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.277ns 5.323ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X22_Y6_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.616 ns) 1.692 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X21_Y6_N16 1 " "Info: 2: + IC(1.076 ns) + CELL(0.616 ns) = 1.692 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 40.22 % ) " "Info: Total cell delay = 0.724 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 59.78 % ) " "Info: Total interconnect delay = 1.076 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.456 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.456 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.277ns 5.323ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.277ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.206ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR1 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"uIR1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 uIR1 2.417 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"uIR1\" (Hold time is 2.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.215 ns + Largest " "Info: + Largest clock skew is 4.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 destination 9.598 ns + Longest register " "Info: + Longest clock path from clock \"uIR1\" to destination register is 9.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.366 ns) 3.609 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.259 ns) + CELL(0.366 ns) = 3.609 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.666 ns) 9.598 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(5.323 ns) + CELL(0.666 ns) = 9.598 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 21.00 % ) " "Info: Total cell delay = 2.016 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.582 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.582 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.598 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.598 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.259ns 5.323ns } { 0.000ns 0.984ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 source 5.383 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR1\" to source register is 5.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.366 ns) 3.609 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(2.259 ns) + CELL(0.366 ns) = 3.609 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.380 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.380 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 5.383 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X22_Y6_N27 1 " "Info: 4: + IC(0.337 ns) + CELL(0.666 ns) = 5.383 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.386 ns ( 44.32 % ) " "Info: Total cell delay = 2.386 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.997 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.598 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.598 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.259ns 5.323ns } { 0.000ns 0.984ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X22_Y6_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.616 ns) 1.692 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X21_Y6_N16 1 " "Info: 2: + IC(1.076 ns) + CELL(0.616 ns) = 1.692 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 40.22 % ) " "Info: Total cell delay = 0.724 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 59.78 % ) " "Info: Total interconnect delay = 1.076 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.598 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.598 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.259ns 5.323ns } { 0.000ns 0.984ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.383 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 2.259ns 0.401ns 0.337ns } { 0.000ns 0.984ns 0.366ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pulse 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"pulse\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 pulse 2.417 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"pulse\" (Hold time is 2.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.215 ns + Largest " "Info: + Largest clock skew is 4.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 9.341 ns + Longest register " "Info: + Longest clock path from clock \"pulse\" to destination register is 9.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.624 ns) 3.352 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(1.578 ns) + CELL(0.624 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.666 ns) 9.341 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(5.323 ns) + CELL(0.666 ns) = 9.341 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 26.12 % ) " "Info: Total cell delay = 2.440 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.901 ns ( 73.88 % ) " "Info: Total interconnect delay = 6.901 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.341 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.341 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.578ns 5.323ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 5.126 ns - Shortest register " "Info: - Shortest clock path from clock \"pulse\" to source register is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.624 ns) 3.352 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X22_Y6_N8 16 " "Info: 2: + IC(1.578 ns) + CELL(0.624 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 4.123 ns inst43 3 COMB LCCOMB_X22_Y6_N20 8 " "Info: 3: + IC(0.401 ns) + CELL(0.370 ns) = 4.123 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 5.126 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X22_Y6_N27 1 " "Info: 4: + IC(0.337 ns) + CELL(0.666 ns) = 5.126 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 54.82 % ) " "Info: Total cell delay = 2.810 ns ( 54.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.316 ns ( 45.18 % ) " "Info: Total interconnect delay = 2.316 ns ( 45.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.341 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.341 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.578ns 5.323ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X22_Y6_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.616 ns) 1.692 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X21_Y6_N16 1 " "Info: 2: + IC(1.076 ns) + CELL(0.616 ns) = 1.692 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 40.22 % ) " "Info: Total cell delay = 0.724 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 59.78 % ) " "Info: Total interconnect delay = 1.076 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.341 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.341 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.578ns 5.323ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.578ns 0.401ns 0.337ns } { 0.000ns 1.150ns 0.624ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "start 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 start 2.417 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"start\" (Hold time is 2.417 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.215 ns + Largest " "Info: + Largest clock skew is 4.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.594 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.666 ns) 11.594 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(5.323 ns) + CELL(0.666 ns) = 11.594 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.301 ns ( 28.47 % ) " "Info: Total cell delay = 3.301 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.293 ns ( 71.53 % ) " "Info: Total interconnect delay = 8.293 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 5.323ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 7.379 ns - Shortest register " "Info: - Shortest clock path from clock \"start\" to source register is 7.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 6.376 ns inst43 4 COMB LCCOMB_X22_Y6_N20 8 " "Info: 4: + IC(0.401 ns) + CELL(0.370 ns) = 6.376 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 7.379 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 5 REG LCFF_X22_Y6_N27 1 " "Info: 5: + IC(0.337 ns) + CELL(0.666 ns) = 7.379 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 49.75 % ) " "Info: Total cell delay = 3.671 ns ( 49.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.708 ns ( 50.25 % ) " "Info: Total interconnect delay = 3.708 ns ( 50.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.379 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.379 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 5.323ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.379 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.379 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X22_Y6_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N27; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.616 ns) 1.692 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X21_Y6_N16 1 " "Info: 2: + IC(1.076 ns) + CELL(0.616 ns) = 1.692 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X21_Y6_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 40.22 % ) " "Info: Total cell delay = 0.724 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 59.78 % ) " "Info: Total interconnect delay = 1.076 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 5.323ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.379 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.379 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.076ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 uIR4 uIR17 8.595 ns register " "Info: tsu for register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9\" (data pin = \"uIR4\", clock pin = \"uIR17\") is 8.595 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.960 ns + Longest pin register " "Info: + Longest pin to register delay is 16.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 PIN PIN_95 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 4; PIN Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 2328 448 616 2344 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.894 ns) + CELL(0.206 ns) 8.084 ns inst5 2 COMB LCCOMB_X21_Y8_N8 9 " "Info: 2: + IC(6.894 ns) + CELL(0.206 ns) = 8.084 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 9; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { uIR4 inst5 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 2240 600 648 2304 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.887 ns) + CELL(0.650 ns) 11.621 ns My_ALU:ALU\|74181:inst\|45~9 3 COMB LCCOMB_X23_Y8_N22 2 " "Info: 3: + IC(2.887 ns) + CELL(0.650 ns) = 11.621 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst\|45~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { inst5 My_ALU:ALU|74181:inst|45~9 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.202 ns) 12.200 ns My_ALU:ALU\|74181:inst\|48~497 4 COMB LCCOMB_X23_Y8_N16 2 " "Info: 4: + IC(0.377 ns) + CELL(0.202 ns) = 12.200 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst\|48~497'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 13.258 ns My_ALU:ALU\|74182:inst4\|31~128 5 COMB LCCOMB_X23_Y8_N10 2 " "Info: 5: + IC(0.407 ns) + CELL(0.651 ns) = 13.258 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 13.837 ns My_ALU:ALU\|74182:inst4\|31~129 6 COMB LCCOMB_X23_Y8_N30 3 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 13.837 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 3; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.206 ns) 14.665 ns My_ALU:ALU\|74181:inst1\|74~83 7 COMB LCCOMB_X22_Y8_N6 2 " "Info: 7: + IC(0.622 ns) + CELL(0.206 ns) = 14.665 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 15.975 ns My_ALU:ALU\|74181:inst1\|82 8 COMB LCCOMB_X22_Y7_N16 2 " "Info: 8: + IC(1.104 ns) + CELL(0.206 ns) = 15.975 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.206 ns) 16.852 ns My_8_bit_shifter:SHIFTER\|inst29~10 9 COMB LCCOMB_X22_Y7_N18 1 " "Info: 9: + IC(0.671 ns) + CELL(0.206 ns) = 16.852 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst29~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_shifter.bdf" { { 632 912 976 680 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.960 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 10 REG LCFF_X22_Y7_N19 8 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 16.960 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.625 ns ( 21.37 % ) " "Info: Total cell delay = 3.625 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.335 ns ( 78.63 % ) " "Info: Total interconnect delay = 13.335 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { uIR4 inst5 My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { uIR4 {} uIR4~combout {} inst5 {} My_ALU:ALU|74181:inst|45~9 {} My_ALU:ALU|74181:inst|48~497 {} My_ALU:ALU|74182:inst4|31~128 {} My_ALU:ALU|74182:inst4|31~129 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 6.894ns 2.887ns 0.377ns 0.407ns 0.373ns 0.622ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.650ns 0.202ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 8.325 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR17\" to destination register is 8.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.202 ns) 3.837 ns inst26 2 COMB LCCOMB_X22_Y6_N18 1 " "Info: 2: + IC(2.650 ns) + CELL(0.202 ns) = 3.837 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { uIR17 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(0.000 ns) 6.761 ns inst26~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.924 ns) + CELL(0.000 ns) = 6.761 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 8.325 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9 4 REG LCFF_X22_Y7_N19 8 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 8.325 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 22.26 % ) " "Info: Total cell delay = 1.853 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.472 ns ( 77.74 % ) " "Info: Total interconnect delay = 6.472 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { uIR4 inst5 My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst29~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { uIR4 {} uIR4~combout {} inst5 {} My_ALU:ALU|74181:inst|45~9 {} My_ALU:ALU|74181:inst|48~497 {} My_ALU:ALU|74182:inst4|31~128 {} My_ALU:ALU|74182:inst4|31~129 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst29~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 6.894ns 2.887ns 0.377ns 0.407ns 0.373ns 0.622ns 1.104ns 0.671ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.650ns 0.202ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.325 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.325 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst9 {} } { 0.000ns 0.000ns 2.650ns 2.924ns 0.898ns } { 0.000ns 0.985ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "start YB5 My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10 20.943 ns register " "Info: tco from clock \"start\" to destination pin \"YB5\" through register \"My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10\" is 20.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 12.539 ns + Longest register " "Info: + Longest clock path from clock \"start\" to source register is 12.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 6.376 ns inst43 4 COMB LCCOMB_X22_Y6_N20 8 " "Info: 4: + IC(0.401 ns) + CELL(0.370 ns) = 6.376 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.970 ns) 7.683 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 5 REG LCFF_X22_Y6_N25 15 " "Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 7.683 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.614 ns) 8.785 ns inst 6 COMB LCCOMB_X22_Y6_N6 1 " "Info: 6: + IC(0.488 ns) + CELL(0.614 ns) = 8.785 ns; Loc. = LCCOMB_X22_Y6_N6; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.000 ns) 10.966 ns inst~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(2.181 ns) + CELL(0.000 ns) = 10.966 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { inst inst~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.539 ns My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10 8 REG LCFF_X24_Y6_N13 2 " "Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 12.539 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 456 320 384 536 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.255 ns ( 41.91 % ) " "Info: Total cell delay = 5.255 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.284 ns ( 58.09 % ) " "Info: Total interconnect delay = 7.284 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.539 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst inst~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.539 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst {} inst~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns 0.488ns 2.181ns 0.907ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 456 320 384 536 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest register pin " "Info: + Longest register to pin delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10 1 REG LCFF_X24_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R3\|My_4_bit_register:inst\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_4_bit_register.bdf" { { 456 320 384 536 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.206 ns) 1.712 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst34~90 2 COMB LCCOMB_X22_Y8_N10 1 " "Info: 2: + IC(1.506 ns) + CELL(0.206 ns) = 1.712 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 1; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst34~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 408 1136 1200 456 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.650 ns) 2.753 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst34~91 3 COMB LCCOMB_X22_Y8_N12 2 " "Info: 3: + IC(0.391 ns) + CELL(0.650 ns) = 2.753 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst34~91'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_8_bit_double_plexer.bdf" { { 408 1136 1200 456 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(3.266 ns) 8.100 ns YB5 4 PIN PIN_87 0 " "Info: 4: + IC(2.081 ns) + CELL(3.266 ns) = 8.100 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'YB5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 YB5 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 592 2336 2512 608 "YB5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.122 ns ( 50.89 % ) " "Info: Total cell delay = 4.122 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.978 ns ( 49.11 % ) " "Info: Total interconnect delay = 3.978 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 YB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 {} YB5 {} } { 0.000ns 1.506ns 0.391ns 2.081ns } { 0.000ns 0.206ns 0.650ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.539 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst inst~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.539 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst {} inst~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 0.401ns 0.337ns 0.488ns 2.181ns 0.907ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.370ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 YB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R3|My_4_bit_register:inst|inst10 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~90 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst34~91 {} YB5 {} } { 0.000ns 1.506ns 0.391ns 2.081ns } { 0.000ns 0.206ns 0.650ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR2 RDY 12.263 ns Longest " "Info: Longest tpd from source pin \"uIR2\" to destination pin \"RDY\" is 12.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 PIN PIN_92 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 10; PIN Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3664 3944 4112 3680 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.003 ns) + CELL(3.296 ns) 12.263 ns RDY 2 PIN PIN_63 0 " "Info: 2: + IC(8.003 ns) + CELL(3.296 ns) = 12.263 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'RDY'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.299 ns" { uIR2 RDY } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3664 4312 4488 3680 "RDY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.260 ns ( 34.74 % ) " "Info: Total cell delay = 4.260 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.003 ns ( 65.26 % ) " "Info: Total interconnect delay = 8.003 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.263 ns" { uIR2 RDY } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.263 ns" { uIR2 {} uIR2~combout {} RDY {} } { 0.000ns 0.000ns 8.003ns } { 0.000ns 0.964ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "My_uPC:uPC\|74161:inst\|f74161:sub\|9 uIR8 start 3.668 ns register " "Info: th for register \"My_uPC:uPC\|74161:inst\|f74161:sub\|9\" (data pin = \"uIR8\", clock pin = \"start\") is 3.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.594 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns start 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.970 ns) 3.753 ns My_Starter:inst27\|inst 2 REG LCFF_X22_Y2_N9 1 " "Info: 2: + IC(1.768 ns) + CELL(0.970 ns) = 3.753 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.650 ns) 5.605 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X22_Y6_N8 16 " "Info: 3: + IC(1.202 ns) + CELL(0.650 ns) = 5.605 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.666 ns) 11.594 ns My_uPC:uPC\|74161:inst\|f74161:sub\|9 4 REG LCFF_X21_Y6_N1 5 " "Info: 4: + IC(5.323 ns) + CELL(0.666 ns) = 11.594 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 5; REG Node = 'My_uPC:uPC\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.301 ns ( 28.47 % ) " "Info: Total cell delay = 3.301 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.293 ns ( 71.53 % ) " "Info: Total interconnect delay = 8.293 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 5.323ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.232 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 PIN PIN_101 10 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 10; PIN Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "C:/Users/dell/Desktop/My_Extended_Level_Two_Overall_Design_5_5_SUM_1/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -1240 -64 104 -1224 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.938 ns) + CELL(0.202 ns) 8.124 ns My_uPC:uPC\|74161:inst\|f74161:sub\|77 2 COMB LCCOMB_X21_Y6_N0 1 " "Info: 2: + IC(6.938 ns) + CELL(0.202 ns) = 8.124 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst\|f74161:sub\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { uIR8 My_uPC:uPC|74161:inst|f74161:sub|77 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 152 432 496 192 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.232 ns My_uPC:uPC\|74161:inst\|f74161:sub\|9 3 REG LCFF_X21_Y6_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.232 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 5; REG Node = 'My_uPC:uPC\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst|f74161:sub|77 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.294 ns ( 15.72 % ) " "Info: Total cell delay = 1.294 ns ( 15.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.938 ns ( 84.28 % ) " "Info: Total interconnect delay = 6.938 ns ( 84.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.232 ns" { uIR8 My_uPC:uPC|74161:inst|f74161:sub|77 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.232 ns" { uIR8 {} uIR8~combout {} My_uPC:uPC|74161:inst|f74161:sub|77 {} My_uPC:uPC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 6.938ns 0.000ns } { 0.000ns 0.984ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.768ns 1.202ns 5.323ns } { 0.000ns 1.015ns 0.970ns 0.650ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.232 ns" { uIR8 My_uPC:uPC|74161:inst|f74161:sub|77 My_uPC:uPC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.232 ns" { uIR8 {} uIR8~combout {} My_uPC:uPC|74161:inst|f74161:sub|77 {} My_uPC:uPC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 6.938ns 0.000ns } { 0.000ns 0.984ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 20:10:17 2023 " "Info: Processing ended: Sun May 07 20:10:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Info: Quartus II Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
