## All the Files used in Part 1 of this project are present here

The SystemVerilog files include the design and the two testbenches used to verify the functionality while the compile_dc.tcl file is the Tcl script used for synthesis using Synopsys Design Compiler.

The files have been commented well enough for anyone to get a gist of whats happening
