#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 15 16:22:03 2019
# Process ID: 3365
# Current directory: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj
# Command line: vivado ./VC709_Gen3x4If128.xpr
# Log file: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/vivado.log
# Journal file: /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./VC709_Gen3x4If128.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/pcie4_uscale_plus_0.xcix
export_ip_user_files -of_objects  [get_files  /home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci] -lib_map_path [list {modelsim=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/modelsim} {questa=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/questa} {ies=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/ies} {xcelium=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/xcelium} {vcs=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/vcs} {riviera=/home/centos/daniel/riffa/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
