module wideexpr_00147(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s3;
  assign y1 = s1;
  assign y2 = -((ctrl[6]?(ctrl[6]?4'sb0001:((ctrl[7]?{2{((s2)^(6'sb001100))|(s6)}}:(s4)>=(((6'sb100001)|(3'sb000))>>((ctrl[7]?s2:s1)))))&(((ctrl[3]?u6:+({s2,4'sb0010,s5,u2})))>>>($signed(3'sb010)))):(ctrl[2]?{4{(ctrl[0]?$signed(|(s7)):6'sb100000)}}:((s4)!=(+($signed(-(s1)))))^((($unsigned((u7)<<<(s7)))^~(~^((6'b110011)+(s7))))>>($signed($signed(&(s5))))))));
  assign y3 = 2'sb11;
  assign y4 = +((ctrl[3]?(u5)<<((+(((s7)>>(1'sb0))^(((1'sb1)<<<(5'sb01100))^($signed(5'sb01011)))))&(s4)):-($signed({1{+((ctrl[0]?s5:5'sb01000))}}))));
  assign y5 = (1'sb0)^~(+((+((3'sb010)|(s3)))+(s5)));
  assign y6 = $signed(s3);
  assign y7 = ({($signed((ctrl[6]?$unsigned(s4):{3{(((s7)&(s1))+((ctrl[4]?4'sb0110:1'sb1)))>>(({3{4'sb0010}})^~(|(s6)))}})))>=($signed(+(s4))),+(3'sb100),4'sb0000,3'b100})>>>(((s4)^((s2)^~(-(+($signed(($signed(s7))-((s3)>>>(u1))))))))<(s5));
endmodule
