-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.29
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal filling : integer range 0 to 100;
  component a
    port (

          filling : in integer
         );
  end component;

  component b
    port (

          filling : out integer range 0 to 100
         );
  end component;


begin
  a_0 : a
    port map (
      filling => filling);
  b_0 : b
    port map (
      filling => filling);

end rtl;
