Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Shift_Add_3_algorithm.v" in library work
Compiling verilog file "Withdraw.v" in library work
Module <Shift_Add3_algorithm> compiled
Compiling verilog file "SlowClock_100Hz.v" in library work
Module <Withdraw> compiled
Compiling verilog file "four_one_mux.v" in library work
Module <SlowClock_100Hz> compiled
Compiling verilog file "eight_bit_counter.v" in library work
Module <four_to_one_Mux> compiled
Compiling verilog file "Deposit.v" in library work
Module <eight_bit_counter> compiled
Compiling verilog file "Decoder.v" in library work
Module <Deposit> compiled
Compiling verilog file "debounce.v" in library work
Module <Decoder> compiled
Compiling verilog file "counter.v" in library work
Module <debounce> compiled
Compiling verilog file "Binary_BCD_Converter.v" in library work
Module <counter> compiled
Compiling verilog file "BCD_Seven_Segment.v" in library work
Module <Binary_BCD_Converter> compiled
Compiling verilog file "ATM.v" in library work
Module <BCD_Seven_Segment> compiled
Compiling verilog file "Top_Module.v" in library work
Module <ATM> compiled
Module <Top_Module> compiled
No errors in compilation
Analysis of file <"Top_Module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top_Module> in library <work> with parameters.
	zero = "0000"

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <Binary_BCD_Converter> in library <work>.

Analyzing hierarchy for module <four_to_one_Mux> in library <work>.

Analyzing hierarchy for module <SlowClock_100Hz> in library <work>.

Analyzing hierarchy for module <eight_bit_counter> in library <work>.

Analyzing hierarchy for module <Decoder> in library <work>.

Analyzing hierarchy for module <BCD_Seven_Segment> in library <work>.

Analyzing hierarchy for module <Deposit> in library <work> with parameters.
	FLAG = "00000000000000000000000000000001"
	S00 = "00000000000000000000000000000000"

Analyzing hierarchy for module <Withdraw> in library <work> with parameters.
	FLAG = "00000000000000000000000000000001"
	S00 = "00000000000000000000000000000000"

Analyzing hierarchy for module <counter> in library <work>.

Analyzing hierarchy for module <ATM> in library <work>.

Analyzing hierarchy for module <Shift_Add3_algorithm> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top_Module>.
	zero = 4'b0000
Module <Top_Module> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <Binary_BCD_Converter> in library <work>.
Module <Binary_BCD_Converter> is correct for synthesis.
 
Analyzing module <Shift_Add3_algorithm> in library <work>.
Module <Shift_Add3_algorithm> is correct for synthesis.
 
Analyzing module <four_to_one_Mux> in library <work>.
Module <four_to_one_Mux> is correct for synthesis.
 
Analyzing module <SlowClock_100Hz> in library <work>.
Module <SlowClock_100Hz> is correct for synthesis.
 
Analyzing module <eight_bit_counter> in library <work>.
Module <eight_bit_counter> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 
Analyzing module <BCD_Seven_Segment> in library <work>.
Module <BCD_Seven_Segment> is correct for synthesis.
 
Analyzing module <Deposit> in library <work>.
	FLAG = 32'sb00000000000000000000000000000001
	S00 = 32'sb00000000000000000000000000000000
Module <Deposit> is correct for synthesis.
 
Analyzing module <Withdraw> in library <work>.
	FLAG = 32'sb00000000000000000000000000000001
	S00 = 32'sb00000000000000000000000000000000
Module <Withdraw> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
Module <counter> is correct for synthesis.
 
Analyzing module <ATM> in library <work>.
Module <ATM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 12-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 12.
    Found 1-bit register for signal <new_press>.
    Found 1-bit register for signal <now_stable>.
    Found 1-bit register for signal <stable>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <four_to_one_Mux>.
    Related source file is "four_one_mux.v".
    Found 4-bit 4-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <four_to_one_Mux> synthesized.


Synthesizing Unit <SlowClock_100Hz>.
    Related source file is "SlowClock_100Hz.v".
    Found 1-bit register for signal <clk_out>.
    Found 21-bit up counter for signal <period_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SlowClock_100Hz> synthesized.


Synthesizing Unit <eight_bit_counter>.
    Related source file is "eight_bit_counter.v".
    Found 8-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <eight_bit_counter> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "Decoder.v".
    Found 4x4-bit ROM for signal <an>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <BCD_Seven_Segment>.
    Related source file is "BCD_Seven_Segment.v".
    Found 16x7-bit ROM for signal <disp>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD_Seven_Segment> synthesized.


Synthesizing Unit <Deposit>.
    Related source file is "Deposit.v".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Deposit> synthesized.


Synthesizing Unit <Withdraw>.
    Related source file is "Withdraw.v".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Withdraw> synthesized.


Synthesizing Unit <counter>.
    Related source file is "counter.v".
    Found 8-bit register for signal <current_count>.
    Found 8-bit adder for signal <current_count$add0000> created at line 22.
    Found 8-bit subtractor for signal <current_count$addsub0000> created at line 25.
    Found 8-bit comparator greater for signal <current_count$cmp_gt0000> created at line 22.
    Found 8-bit comparator lessequal for signal <current_count$cmp_le0000> created at line 24.
    Found 1-bit register for signal <set2>.
    Found 8-bit comparator less for signal <set2$cmp_lt0000> created at line 42.
    Found 1-bit register for signal <set3>.
    Found 8-bit comparator greater for signal <set3$cmp_gt0000> created at line 60.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <ATM>.
    Related source file is "ATM.v".
Unit <ATM> synthesized.


Synthesizing Unit <Shift_Add3_algorithm>.
    Related source file is "Shift_Add_3_algorithm.v".
    Found 16x4-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <Shift_Add3_algorithm> synthesized.


Synthesizing Unit <Binary_BCD_Converter>.
    Related source file is "Binary_BCD_Converter.v".
Unit <Binary_BCD_Converter> synthesized.


Synthesizing Unit <Top_Module>.
    Related source file is "Top_Module.v".
WARNING:Xst:646 - Signal <hundreds<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Top_Module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 12-bit up counter                                     : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 9
 8-bit register                                        : 1
# Comparators                                          : 4
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U9/current_state/FSM> on signal <current_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U8/current_state/FSM> on signal <current_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 9
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 12-bit up counter                                     : 2
 21-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 4
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U5/temp_2> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <U5/temp_3> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <U5/temp_4> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <U5/temp_5> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <U5/temp_6> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <U5/temp_7> of sequential type is unconnected in block <Top_Module>.

Optimizing unit <Top_Module> ...

Optimizing unit <debounce> ...

Optimizing unit <counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Module.ngr
Top Level Output File Name         : Top_Module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 336
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 45
#      LUT2                        : 44
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 66
#      LUT4_L                      : 8
#      MUXCY                       : 87
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 66
#      FD                          : 4
#      FDE                         : 4
#      FDR                         : 32
#      FDRE                        : 24
#      FDRS                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 9
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       96  out of   2448     3%  
 Number of Slice Flip Flops:             66  out of   4896     1%  
 Number of 4 input LUTs:                182  out of   4896     3%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     92    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
U4/clk_out                         | NONE(U5/temp_0)        | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.883ns (Maximum Frequency: 112.575MHz)
   Minimum input arrival time before clock: 13.265ns
   Maximum output required time after clock: 13.594ns
   Maximum combinational path delay: 7.812ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.883ns (frequency: 112.575MHz)
  Total number of paths / destination ports: 2458 / 137
-------------------------------------------------------------------------
Delay:               8.883ns (Levels of Logic = 11)
  Source:            U10/current_count_1 (FF)
  Destination:       U10/set2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U10/current_count_1 to U10/set2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   0.961  U10/current_count_1 (U10/current_count_1)
     LUT2:I1->O            1   0.704   0.000  U10/Madd_current_count_add0000_lut<1> (U10/Madd_current_count_add0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U10/Madd_current_count_add0000_cy<1> (U10/Madd_current_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<2> (U10/Madd_current_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<3> (U10/Madd_current_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<4> (U10/Madd_current_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<5> (U10/Madd_current_count_add0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  U10/Madd_current_count_add0000_cy<6> (U10/Madd_current_count_add0000_cy<6>)
     XORCY:CI->O           3   0.804   0.610  U10/Madd_current_count_add0000_xor<7> (U10/current_count_add0000<7>)
     LUT2:I1->O            1   0.704   0.000  U10/Mcompar_current_count_cmp_gt0000_lut<7> (U10/Mcompar_current_count_cmp_gt0000_lut<7>)
     MUXCY:S->O            9   0.864   0.824  U10/Mcompar_current_count_cmp_gt0000_cy<7> (U10/Mcompar_current_count_cmp_gt0000_cy<7>)
     LUT4:I3->O            2   0.704   0.447  U10/set2_or00001 (U10/set2_or0000)
     FDRS:R                    0.911          U10/set3
    ----------------------------------------
    Total                      8.883ns (6.041ns logic, 2.842ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/clk_out'
  Clock period: 3.691ns (frequency: 270.929MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.691ns (Levels of Logic = 3)
  Source:            U5/temp_0 (FF)
  Destination:       U5/temp_1 (FF)
  Source Clock:      U4/clk_out rising
  Destination Clock: U4/clk_out rising

  Data Path: U5/temp_0 to U5/temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  U5/temp_0 (U5/temp_0)
     INV:I->O              1   0.704   0.000  U5/Mcount_temp_lut<0>_INV_0 (U5/Mcount_temp_lut<0>)
     MUXCY:S->O            0   0.464   0.000  U5/Mcount_temp_cy<0> (U5/Mcount_temp_cy<0>)
     XORCY:CI->O           1   0.804   0.000  U5/Mcount_temp_xor<1> (Result<1>1)
     FD:D                      0.308          U5/temp_1
    ----------------------------------------
    Total                      3.691ns (2.871ns logic, 0.820ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4100 / 54
-------------------------------------------------------------------------
Offset:              13.265ns (Levels of Logic = 15)
  Source:            sw<0> (PAD)
  Destination:       U10/set2 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to U10/set2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  sw_0_IBUF (sw_0_IBUF)
     LUT3:I0->O            1   0.704   0.424  U11/bill_amount_cmp_eq0002_SW0 (N9)
     LUT4:I3->O            4   0.704   0.591  U11/bill_amount_cmp_eq0002 (amount<3>)
     LUT4:I3->O            3   0.704   0.706  U11/bill_amount<1> (amount<1>)
     LUT2:I0->O            1   0.704   0.000  U10/Madd_current_count_add0000_lut<1> (U10/Madd_current_count_add0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  U10/Madd_current_count_add0000_cy<1> (U10/Madd_current_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<2> (U10/Madd_current_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<3> (U10/Madd_current_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<4> (U10/Madd_current_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U10/Madd_current_count_add0000_cy<5> (U10/Madd_current_count_add0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  U10/Madd_current_count_add0000_cy<6> (U10/Madd_current_count_add0000_cy<6>)
     XORCY:CI->O           3   0.804   0.610  U10/Madd_current_count_add0000_xor<7> (U10/current_count_add0000<7>)
     LUT2:I1->O            1   0.704   0.000  U10/Mcompar_current_count_cmp_gt0000_lut<7> (U10/Mcompar_current_count_cmp_gt0000_lut<7>)
     MUXCY:S->O            9   0.864   0.824  U10/Mcompar_current_count_cmp_gt0000_cy<7> (U10/Mcompar_current_count_cmp_gt0000_cy<7>)
     LUT4:I3->O            2   0.704   0.447  U10/set2_or00001 (U10/set2_or0000)
     FDRS:R                    0.911          U10/set3
    ----------------------------------------
    Total                     13.265ns (8.780ns logic, 4.485ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/clk_out'
  Total number of paths / destination ports: 76 / 10
-------------------------------------------------------------------------
Offset:              8.632ns (Levels of Logic = 4)
  Source:            U5/temp_1 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      U4/clk_out rising

  Data Path: U5/temp_1 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  U5/temp_1 (U5/temp_1)
     MUXF5:S->O            1   0.739   0.499  U3/Mmux_Y4181_SW0 (N37)
     LUT4:I1->O            7   0.704   0.883  U3/Mmux_Y4181 (mux_out<1>)
     LUT4:I0->O            1   0.704   0.420  U7/Mrom_disp41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      8.632ns (6.010ns logic, 2.622ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5217 / 9
-------------------------------------------------------------------------
Offset:              13.594ns (Levels of Logic = 8)
  Source:            U10/current_count_4 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      clk rising

  Data Path: U10/current_count_4 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.591   1.108  U10/current_count_4 (U10/current_count_4)
     LUT4:I0->O            5   0.704   0.808  U2/U1/Mrom_out12 (U2/U1/Mrom_out)
     LUT4:I0->O            3   0.704   0.706  U2/U2/Mrom_out1 (U2/U2/Mrom_out)
     LUT4:I0->O            4   0.704   0.762  U2/U3/Mrom_out1 (U2/U3/Mrom_out)
     LUT4:I0->O            1   0.704   0.000  U3/Mmux_Y4181_SW0_F (N51)
     MUXF5:I0->O           1   0.321   0.499  U3/Mmux_Y4181_SW0 (N37)
     LUT4:I1->O            7   0.704   0.883  U3/Mmux_Y4181 (mux_out<1>)
     LUT4:I0->O            1   0.704   0.420  U7/Mrom_disp41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     13.594ns (8.408ns logic, 5.186ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Delay:               7.812ns (Levels of Logic = 4)
  Source:            sw<3> (PAD)
  Destination:       LED<0> (PAD)

  Data Path: sw<3> to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  sw_3_IBUF (sw_3_IBUF)
     LUT4:I0->O            1   0.704   0.499  U11/active_SW1 (N1)
     LUT4:I1->O            1   0.704   0.420  U11/active (LED_0_OBUF)
     OBUF:I->O                 3.272          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      7.812ns (5.898ns logic, 1.914ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.12 secs
 
--> 


Total memory usage is 519004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

