// write original triangle data into triangle list
// here we write a cube into the list
// WI:               integer width
// WF:               decimal width
// load_obj:         load obj enable signal, high when start
// list_w:           write enable signal for triangle lists
// load_done:        high when load is done
// orig_triangle_in: packed orignal triangle data in 3D space
//                   [2:0]       --- 3 vertexes
//                   [2:0]       --- x,y,z coordinates of vertex in 3D space
//                   [WI+WF-1:0] --- WI+WF bits one coordinate
module list_writer #(
                    parameter WI = 8,
                    parameter WF = 8
)
(
                    input Clk, Reset,
                    input load_obj,
                    output logic list_w, load_done,
                    output logic [2:0][2:0][WI+WF-1:0] orig_triangle_in
);

    // 14 states
    // Wait:  wait to write
    // W1-12: Write 1-12 triangles into list
    // Done:  Done
    enum logic [3:0] {Wait, W1, W2, W3, W4, W5, W6, W7, W8, W9, W10, W11, W12, Done} curr_state, next_state;

    logic [2:0][2:0][WI+WF-1:0] orig_triangle, new_orig_triangle;
    logic [2:0][WI+WF-1:0]      P1, P2, P3, P4, P5, P6, P7, P8;

    // vertexes for unit cube for 16 bits data (8 integer/8 decimal)
    // assign P1 = 48'h000000000000;
    // assign P2 = 48'h000000000100;
    // assign P3 = 48'h000001000000;
    // assign P4 = 48'h000001000100;
    // assign P5 = 48'h010000000000;
    // assign P6 = 48'h010000000100;
    // assign P7 = 48'h010001000000;
    // assign P8 = 48'h010001000100;

    // vertexes for unit cube for 24 bits data (16 integer/8 decimal)
    // assign P1 = 72'h000000000000000000;
    // assign P2 = 72'h000000000000000100;
    // assign P3 = 72'h000000000100000000;
    // assign P4 = 72'h000000000100000100;
    // assign P5 = 72'h000100000000000000;
    // assign P6 = 72'h000100000000000100;
    // assign P7 = 72'h000100000100000000;
    // assign P8 = 72'h000100000100000100;

    // vertexes for unit cube for 28 bits data (20 integer/8 decimal)
    // assign P1 = 84'h000000000000000000000;
    // assign P2 = 84'h000000000000000000100;
    // assign P3 = 84'h000000000001000000000;
    // assign P4 = 84'h000000000001000000100;
    // assign P5 = 84'h000010000000000000000;
    // assign P6 = 84'h000010000000000000100;
    // assign P7 = 84'h000010000001000000000;
    // assign P8 = 84'h000010000001000000100;

    // vertexes for cube [-1, 1]^3 for 16 bits data (8 integer/8 decimal)
    /*assign P1 = 48'hff0000000100;
    assign P2 = 48'h010000000100;
    assign P3 = 48'h00000000ff00;*/
	
	/*assign P1 = 48'h0000ff00fe00;
    assign P2 = 48'h0000ff00ff00;
    assign P3 = 48'h00000100ff00;
    assign P4 = 48'h0000ff000100;
    assign P5 = 48'h0000ff001000;
    assign P6 = 48'h000001000100;*/


	/*
		0 -1  1
	    0  1  0
	    0 -1 -1
	*/
	/*assign P1 = 48'h0000ff000100;   
    assign P2 = 48'h000001000000;   
    assign P3 = 48'h0000ff00ff00; */

	/*assign P1 = 48'h0000ff800080;   
    assign P2 = 48'h000000800000;   
    assign P3 = 48'h0000ff80ff80; 0.5*/
	/*Z< Y^ X.*/
	
	/*assign P1 = 48'h000001000100;   
    assign P2 = 48'h0000ff000000;   
    assign P3 = 48'h0000ff000200;
	assign P4 = 48'h00000100ff00;   
    assign P5 = 48'h0000ff000000;   
    assign P6 = 48'h0000ff00fe00;*/
	
	assign P1 = 48'h000001000000;   
    assign P2 = 48'h0100ff000100;   
    assign P3 = 48'h0100ff00ff00;
	assign P4 = 48'hff00ff000000;

    always_ff @(posedge Clk)
    begin
        if (Reset)
        begin
            curr_state <= Wait;
            orig_triangle <= 0;
        end
        else
        begin
            curr_state <= next_state;
            orig_triangle <= new_orig_triangle;
        end
    end

    always_comb
    begin
        next_state = curr_state;
        list_w = 1'b0;
        load_done = 1'b0;
        new_orig_triangle = orig_triangle;
        orig_triangle_in = orig_triangle;
        
        unique case (curr_state)
        Wait:
        begin
            if(load_obj)
                next_state = W1;
        end
        W1:
        begin
            next_state = W2;
        end
        W2:
        begin
            next_state = W3;
        end
        W3:
        begin
            next_state = W4;
		end
		W4:
        begin
            next_state = W5;
		end
		W5:
        begin
            next_state = Done;
        end
        
        Done:
        begin
        end
        endcase

        case (curr_state)
        Wait:
		begin
            new_orig_triangle = {P1, P2, P3};
        end
        W1:
        begin
            list_w = 1'b1;
            new_orig_triangle = {P1, P4, P2};
        end
        W2:
        begin
            list_w = 1'b1;
            new_orig_triangle = {P1, P3, P4};
        end
        W3:
        begin
            list_w = 1'b1;
            new_orig_triangle = {P4, P3, P2};
        end
		W4:
        begin
            list_w = 1'b1;
            new_orig_triangle = {P2, P3, P4};
        end
        W5:
        begin
            list_w = 1'b1;
        end
        Done:
        begin
            load_done = 1'b1;
        end
        endcase
    end

endmodule