#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 16 22:02:45 2017
# Process ID: 5048
# Current directory: C:/Users/Raynara Lima/Documents/Capitulo 5/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5080 C:\Users\Raynara Lima\Documents\Capitulo 5\CPU\CPU.xpr
# Log file: C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/vivado.log
# Journal file: C:/Users/Raynara Lima/Documents/Capitulo 5/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/ViINFO: [IP_Flow 19-2313open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 704.918 ; gain = 118.270
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 755.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.mux2_16 [mux2_16_default]
Compiling architecture behavioral of entity work.Resister [resister_default]
Compiling architecture behavioral of entity work.ula [ula_default]
Compiling architecture behavioral of entity work.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.st_cpu
Built simulation snapshot st_CPU_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 19:48:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 755.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_CPU_behav -key {Behavioral:sim_1:Functional:st_CPU} -tclbatch {st_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 766.910 ; gain = 11.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 15 [C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 15 elements ; formal output expects 16 [C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1150] not all partial formals of output have actual [C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd:107]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1150] not all partial formals of output have actual [C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd:107]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 15 elements ; formal output expects 16 [C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 15 [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit st_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'st_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj st_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/mux2_16/mux2_16.srcs/sources_1/new/mux2_16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity mux2_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/Register/Resister.srcs/sources_1/new/Resister.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Resister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.srcs/sim_1/new/st_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9ec1c10dc7ab4b3caabc5d310877014e --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot st_CPU_behav xil_defaultlib.st_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.mux2_16 [mux2_16_default]
Compiling architecture behavioral of entity work.Resister [resister_default]
Compiling architecture behavioral of entity work.ula [ula_default]
Compiling architecture behavioral of entity work.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.st_cpu
Built simulation snapshot st_CPU_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 21:11:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 5/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "st_CPU_behav -key {Behavioral:sim_1:Functional:st_CPU} -tclbatch {st_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source st_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'st_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 813.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 16 21:18:43 2017...
