{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\*\expandedcolortbl;;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\pardirnatural\partightenfactor0

\f0\fs24 \cf0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/619.lbm_s-2677B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000004 cycles: 2599112 heartbeat IPC: 3.84747 cumulative IPC: 3.84747 (Simulation time: 0 hr 0 min 42 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 5191281 heartbeat IPC: 3.85777 cumulative IPC: 3.85261 (Simulation time: 0 hr 1 min 26 sec) \
\
Warmup complete CPU 0 instructions: 25000001 cycles: 6487602 (Simulation time: 0 hr 1 min 49 sec) \
\
Heartbeat CPU 0 instructions: 30000002 cycles: 29876288 heartbeat IPC: 0.405104 cumulative IPC: 0.213779 (Simulation time: 0 hr 4 min 51 sec) \
Heartbeat CPU 0 instructions: 40000000 cycles: 76437012 heartbeat IPC: 0.214773 cumulative IPC: 0.214441 (Simulation time: 0 hr 9 min 57 sec) \
Heartbeat CPU 0 instructions: 50000001 cycles: 124080211 heartbeat IPC: 0.209894 cumulative IPC: 0.212598 (Simulation time: 0 hr 14 min 30 sec) \
Finished CPU 0 instructions: 25000000 cycles: 117592609 cumulative IPC: 0.212598 (Simulation time: 0 hr 14 min 30 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.212598 instructions: 25000000 cycles: 117592609\
cpu0_DTLB TOTAL     ACCESS:    4486162  HIT:    4452115  MISS:      34047\
cpu0_DTLB LOAD      ACCESS:    2000415  HIT:    1995794  MISS:       4621\
cpu0_DTLB RFO       ACCESS:    2485747  HIT:    2456321  MISS:      29426\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 489.374 cycles\
cpu0_ITLB TOTAL     ACCESS:     473058  HIT:     473058  MISS:          0\
cpu0_ITLB LOAD      ACCESS:     473058  HIT:     473058  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:     539277  HIT:     539277  MISS:          0\
cpu0_L1I LOAD      ACCESS:     539277  HIT:     539277  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476\
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621\
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 885.07 cycles\
cpu0_L1D TOTAL     ACCESS:    5842530  HIT:    3891955  MISS:    1950575\
cpu0_L1D LOAD      ACCESS:    1412918  HIT:    1117367  MISS:     295551\
cpu0_L1D RFO       ACCESS:    4412051  HIT:    2757036  MISS:    1655015\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:      17561  HIT:      17552  MISS:          9\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 817.755 cycles\
cpu0_L2C TOTAL     ACCESS:    3712386  HIT:    2478822  MISS:    1233564\
cpu0_L2C LOAD      ACCESS:     295549  HIT:      79135  MISS:     216414\
cpu0_L2C RFO       ACCESS:    1655005  HIT:     741407  MISS:     913598\
cpu0_L2C PREFETCH  ACCESS:     106776  HIT:       3290  MISS:     103486\
cpu0_L2C WRITEBACK ACCESS:    1655047  HIT:    1654990  MISS:         57\
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
cpu0_L2C PREFETCH  REQUESTED:     220392  ISSUED:     220265  USEFUL:      89220  USELESS:      23554\
cpu0_L2C AVERAGE MISS LATENCY: 1386.27 cycles\
LLC TOTAL     ACCESS:    2237036  HIT:    1009477  MISS:    1227559\
LLC LOAD      ACCESS:     207168  HIT:      63885  MISS:     143283\
LLC RFO       ACCESS:     913569  HIT:      27004  MISS:     886565\
LLC PREFETCH  ACCESS:     202821  HIT:       5165  MISS:     197656\
LLC WRITEBACK ACCESS:     913469  HIT:     913423  MISS:         46\
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 1527.71 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:      80565  ROW_BUFFER_MISS:    1146948\
 DBUS AVG_CONGESTED_CYCLE:    4.00001\
 WQ ROW_BUFFER_HIT:      16634  ROW_BUFFER_MISS:     870044  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 266.543\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 0.71772\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}