// +UVM_VERBOSITY=UVM_FULL 
// +ntb_random_seed_automatic
// +UVM_TESTNAME=base_test

//vcs -full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv
