<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../cpu_debug.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="../work/env1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_debug.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_debug.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu_debug.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_debug.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_debug.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu_debug.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_debug_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_cpu_debug_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_cpu_debug_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_cpu_debug_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1452032106" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1452032106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452038125" xil_pn:in_ck="-4072137204319032176" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1452038125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../vhdl/alu.vhd"/>
      <outfile xil_pn:name="../../vhdl/alu_shifter.vhd"/>
      <outfile xil_pn:name="../../vhdl/block_ram.vhd"/>
      <outfile xil_pn:name="../../vhdl/block_rom.vhd"/>
      <outfile xil_pn:name="../../vhdl/cpu_constants.vhd"/>
      <outfile xil_pn:name="../../vhdl/cpu_debug.vhd"/>
      <outfile xil_pn:name="../../vhdl/env1_globals.vhd"/>
      <outfile xil_pn:name="../../vhdl/mmio_mux.vhd"/>
      <outfile xil_pn:name="../../vhdl/qnice_cpu.vhd"/>
      <outfile xil_pn:name="../../vhdl/register_file.vhd"/>
      <outfile xil_pn:name="../../vhdl/sytargetcnt.vhd"/>
      <outfile xil_pn:name="../../vhdl/test_env1.vhd"/>
      <outfile xil_pn:name="../../vhdl/til_display.vhd"/>
      <outfile xil_pn:name="../../vhdl/tristate_buffer.vhd"/>
      <outfile xil_pn:name="../drive_7digits.vhd"/>
      <outfile xil_pn:name="../nibble_to_cathode.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1452037890" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1729543661864877699" xil_pn:start_ts="1452037890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452037890" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-486864324810381087" xil_pn:start_ts="1452037890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452028105" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4396670980143179223" xil_pn:start_ts="1452028105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452038125" xil_pn:in_ck="-4072137204319032176" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1452038125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../vhdl/alu.vhd"/>
      <outfile xil_pn:name="../../vhdl/alu_shifter.vhd"/>
      <outfile xil_pn:name="../../vhdl/block_ram.vhd"/>
      <outfile xil_pn:name="../../vhdl/block_rom.vhd"/>
      <outfile xil_pn:name="../../vhdl/cpu_constants.vhd"/>
      <outfile xil_pn:name="../../vhdl/cpu_debug.vhd"/>
      <outfile xil_pn:name="../../vhdl/env1_globals.vhd"/>
      <outfile xil_pn:name="../../vhdl/mmio_mux.vhd"/>
      <outfile xil_pn:name="../../vhdl/qnice_cpu.vhd"/>
      <outfile xil_pn:name="../../vhdl/register_file.vhd"/>
      <outfile xil_pn:name="../../vhdl/sytargetcnt.vhd"/>
      <outfile xil_pn:name="../../vhdl/test_env1.vhd"/>
      <outfile xil_pn:name="../../vhdl/til_display.vhd"/>
      <outfile xil_pn:name="../../vhdl/tristate_buffer.vhd"/>
      <outfile xil_pn:name="../drive_7digits.vhd"/>
      <outfile xil_pn:name="../nibble_to_cathode.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1452038130" xil_pn:in_ck="-4072137204319032176" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6692515372321096694" xil_pn:start_ts="1452038125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_cpu_debug_beh.prj"/>
      <outfile xil_pn:name="test_cpu_debug_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1452038130" xil_pn:in_ck="2762706629211462487" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1244247786868507196" xil_pn:start_ts="1452038130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_cpu_debug_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2551408906280968703" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4396670980143179223" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8020714375492939299" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029715" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6912110893032122701" xil_pn:start_ts="1452029715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452029727" xil_pn:in_ck="1319355088856225311" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7598663212631069820" xil_pn:start_ts="1452029715">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu_debug.lso"/>
      <outfile xil_pn:name="cpu_debug.ngr"/>
      <outfile xil_pn:name="cpu_debug.prj"/>
      <outfile xil_pn:name="cpu_debug.syr"/>
      <outfile xil_pn:name="cpu_debug.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
