{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 08:39:35 2025 " "Info: Processing started: Fri Apr 11 08:39:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[23\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[23\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[22\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[22\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[21\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[21\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[20\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[20\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[19\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[19\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[18\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[18\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[17\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[17\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[16\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[16\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[15\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[15\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[14\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[14\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[13\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[13\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[12\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[12\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[11\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[11\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[10\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[10\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[9\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[9\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[8\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[8\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[7\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[7\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[6\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[6\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[5\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[5\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[4\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[4\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[3\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[3\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[2\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[2\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[1\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[1\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAL\[0\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAL\[0\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[23\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[23\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[22\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[22\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[21\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[21\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[20\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[20\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[19\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[19\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[18\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[18\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[17\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[17\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[15\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[15\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[14\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[14\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[13\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[13\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[12\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[12\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[11\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[11\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[10\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[10\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[9\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[9\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[8\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[8\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[7\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[7\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[6\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[6\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[5\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[5\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[4\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[4\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[3\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[3\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[2\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[2\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[1\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[1\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F16_I2S2Par_2x4Lanes:inst\|DATAR\[0\] " "Warning: Node \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[0\]\" is a latch" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLKi2 " "Info: Assuming node \"MCLKi2\" is an undefined clock" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 184 592 760 200 "MCLKi2" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLKi2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLKi " "Info: Assuming node \"MCLKi\" is an undefined clock" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 200 -16 152 216 "MCLKi" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLKi" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK8FS " "Info: Assuming node \"CLK8FS\" is an undefined clock" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 216 -16 152 232 "CLK8FS" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK8FS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LRCK " "Info: Assuming node \"LRCK\" is a latch enable. Will not compute fmax for this pin." {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 232 -16 152 248 "LRCK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F16_I2S2Par_2x4Lanes:inst\|LRCKd2 " "Info: Detected ripple clock \"F16_I2S2Par_2x4Lanes:inst\|LRCKd2\" as buffer" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F16_I2S2Par_2x4Lanes:inst\|LRCKd2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F16_I2S2Par_2x4Lanes:inst\|Synchpulse " "Info: Detected gated clock \"F16_I2S2Par_2x4Lanes:inst\|Synchpulse\" as buffer" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 31 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F16_I2S2Par_2x4Lanes:inst\|Synchpulse" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MCLKi2 register register F16_I2S2Par_2x4Lanes:inst\|LRCKd1 F16_I2S2Par_2x4Lanes:inst\|LRCKd2 304.04 MHz Internal " "Info: Clock \"MCLKi2\" Internal fmax is restricted to 304.04 MHz between source register \"F16_I2S2Par_2x4Lanes:inst\|LRCKd1\" and destination register \"F16_I2S2Par_2x4Lanes:inst\|LRCKd2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.766 ns + Longest register register " "Info: + Longest register to register delay is 0.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd1 1 REG LC_X14_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y3_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.175 ns) 0.766 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd2 2 REG LC_X14_Y3_N1 1 " "Info: 2: + IC(0.591 ns) + CELL(0.175 ns) = 0.766 ns; Loc. = LC_X14_Y3_N1; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 22.85 % ) " "Info: Total cell delay = 0.175 ns ( 22.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.591 ns ( 77.15 % ) " "Info: Total interconnect delay = 0.591 ns ( 77.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.766 ns" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } { 0.000ns 0.591ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLKi2 destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLKi2\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLKi2 1 CLK PIN_J13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 2; CLK Node = 'MCLKi2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLKi2 } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 184 592 760 200 "MCLKi2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd2 2 REG LC_X14_Y3_N1 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X14_Y3_N1; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLKi2 source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"MCLKi2\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLKi2 1 CLK PIN_J13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 2; CLK Node = 'MCLKi2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLKi2 } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 184 592 760 200 "MCLKi2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd1 2 REG LC_X14_Y3_N5 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X14_Y3_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.766 ns" { F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } { 0.000ns 0.591ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F16_I2S2Par_2x4Lanes:inst|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { F16_I2S2Par_2x4Lanes:inst|LRCKd2 {} } {  } {  } "" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 47 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MCLKi register register F15_Par2I2S_2x4LanesII:inst1\|LRCKd1 F15_Par2I2S_2x4LanesII:inst1\|LRCKd2 304.04 MHz Internal " "Info: Clock \"MCLKi\" Internal fmax is restricted to 304.04 MHz between source register \"F15_Par2I2S_2x4LanesII:inst1\|LRCKd1\" and destination register \"F15_Par2I2S_2x4LanesII:inst1\|LRCKd2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.773 ns + Longest register register " "Info: + Longest register to register delay is 0.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F15_Par2I2S_2x4LanesII:inst1\|LRCKd1 1 REG LC_X7_Y4_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N6; Fanout = 1; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.175 ns) 0.773 ns F15_Par2I2S_2x4LanesII:inst1\|LRCKd2 2 REG LC_X7_Y4_N0 1 " "Info: 2: + IC(0.598 ns) + CELL(0.175 ns) = 0.773 ns; Loc. = LC_X7_Y4_N0; Fanout = 1; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|LRCKd2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 22.64 % ) " "Info: Total cell delay = 0.175 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.598 ns ( 77.36 % ) " "Info: Total interconnect delay = 0.598 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.773 ns" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 {} F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } { 0.000ns 0.598ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLKi destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLKi\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLKi 1 CLK PIN_K6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 2; CLK Node = 'MCLKi'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLKi } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 200 -16 152 216 "MCLKi" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F15_Par2I2S_2x4LanesII:inst1\|LRCKd2 2 REG LC_X7_Y4_N0 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X7_Y4_N0; Fanout = 1; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|LRCKd2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLKi source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"MCLKi\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLKi 1 CLK PIN_K6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 2; CLK Node = 'MCLKi'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLKi } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 200 -16 152 216 "MCLKi" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F15_Par2I2S_2x4LanesII:inst1\|LRCKd1 2 REG LC_X7_Y4_N6 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X7_Y4_N6; Fanout = 1; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd1 } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd1 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd1 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.773 ns" { F15_Par2I2S_2x4LanesII:inst1|LRCKd1 {} F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } { 0.000ns 0.598ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLKi F15_Par2I2S_2x4LanesII:inst1|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLKi {} MCLKi~combout {} F15_Par2I2S_2x4LanesII:inst1|LRCKd1 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F15_Par2I2S_2x4LanesII:inst1|LRCKd2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { F15_Par2I2S_2x4LanesII:inst1|LRCKd2 {} } {  } {  } "" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 59 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK8FS register F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\] register F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\] 209.29 MHz 4.778 ns Internal " "Info: Clock \"CLK8FS\" has Internal fmax of 209.29 MHz between source register \"F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\]\" and destination register \"F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\]\" (period= 4.778 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.946 ns + Longest register register " "Info: + Longest register to register delay is 1.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\] 1 REG LC_X11_Y7_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N0; Fanout = 6; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.175 ns) 1.946 ns F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\] 2 REG LC_X10_Y9_N5 1 " "Info: 2: + IC(1.771 ns) + CELL(0.175 ns) = 1.946 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.99 % ) " "Info: Total cell delay = 0.175 ns ( 8.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 91.01 % ) " "Info: Total interconnect delay = 1.771 ns ( 91.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] {} F16_I2S2Par_2x4Lanes:inst|Lshift[20] {} } { 0.000ns 1.771ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK8FS destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK8FS\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLK8FS 1 CLK PIN_J6 99 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 99; CLK Node = 'CLK8FS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK8FS } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 216 -16 152 232 "CLK8FS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\] 2 REG LC_X10_Y9_N5 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|Lshift\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F16_I2S2Par_2x4Lanes:inst|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK8FS source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CLK8FS\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLK8FS 1 CLK PIN_J6 99 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 99; CLK Node = 'CLK8FS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK8FS } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 216 -16 152 232 "CLK8FS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\] 2 REG LC_X11_Y7_N0 6 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X11_Y7_N0; Fanout = 6; REG Node = 'F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLK8FS F15_Par2I2S_2x4LanesII:inst1|Lshift[20] } "NODE_NAME" } } { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F15_Par2I2S_2x4LanesII:inst1|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F15_Par2I2S_2x4LanesII:inst1|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F16_I2S2Par_2x4Lanes:inst|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F15_Par2I2S_2x4LanesII:inst1|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F15_Par2I2S_2x4LanesII:inst1|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 72 -1 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { F15_Par2I2S_2x4LanesII:inst1|Lshift[20] {} F16_I2S2Par_2x4Lanes:inst|Lshift[20] {} } { 0.000ns 1.771ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F16_I2S2Par_2x4Lanes:inst|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F15_Par2I2S_2x4LanesII:inst1|Lshift[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F15_Par2I2S_2x4LanesII:inst1|Lshift[20] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\] LRCK CLK8FS 5.002 ns register " "Info: tsu for register \"F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\]\" (data pin = \"LRCK\", clock pin = \"CLK8FS\") is 5.002 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.266 ns + Longest pin register " "Info: + Longest pin to register delay is 7.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns LRCK 1 CLK PIN_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N11; Fanout = 5; CLK Node = 'LRCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LRCK } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 232 -16 152 248 "LRCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.571 ns) 3.177 ns F16_I2S2Par_2x4Lanes:inst\|Synchpulse 2 COMB LC_X14_Y3_N1 58 " "Info: 2: + IC(1.898 ns) + CELL(0.571 ns) = 3.177 ns; Loc. = LC_X14_Y3_N1; Fanout = 58; COMB Node = 'F16_I2S2Par_2x4Lanes:inst\|Synchpulse'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.125 ns) 5.383 ns F16_I2S2Par_2x4Lanes:inst\|Mux0~2 3 COMB LC_X11_Y8_N7 8 " "Info: 3: + IC(2.081 ns) + CELL(0.125 ns) = 5.383 ns; Loc. = LC_X11_Y8_N7; Fanout = 8; COMB Node = 'F16_I2S2Par_2x4Lanes:inst\|Mux0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|Mux0~2 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.777 ns) 7.266 ns F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\] 4 REG LC_X12_Y7_N6 1 " "Info: 4: + IC(1.106 ns) + CELL(0.777 ns) = 7.266 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { F16_I2S2Par_2x4Lanes:inst|Mux0~2 F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.181 ns ( 30.02 % ) " "Info: Total cell delay = 2.181 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.085 ns ( 69.98 % ) " "Info: Total interconnect delay = 5.085 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.266 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|Mux0~2 F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.266 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|Synchpulse {} F16_I2S2Par_2x4Lanes:inst|Mux0~2 {} F16_I2S2Par_2x4Lanes:inst|Rshift[12] {} } { 0.000ns 0.000ns 1.898ns 2.081ns 1.106ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK8FS destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK8FS\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CLK8FS 1 CLK PIN_J6 99 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 99; CLK Node = 'CLK8FS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK8FS } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 216 -16 152 232 "CLK8FS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\] 2 REG LC_X12_Y7_N6 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|Rshift\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F16_I2S2Par_2x4Lanes:inst|Rshift[12] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.266 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|Mux0~2 F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.266 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|Synchpulse {} F16_I2S2Par_2x4Lanes:inst|Mux0~2 {} F16_I2S2Par_2x4Lanes:inst|Rshift[12] {} } { 0.000ns 0.000ns 1.898ns 2.081ns 1.106ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.777ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CLK8FS F16_I2S2Par_2x4Lanes:inst|Rshift[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CLK8FS {} CLK8FS~combout {} F16_I2S2Par_2x4Lanes:inst|Rshift[12] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LRCK DATAROUT\[16\] F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\] 9.232 ns register " "Info: tco from clock \"LRCK\" to destination pin \"DATAROUT\[16\]\" through register \"F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\]\" is 9.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LRCK source 6.165 ns + Longest register " "Info: + Longest clock path from clock \"LRCK\" to source register is 6.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns LRCK 1 CLK PIN_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N11; Fanout = 5; CLK Node = 'LRCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LRCK } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 232 -16 152 248 "LRCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.571 ns) 3.177 ns F16_I2S2Par_2x4Lanes:inst\|Synchpulse 2 COMB LC_X14_Y3_N1 58 " "Info: 2: + IC(1.898 ns) + CELL(0.571 ns) = 3.177 ns; Loc. = LC_X14_Y3_N1; Fanout = 58; COMB Node = 'F16_I2S2Par_2x4Lanes:inst\|Synchpulse'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.462 ns) 6.165 ns F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\] 3 REG LC_X12_Y7_N8 1 " "Info: 3: + IC(2.526 ns) + CELL(0.462 ns) = 6.165 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|DATAR[16] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 28.24 % ) " "Info: Total cell delay = 1.741 ns ( 28.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.424 ns ( 71.76 % ) " "Info: Total interconnect delay = 4.424 ns ( 71.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|DATAR[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.165 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|Synchpulse {} F16_I2S2Par_2x4Lanes:inst|DATAR[16] {} } { 0.000ns 0.000ns 1.898ns 2.526ns } { 0.000ns 0.708ns 0.571ns 0.462ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.067 ns + Longest register pin " "Info: + Longest register to pin delay is 3.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\] 1 REG LC_X12_Y7_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|DATAR\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(1.454 ns) 3.067 ns DATAROUT\[16\] 2 PIN PIN_A11 0 " "Info: 2: + IC(1.613 ns) + CELL(1.454 ns) = 3.067 ns; Loc. = PIN_A11; Fanout = 0; PIN Node = 'DATAROUT\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] DATAROUT[16] } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 200 1048 1233 216 "DATAROUT\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 47.41 % ) " "Info: Total cell delay = 1.454 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 52.59 % ) " "Info: Total interconnect delay = 1.613 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] DATAROUT[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] {} DATAROUT[16] {} } { 0.000ns 1.613ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse F16_I2S2Par_2x4Lanes:inst|DATAR[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.165 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|Synchpulse {} F16_I2S2Par_2x4Lanes:inst|DATAR[16] {} } { 0.000ns 0.000ns 1.898ns 2.526ns } { 0.000ns 0.708ns 0.571ns 0.462ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] DATAROUT[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { F16_I2S2Par_2x4Lanes:inst|DATAR[16] {} DATAROUT[16] {} } { 0.000ns 1.613ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LRCK Synch_outB 6.750 ns Longest " "Info: Longest tpd from source pin \"LRCK\" to destination pin \"Synch_outB\" is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns LRCK 1 CLK PIN_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N11; Fanout = 5; CLK Node = 'LRCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LRCK } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 232 -16 152 248 "LRCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.571 ns) 3.177 ns F16_I2S2Par_2x4Lanes:inst\|Synchpulse 2 COMB LC_X14_Y3_N1 58 " "Info: 2: + IC(1.898 ns) + CELL(0.571 ns) = 3.177 ns; Loc. = LC_X14_Y3_N1; Fanout = 58; COMB Node = 'F16_I2S2Par_2x4Lanes:inst\|Synchpulse'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(1.454 ns) 6.750 ns Synch_outB 3 PIN PIN_P10 0 " "Info: 3: + IC(2.119 ns) + CELL(1.454 ns) = 6.750 ns; Loc. = PIN_P10; Fanout = 0; PIN Node = 'Synch_outB'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { F16_I2S2Par_2x4Lanes:inst|Synchpulse Synch_outB } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 216 1048 1224 232 "Synch_outB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 40.49 % ) " "Info: Total cell delay = 2.733 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 59.51 % ) " "Info: Total interconnect delay = 4.017 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|Synchpulse Synch_outB } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|Synchpulse {} Synch_outB {} } { 0.000ns 0.000ns 1.898ns 2.119ns } { 0.000ns 0.708ns 0.571ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F16_I2S2Par_2x4Lanes:inst\|LRCKd1 LRCK MCLKi2 -0.800 ns register " "Info: th for register \"F16_I2S2Par_2x4Lanes:inst\|LRCKd1\" (data pin = \"LRCK\", clock pin = \"MCLKi2\") is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLKi2 destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"MCLKi2\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLKi2 1 CLK PIN_J13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J13; Fanout = 2; CLK Node = 'MCLKi2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLKi2 } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 184 592 760 200 "MCLKi2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.574 ns) 2.400 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd1 2 REG LC_X14_Y3_N5 1 " "Info: 2: + IC(1.099 ns) + CELL(0.574 ns) = 2.400 ns; Loc. = LC_X14_Y3_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.21 % ) " "Info: Total cell delay = 1.301 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.099 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.338 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns LRCK 1 CLK PIN_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N11; Fanout = 5; CLK Node = 'LRCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LRCK } "NODE_NAME" } } { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 232 -16 152 248 "LRCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.739 ns) 3.338 ns F16_I2S2Par_2x4Lanes:inst\|LRCKd1 2 REG LC_X14_Y3_N5 1 " "Info: 2: + IC(1.891 ns) + CELL(0.739 ns) = 3.338 ns; Loc. = LC_X14_Y3_N5; Fanout = 1; REG Node = 'F16_I2S2Par_2x4Lanes:inst\|LRCKd1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.447 ns ( 43.35 % ) " "Info: Total cell delay = 1.447 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 56.65 % ) " "Info: Total interconnect delay = 1.891 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MCLKi2 F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { MCLKi2 {} MCLKi2~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.099ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { LRCK F16_I2S2Par_2x4Lanes:inst|LRCKd1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { LRCK {} LRCK~combout {} F16_I2S2Par_2x4Lanes:inst|LRCKd1 {} } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.708ns 0.739ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 51 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 08:39:35 2025 " "Info: Processing ended: Fri Apr 11 08:39:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
