{"Source Block": ["oh/common/hdl/oh_regfile.v@59:71@HdlStmFor", "   \n   //#########################################\n   // read ports\n   //#########################################\t\n   \n   for (i=0;i<RP;i=i+1)\n     assign rd_data[i*RW+:RW] = {(RW){rd_valid[i]}} & \n\t\t\t\tmem[rd_addr[i*RAW+:RAW]];\n   \nendmodule // oh_regfile\n\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[64, "   for (i=0;i<RP;i=i+1)\n"], [65, "     assign rd_data[i*RW+:RW] = {(RW){rd_valid[i]}} & \n"]], "Add": [[65, "   for (i=0;i<RP;i=i+1) begin: gen_rdport\n"], [65, "      assign rd_data[i*RW+:RW] = {(RW){rd_valid[i]}} & \n"], [66, "   end\n"]]}}