
AlphaBetaRadiation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08006dd8  08006dd8  00016dd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072c4  080072c4  000172c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072c8  080072c8  000172c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080072cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  200001dc  080074a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  080074a8  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b70b  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ddb  00000000  00000000  0002b910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0002d6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  0002e460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d14  00000000  00000000  0002f0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e28d  00000000  00000000  00047e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e5e6  00000000  00000000  00056099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e467f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aa4  00000000  00000000  000e46d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006dc0 	.word	0x08006dc0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006dc0 	.word	0x08006dc0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <lcd_init>:
#include "lcd_txt.h"

/*--------------- Initialize LCD ------------------*/
void lcd_init(void) {
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0

	HAL_Delay(30);
 8001034:	201e      	movs	r0, #30
 8001036:	f000 fef3 	bl	8001e20 <HAL_Delay>

	PIN_LOW(D4_PORT, D4_PIN);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001040:	481c      	ldr	r0, [pc, #112]	; (80010b4 <lcd_init+0x84>)
 8001042:	f001 fdb4 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_HIGH(D5_PORT, D5_PIN);
 8001046:	2201      	movs	r2, #1
 8001048:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800104c:	4819      	ldr	r0, [pc, #100]	; (80010b4 <lcd_init+0x84>)
 800104e:	f001 fdae 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(D6_PORT, D6_PIN);
 8001052:	2200      	movs	r2, #0
 8001054:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001058:	4816      	ldr	r0, [pc, #88]	; (80010b4 <lcd_init+0x84>)
 800105a:	f001 fda8 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(D7_PORT, D7_PIN);
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001064:	4813      	ldr	r0, [pc, #76]	; (80010b4 <lcd_init+0x84>)
 8001066:	f001 fda2 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(RS_PORT, RS_PIN);
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001070:	4810      	ldr	r0, [pc, #64]	; (80010b4 <lcd_init+0x84>)
 8001072:	f001 fd9c 	bl	8002bae <HAL_GPIO_WritePin>

	PIN_HIGH(EN_PORT, EN_PIN);
 8001076:	2201      	movs	r2, #1
 8001078:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800107c:	480d      	ldr	r0, [pc, #52]	; (80010b4 <lcd_init+0x84>)
 800107e:	f001 fd96 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT, EN_PIN);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001088:	480a      	ldr	r0, [pc, #40]	; (80010b4 <lcd_init+0x84>)
 800108a:	f001 fd90 	bl	8002bae <HAL_GPIO_WritePin>

	lcd_write(0, 0x28);
 800108e:	2128      	movs	r1, #40	; 0x28
 8001090:	2000      	movs	r0, #0
 8001092:	f000 f811 	bl	80010b8 <lcd_write>
	lcd_write(0, 0x0c);
 8001096:	210c      	movs	r1, #12
 8001098:	2000      	movs	r0, #0
 800109a:	f000 f80d 	bl	80010b8 <lcd_write>
	lcd_write(0, 0x06);
 800109e:	2106      	movs	r1, #6
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 f809 	bl	80010b8 <lcd_write>
	lcd_write(0, 0x01);
 80010a6:	2101      	movs	r1, #1
 80010a8:	2000      	movs	r0, #0
 80010aa:	f000 f805 	bl	80010b8 <lcd_write>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40010c00 	.word	0x40010c00

080010b8 <lcd_write>:

/*--------------- Write To LCD ---------------*/
void lcd_write(uint8_t type, uint8_t data) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	4613      	mov	r3, r2
 80010c6:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(2);
 80010c8:	2002      	movs	r0, #2
 80010ca:	f000 fea9 	bl	8001e20 <HAL_Delay>
	if (type) {
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d006      	beq.n	80010e2 <lcd_write+0x2a>
		PIN_HIGH(RS_PORT, RS_PIN);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010da:	485a      	ldr	r0, [pc, #360]	; (8001244 <lcd_write+0x18c>)
 80010dc:	f001 fd67 	bl	8002bae <HAL_GPIO_WritePin>
 80010e0:	e005      	b.n	80010ee <lcd_write+0x36>
	} else {
		PIN_LOW(RS_PORT, RS_PIN);
 80010e2:	2200      	movs	r2, #0
 80010e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e8:	4856      	ldr	r0, [pc, #344]	; (8001244 <lcd_write+0x18c>)
 80010ea:	f001 fd60 	bl	8002bae <HAL_GPIO_WritePin>
	}

	//Send High Nibble
	if (data & 0x80) {
 80010ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	da06      	bge.n	8001104 <lcd_write+0x4c>
		PIN_HIGH(D7_PORT, D7_PIN);
 80010f6:	2201      	movs	r2, #1
 80010f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010fc:	4851      	ldr	r0, [pc, #324]	; (8001244 <lcd_write+0x18c>)
 80010fe:	f001 fd56 	bl	8002bae <HAL_GPIO_WritePin>
 8001102:	e005      	b.n	8001110 <lcd_write+0x58>
	} else {
		PIN_LOW(D7_PORT, D7_PIN);
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800110a:	484e      	ldr	r0, [pc, #312]	; (8001244 <lcd_write+0x18c>)
 800110c:	f001 fd4f 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x40) {
 8001110:	79bb      	ldrb	r3, [r7, #6]
 8001112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001116:	2b00      	cmp	r3, #0
 8001118:	d006      	beq.n	8001128 <lcd_write+0x70>
		PIN_HIGH(D6_PORT, D6_PIN);
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001120:	4848      	ldr	r0, [pc, #288]	; (8001244 <lcd_write+0x18c>)
 8001122:	f001 fd44 	bl	8002bae <HAL_GPIO_WritePin>
 8001126:	e005      	b.n	8001134 <lcd_write+0x7c>
	} else {
		PIN_LOW(D6_PORT, D6_PIN);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800112e:	4845      	ldr	r0, [pc, #276]	; (8001244 <lcd_write+0x18c>)
 8001130:	f001 fd3d 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x20) {
 8001134:	79bb      	ldrb	r3, [r7, #6]
 8001136:	f003 0320 	and.w	r3, r3, #32
 800113a:	2b00      	cmp	r3, #0
 800113c:	d006      	beq.n	800114c <lcd_write+0x94>
		PIN_HIGH(D5_PORT, D5_PIN);
 800113e:	2201      	movs	r2, #1
 8001140:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001144:	483f      	ldr	r0, [pc, #252]	; (8001244 <lcd_write+0x18c>)
 8001146:	f001 fd32 	bl	8002bae <HAL_GPIO_WritePin>
 800114a:	e005      	b.n	8001158 <lcd_write+0xa0>
	} else {
		PIN_LOW(D5_PORT, D5_PIN);
 800114c:	2200      	movs	r2, #0
 800114e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001152:	483c      	ldr	r0, [pc, #240]	; (8001244 <lcd_write+0x18c>)
 8001154:	f001 fd2b 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x10) {
 8001158:	79bb      	ldrb	r3, [r7, #6]
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	2b00      	cmp	r3, #0
 8001160:	d006      	beq.n	8001170 <lcd_write+0xb8>
		PIN_HIGH(D4_PORT, D4_PIN);
 8001162:	2201      	movs	r2, #1
 8001164:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001168:	4836      	ldr	r0, [pc, #216]	; (8001244 <lcd_write+0x18c>)
 800116a:	f001 fd20 	bl	8002bae <HAL_GPIO_WritePin>
 800116e:	e005      	b.n	800117c <lcd_write+0xc4>
	} else {
		PIN_LOW(D4_PORT, D4_PIN);
 8001170:	2200      	movs	r2, #0
 8001172:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001176:	4833      	ldr	r0, [pc, #204]	; (8001244 <lcd_write+0x18c>)
 8001178:	f001 fd19 	bl	8002bae <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT, EN_PIN);
 800117c:	2201      	movs	r2, #1
 800117e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001182:	4830      	ldr	r0, [pc, #192]	; (8001244 <lcd_write+0x18c>)
 8001184:	f001 fd13 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT, EN_PIN);
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800118e:	482d      	ldr	r0, [pc, #180]	; (8001244 <lcd_write+0x18c>)
 8001190:	f001 fd0d 	bl	8002bae <HAL_GPIO_WritePin>

	//Send Low Nibble
	if (data & 0x08) {
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	f003 0308 	and.w	r3, r3, #8
 800119a:	2b00      	cmp	r3, #0
 800119c:	d006      	beq.n	80011ac <lcd_write+0xf4>
		PIN_HIGH(D7_PORT, D7_PIN);
 800119e:	2201      	movs	r2, #1
 80011a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a4:	4827      	ldr	r0, [pc, #156]	; (8001244 <lcd_write+0x18c>)
 80011a6:	f001 fd02 	bl	8002bae <HAL_GPIO_WritePin>
 80011aa:	e005      	b.n	80011b8 <lcd_write+0x100>
	} else {
		PIN_LOW(D7_PORT, D7_PIN);
 80011ac:	2200      	movs	r2, #0
 80011ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b2:	4824      	ldr	r0, [pc, #144]	; (8001244 <lcd_write+0x18c>)
 80011b4:	f001 fcfb 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x04) {
 80011b8:	79bb      	ldrb	r3, [r7, #6]
 80011ba:	f003 0304 	and.w	r3, r3, #4
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d006      	beq.n	80011d0 <lcd_write+0x118>
		PIN_HIGH(D6_PORT, D6_PIN);
 80011c2:	2201      	movs	r2, #1
 80011c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011c8:	481e      	ldr	r0, [pc, #120]	; (8001244 <lcd_write+0x18c>)
 80011ca:	f001 fcf0 	bl	8002bae <HAL_GPIO_WritePin>
 80011ce:	e005      	b.n	80011dc <lcd_write+0x124>
	} else {
		PIN_LOW(D6_PORT, D6_PIN);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d6:	481b      	ldr	r0, [pc, #108]	; (8001244 <lcd_write+0x18c>)
 80011d8:	f001 fce9 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x02) {
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d006      	beq.n	80011f4 <lcd_write+0x13c>
		PIN_HIGH(D5_PORT, D5_PIN);
 80011e6:	2201      	movs	r2, #1
 80011e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ec:	4815      	ldr	r0, [pc, #84]	; (8001244 <lcd_write+0x18c>)
 80011ee:	f001 fcde 	bl	8002bae <HAL_GPIO_WritePin>
 80011f2:	e005      	b.n	8001200 <lcd_write+0x148>
	} else {
		PIN_LOW(D5_PORT, D5_PIN);
 80011f4:	2200      	movs	r2, #0
 80011f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011fa:	4812      	ldr	r0, [pc, #72]	; (8001244 <lcd_write+0x18c>)
 80011fc:	f001 fcd7 	bl	8002bae <HAL_GPIO_WritePin>
	}

	if (data & 0x01) {
 8001200:	79bb      	ldrb	r3, [r7, #6]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	d006      	beq.n	8001218 <lcd_write+0x160>
		PIN_HIGH(D4_PORT, D4_PIN);
 800120a:	2201      	movs	r2, #1
 800120c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <lcd_write+0x18c>)
 8001212:	f001 fccc 	bl	8002bae <HAL_GPIO_WritePin>
 8001216:	e005      	b.n	8001224 <lcd_write+0x16c>
	} else {
		PIN_LOW(D4_PORT, D4_PIN);
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121e:	4809      	ldr	r0, [pc, #36]	; (8001244 <lcd_write+0x18c>)
 8001220:	f001 fcc5 	bl	8002bae <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT, EN_PIN);
 8001224:	2201      	movs	r2, #1
 8001226:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <lcd_write+0x18c>)
 800122c:	f001 fcbf 	bl	8002bae <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT, EN_PIN);
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001236:	4803      	ldr	r0, [pc, #12]	; (8001244 <lcd_write+0x18c>)
 8001238:	f001 fcb9 	bl	8002bae <HAL_GPIO_WritePin>
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40010c00 	.word	0x40010c00

08001248 <lcd_puts>:

void lcd_puts(uint8_t x, uint8_t y, int8_t *string) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	603a      	str	r2, [r7, #0]
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	460b      	mov	r3, r1
 8001256:	71bb      	strb	r3, [r7, #6]
	//Set Cursor Position
#ifdef LCD16xN	//For LCD16x2 or LCD16x4
	switch (x) {
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	2b03      	cmp	r3, #3
 800125c:	d836      	bhi.n	80012cc <lcd_puts+0x84>
 800125e:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <lcd_puts+0x1c>)
 8001260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001264:	08001275 	.word	0x08001275
 8001268:	08001285 	.word	0x08001285
 800126c:	08001295 	.word	0x08001295
 8001270:	080012a5 	.word	0x080012a5
	case 0: //Row 0
		lcd_write(0, 0x80 + 0x00 + y);
 8001274:	79bb      	ldrb	r3, [r7, #6]
 8001276:	3b80      	subs	r3, #128	; 0x80
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	2000      	movs	r0, #0
 800127e:	f7ff ff1b 	bl	80010b8 <lcd_write>
		break;
 8001282:	e017      	b.n	80012b4 <lcd_puts+0x6c>
	case 1: //Row 1
		lcd_write(0, 0x80 + 0x40 + y);
 8001284:	79bb      	ldrb	r3, [r7, #6]
 8001286:	3b40      	subs	r3, #64	; 0x40
 8001288:	b2db      	uxtb	r3, r3
 800128a:	4619      	mov	r1, r3
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ff13 	bl	80010b8 <lcd_write>
		break;
 8001292:	e00f      	b.n	80012b4 <lcd_puts+0x6c>
	case 2: //Row 2
		lcd_write(0, 0x80 + 0x10 + y);
 8001294:	79bb      	ldrb	r3, [r7, #6]
 8001296:	3b70      	subs	r3, #112	; 0x70
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4619      	mov	r1, r3
 800129c:	2000      	movs	r0, #0
 800129e:	f7ff ff0b 	bl	80010b8 <lcd_write>
		break;
 80012a2:	e007      	b.n	80012b4 <lcd_puts+0x6c>
	case 3: //Row 3
		lcd_write(0, 0x80 + 0x50 + y);
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	3b30      	subs	r3, #48	; 0x30
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4619      	mov	r1, r3
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff ff03 	bl	80010b8 <lcd_write>
		break;
 80012b2:	bf00      	nop
			lcd_write(0,0x80+0x54+y);
			break;
	}
	#endif

	while (*string) {
 80012b4:	e00a      	b.n	80012cc <lcd_puts+0x84>
		lcd_write(1, *string);
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	f993 3000 	ldrsb.w	r3, [r3]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	2001      	movs	r0, #1
 80012c2:	f7ff fef9 	bl	80010b8 <lcd_write>
		string++;
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	603b      	str	r3, [r7, #0]
	while (*string) {
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	f993 3000 	ldrsb.w	r3, [r3]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d1ef      	bne.n	80012b6 <lcd_puts+0x6e>
	}
}
 80012d6:	bf00      	nop
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b0c4      	sub	sp, #272	; 0x110
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e6:	f000 fd39 	bl	8001d5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ea:	f000 f9c9 	bl	8001680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ee:	f000 fad1 	bl	8001894 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012f2:	f000 fa15 	bl	8001720 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012f6:	f000 fa51 	bl	800179c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80012fa:	f000 faa1 	bl	8001840 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
lcd_init();
 80012fe:	f7ff fe97 	bl	8001030 <lcd_init>
loopcounter=0;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
counter_flag=0;
 8001308:	2300      	movs	r3, #0
 800130a:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
threshold_counter=0;
 800130e:	2300      	movs	r3, #0
 8001310:	f8a7 30f6 	strh.w	r3, [r7, #246]	; 0xf6
user_threshold_value=2048;
 8001314:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 8001318:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0

signal_above_threshold_flag=10;
 800131c:	230a      	movs	r3, #10
 800131e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
signal_below_threshold_flag=10;
 8001322:	230a      	movs	r3, #10
 8001324:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108

signal_moved_below_time=10;
 8001328:	4bc4      	ldr	r3, [pc, #784]	; (800163c <main+0x35c>)
 800132a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
signal_moved_above_time=10;
 800132e:	4bc3      	ldr	r3, [pc, #780]	; (800163c <main+0x35c>)
 8001330:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

pulse_width=0;
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	f04f 0300 	mov.w	r3, #0
 800133c:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0

no_of_alpha=0;
 8001340:	2300      	movs	r3, #0
 8001342:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
no_of_beta=0;
 8001346:	2300      	movs	r3, #0
 8001348:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
max_amp=0;
 800134c:	2300      	movs	r3, #0
 800134e:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa

//start timer
HAL_TIM_Base_Start(&htim1);
 8001352:	48bb      	ldr	r0, [pc, #748]	; (8001640 <main+0x360>)
 8001354:	f002 fa24 	bl	80037a0 <HAL_TIM_Base_Start>
//get current counter
timer_val_start = __HAL_TIM_GET_COUNTER(&htim1);
 8001358:	4bb9      	ldr	r3, [pc, #740]	; (8001640 <main+0x360>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fc48 	bl	8000bf4 <__aeabi_ui2f>
 8001364:	4603      	mov	r3, r0
 8001366:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    /* USER CODE BEGIN 3 */

	  //**********************ADC READING START*****************************

	  //Get ADC Value
	  HAL_ADC_Start(&hadc1);
 800136a:	48b6      	ldr	r0, [pc, #728]	; (8001644 <main+0x364>)
 800136c:	f000 fe54 	bl	8002018 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 8001370:	f04f 31ff 	mov.w	r1, #4294967295
 8001374:	48b3      	ldr	r0, [pc, #716]	; (8001644 <main+0x364>)
 8001376:	f000 fefd 	bl	8002174 <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 800137a:	48b2      	ldr	r0, [pc, #712]	; (8001644 <main+0x364>)
 800137c:	f001 f800 	bl	8002380 <HAL_ADC_GetValue>
 8001380:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	  HAL_Delay(20);
 8001384:	2014      	movs	r0, #20
 8001386:	f000 fd4b 	bl	8001e20 <HAL_Delay>

	  adc_result=raw;
 800138a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800138e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

	  //**********************ADC READING END***********************
	  loopcounter=loopcounter+1;
 8001392:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001396:	3301      	adds	r3, #1
 8001398:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	  //**********************DIGITAL READING***********************

	  digi_val=HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_2);
 800139c:	2104      	movs	r1, #4
 800139e:	48aa      	ldr	r0, [pc, #680]	; (8001648 <main+0x368>)
 80013a0:	f001 fbee 	bl	8002b80 <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4


	  //**********************DIGITAL READING END*******************

	  //**********************Measuring pulse amplitude*************
	  if(adc_result>max_amp){
 80013aa:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80013ae:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d903      	bls.n	80013be <main+0xde>
		  max_amp=adc_result;
 80013b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80013ba:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa


	  //**********************Measuring pulse width*****************

	  	  //if(digi_val==0){
	  	    if(adc_result<410){
 80013be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80013c2:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 80013c6:	d202      	bcs.n	80013ce <main+0xee>
	  		signal_below_threshold_flag=1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	  	  }

	  	  if(signal_below_threshold_flag==1){
 80013ce:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d113      	bne.n	80013fe <main+0x11e>
	  		  //if(digi_val==1){
	  		  if(adc_result>410){
 80013d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80013da:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 80013de:	d90e      	bls.n	80013fe <main+0x11e>
	  			  signal_moved_above_time = __HAL_TIM_GET_COUNTER(&htim1);
 80013e0:	4b97      	ldr	r3, [pc, #604]	; (8001640 <main+0x360>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fc04 	bl	8000bf4 <__aeabi_ui2f>
 80013ec:	4603      	mov	r3, r0
 80013ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	  			  signal_above_threshold_flag=1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	  			  signal_below_threshold_flag=0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
//
//				uart_buf_len = sprintf(uart_buf, "PA < LLD \r\n");
//				lcd_puts(1,0,(int8_t*)uart_buf);
//	  		  }
	  	  }
	  		if(signal_above_threshold_flag==1){
 80013fe:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8001402:	2b01      	cmp	r3, #1
 8001404:	f040 80ad 	bne.w	8001562 <main+0x282>
	  			//if(digi_val==0){
	  			if(adc_result<410){
 8001408:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800140c:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 8001410:	f080 80a7 	bcs.w	8001562 <main+0x282>
	  			  signal_moved_below_time = __HAL_TIM_GET_COUNTER(&htim1);
 8001414:	4b8a      	ldr	r3, [pc, #552]	; (8001640 <main+0x360>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fbea 	bl	8000bf4 <__aeabi_ui2f>
 8001420:	4603      	mov	r3, r0
 8001422:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	  			  signal_below_threshold_flag=1;
 8001426:	2301      	movs	r3, #1
 8001428:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	  			  signal_above_threshold_flag=0;
 800142c:	2300      	movs	r3, #0
 800142e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	  			  pulse_width = (signal_moved_below_time - signal_moved_above_time)/100;
 8001432:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8001436:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 800143a:	f7ff fb29 	bl	8000a90 <__aeabi_fsub>
 800143e:	4603      	mov	r3, r0
 8001440:	4982      	ldr	r1, [pc, #520]	; (800164c <main+0x36c>)
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fce2 	bl	8000e0c <__aeabi_fdiv>
 8001448:	4603      	mov	r3, r0
 800144a:	4618      	mov	r0, r3
 800144c:	f7fe ffec 	bl	8000428 <__aeabi_f2d>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0

	  			  uart_buf_len = sprintf(uart_buf, "PW %f \r\n", pulse_width);
 8001458:	1d38      	adds	r0, r7, #4
 800145a:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 800145e:	497c      	ldr	r1, [pc, #496]	; (8001650 <main+0x370>)
 8001460:	f003 fa36 	bl	80048d0 <siprintf>
 8001464:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
	  			  //HAL_UART_Transmit(&huart1,(uint8_t*)uart_buf,strlen(uart_buf),HAL_MAX_DELAY);
	  			  lcd_puts(0,0,(int8_t*)uart_buf);
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	461a      	mov	r2, r3
 800146c:	2100      	movs	r1, #0
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff feea 	bl	8001248 <lcd_puts>

	  			  uart_buf_len = sprintf(uart_buf, "Max Amp %u \r\n", max_amp);
 8001474:	f8b7 20fa 	ldrh.w	r2, [r7, #250]	; 0xfa
 8001478:	1d3b      	adds	r3, r7, #4
 800147a:	4976      	ldr	r1, [pc, #472]	; (8001654 <main+0x374>)
 800147c:	4618      	mov	r0, r3
 800147e:	f003 fa27 	bl	80048d0 <siprintf>
 8001482:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
	  			  HAL_UART_Transmit(&huart1,(uint8_t*)uart_buf,strlen(uart_buf),HAL_MAX_DELAY);
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	4618      	mov	r0, r3
 800148a:	f7fe fe61 	bl	8000150 <strlen>
 800148e:	4603      	mov	r3, r0
 8001490:	b29a      	uxth	r2, r3
 8001492:	1d39      	adds	r1, r7, #4
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	486f      	ldr	r0, [pc, #444]	; (8001658 <main+0x378>)
 800149a:	f002 fc1c 	bl	8003cd6 <HAL_UART_Transmit>

	  			  //uart_buf_len = sprintf(uart_buf, "PA %f \r\n", max_amp);
	  			  //lcd_puts(1,0,(int8_t*)uart_buf);

	  	  		if(max_amp>2048){
 800149e:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80014a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014a6:	d937      	bls.n	8001518 <main+0x238>
	  	  			if(pulse_width>0.5){
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	4b6b      	ldr	r3, [pc, #428]	; (800165c <main+0x37c>)
 80014ae:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80014b2:	f7ff faa1 	bl	80009f8 <__aeabi_dcmpgt>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d00a      	beq.n	80014d2 <main+0x1f2>
	  	  				sprintf(alphabeta, "Signal: Alpha \r \n");
 80014bc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80014c0:	4967      	ldr	r1, [pc, #412]	; (8001660 <main+0x380>)
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 fa04 	bl	80048d0 <siprintf>
	  	  				no_of_alpha=no_of_alpha+1;
 80014c8:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	; 0xfe
 80014cc:	3301      	adds	r3, #1
 80014ce:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
	  	  			}
	  	  			if(pulse_width<0.5){
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	4b61      	ldr	r3, [pc, #388]	; (800165c <main+0x37c>)
 80014d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80014dc:	f7ff fa6e 	bl	80009bc <__aeabi_dcmplt>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00a      	beq.n	80014fc <main+0x21c>
	  	  				sprintf(alphabeta, "Signal: Beta \r \n");
 80014e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80014ea:	495e      	ldr	r1, [pc, #376]	; (8001664 <main+0x384>)
 80014ec:	4618      	mov	r0, r3
 80014ee:	f003 f9ef 	bl	80048d0 <siprintf>
	  	  				no_of_beta=no_of_beta+1;
 80014f2:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	; 0xfc
 80014f6:	3301      	adds	r3, #1
 80014f8:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
	  	  			}

	  	  			uart_buf_len = sprintf(uart_buf, "PA > ULD \r\n");
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	495a      	ldr	r1, [pc, #360]	; (8001668 <main+0x388>)
 8001500:	4618      	mov	r0, r3
 8001502:	f003 f9e5 	bl	80048d0 <siprintf>
 8001506:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
	  	  			lcd_puts(1,0,(int8_t*)uart_buf);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	461a      	mov	r2, r3
 800150e:	2100      	movs	r1, #0
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fe99 	bl	8001248 <lcd_puts>
 8001516:	e021      	b.n	800155c <main+0x27c>
	  	  		}
	  	  		//if(max_amp<410){
	  	  		else if(max_amp>410){
 8001518:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 800151c:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 8001520:	d91c      	bls.n	800155c <main+0x27c>
	  	  			if(max_amp<2048){
 8001522:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8001526:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800152a:	d217      	bcs.n	800155c <main+0x27c>

	  	  			sprintf(alphabeta, "SIGNAL: Beta \r \n");
 800152c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001530:	494e      	ldr	r1, [pc, #312]	; (800166c <main+0x38c>)
 8001532:	4618      	mov	r0, r3
 8001534:	f003 f9cc 	bl	80048d0 <siprintf>
	  	  			no_of_beta=no_of_beta+1;
 8001538:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	; 0xfc
 800153c:	3301      	adds	r3, #1
 800153e:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc

	  	  			uart_buf_len = sprintf(uart_buf, "LLD<PA<ULD \r\n");
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	494a      	ldr	r1, [pc, #296]	; (8001670 <main+0x390>)
 8001546:	4618      	mov	r0, r3
 8001548:	f003 f9c2 	bl	80048d0 <siprintf>
 800154c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
	  	  			lcd_puts(1,0,(int8_t*)uart_buf);
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	461a      	mov	r2, r3
 8001554:	2100      	movs	r1, #0
 8001556:	2001      	movs	r0, #1
 8001558:	f7ff fe76 	bl	8001248 <lcd_puts>
	  	  			}
	  	  		}

	  	  		max_amp=0;
 800155c:	2300      	movs	r3, #0
 800155e:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
			  }
		  }

	  //**********************Measuring pulse width ended**********************

	  uart_buf_len = sprintf(uart_buf, alphabeta);
 8001562:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f003 f9b0 	bl	80048d0 <siprintf>
 8001570:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0

	  //uart_buf_len = sprintf(uart_buf, "Digi %u \r\n", digi_val);

      //lcd_puts(0,0,(int8_t*)uart_buf);

      timer_val_end = __HAL_TIM_GET_COUNTER(&htim1);
 8001574:	4b32      	ldr	r3, [pc, #200]	; (8001640 <main+0x360>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fb3a 	bl	8000bf4 <__aeabi_ui2f>
 8001580:	4603      	mov	r3, r0
 8001582:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
      if((timer_val_end - timer_val_start) > 100){
 8001586:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800158a:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800158e:	f7ff fa7f 	bl	8000a90 <__aeabi_fsub>
 8001592:	4603      	mov	r3, r0
 8001594:	492d      	ldr	r1, [pc, #180]	; (800164c <main+0x36c>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fd40 	bl	800101c <__aeabi_fcmpgt>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d04b      	beq.n	800163a <main+0x35a>
    	  timer_val_start=__HAL_TIM_GET_COUNTER(&htim1);
 80015a2:	4b27      	ldr	r3, [pc, #156]	; (8001640 <main+0x360>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fb23 	bl	8000bf4 <__aeabi_ui2f>
 80015ae:	4603      	mov	r3, r0
 80015b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    	  uart_buf_len = sprintf(uart_buf, "No of Beta pulse/sec: %u \r \n",no_of_beta);
 80015b4:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	; 0xfc
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	492e      	ldr	r1, [pc, #184]	; (8001674 <main+0x394>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 f987 	bl	80048d0 <siprintf>
 80015c2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    	  HAL_UART_Transmit(&huart1,(uint8_t*)uart_buf,strlen(uart_buf),HAL_MAX_DELAY);
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe fdc1 	bl	8000150 <strlen>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	1d39      	adds	r1, r7, #4
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295
 80015d8:	481f      	ldr	r0, [pc, #124]	; (8001658 <main+0x378>)
 80015da:	f002 fb7c 	bl	8003cd6 <HAL_UART_Transmit>

    	  uart_buf_len = sprintf(uart_buf, "No of Alpha pulse/sec: %u \r \n",no_of_alpha);
 80015de:	f8b7 20fe 	ldrh.w	r2, [r7, #254]	; 0xfe
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4924      	ldr	r1, [pc, #144]	; (8001678 <main+0x398>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f003 f972 	bl	80048d0 <siprintf>
 80015ec:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    	  HAL_UART_Transmit(&huart1,(uint8_t*)uart_buf,strlen(uart_buf),HAL_MAX_DELAY);
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe fdac 	bl	8000150 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	1d39      	adds	r1, r7, #4
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	4815      	ldr	r0, [pc, #84]	; (8001658 <main+0x378>)
 8001604:	f002 fb67 	bl	8003cd6 <HAL_UART_Transmit>

    	  uart_buf_len = sprintf(uart_buf, "********************************** \r \n");
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	491c      	ldr	r1, [pc, #112]	; (800167c <main+0x39c>)
 800160c:	4618      	mov	r0, r3
 800160e:	f003 f95f 	bl	80048d0 <siprintf>
 8001612:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    	  HAL_UART_Transmit(&huart1,(uint8_t*)uart_buf,strlen(uart_buf),HAL_MAX_DELAY);
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe fd99 	bl	8000150 <strlen>
 800161e:	4603      	mov	r3, r0
 8001620:	b29a      	uxth	r2, r3
 8001622:	1d39      	adds	r1, r7, #4
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	480b      	ldr	r0, [pc, #44]	; (8001658 <main+0x378>)
 800162a:	f002 fb54 	bl	8003cd6 <HAL_UART_Transmit>

    	  no_of_alpha=0;
 800162e:	2300      	movs	r3, #0
 8001630:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
    	  no_of_beta=0;
 8001634:	2300      	movs	r3, #0
 8001636:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
	  HAL_ADC_Start(&hadc1);
 800163a:	e696      	b.n	800136a <main+0x8a>
 800163c:	41200000 	.word	0x41200000
 8001640:	20000228 	.word	0x20000228
 8001644:	200001f8 	.word	0x200001f8
 8001648:	40010800 	.word	0x40010800
 800164c:	42c80000 	.word	0x42c80000
 8001650:	08006dd8 	.word	0x08006dd8
 8001654:	08006de4 	.word	0x08006de4
 8001658:	20000270 	.word	0x20000270
 800165c:	3fe00000 	.word	0x3fe00000
 8001660:	08006df4 	.word	0x08006df4
 8001664:	08006e08 	.word	0x08006e08
 8001668:	08006e1c 	.word	0x08006e1c
 800166c:	08006e28 	.word	0x08006e28
 8001670:	08006e3c 	.word	0x08006e3c
 8001674:	08006e4c 	.word	0x08006e4c
 8001678:	08006e6c 	.word	0x08006e6c
 800167c:	08006e8c 	.word	0x08006e8c

08001680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b094      	sub	sp, #80	; 0x50
 8001684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168a:	2228      	movs	r2, #40	; 0x28
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f002 fcb6 	bl	8004000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016b0:	2302      	movs	r3, #2
 80016b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016b4:	2301      	movs	r3, #1
 80016b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016b8:	2310      	movs	r3, #16
 80016ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016bc:	2300      	movs	r3, #0
 80016be:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 fa8b 	bl	8002be0 <HAL_RCC_OscConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80016d0:	f000 f942 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d4:	230f      	movs	r3, #15
 80016d6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016d8:	2300      	movs	r3, #0
 80016da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f001 fcf8 	bl	80030e4 <HAL_RCC_ClockConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80016fa:	f000 f92d 	bl	8001958 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016fe:	2302      	movs	r3, #2
 8001700:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4618      	mov	r0, r3
 800170a:	f001 fe83 	bl	8003414 <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001714:	f000 f920 	bl	8001958 <Error_Handler>
  }
}
 8001718:	bf00      	nop
 800171a:	3750      	adds	r7, #80	; 0x50
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <MX_ADC1_Init+0x74>)
 8001732:	4a19      	ldr	r2, [pc, #100]	; (8001798 <MX_ADC1_Init+0x78>)
 8001734:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_ADC1_Init+0x74>)
 8001738:	2200      	movs	r2, #0
 800173a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800173c:	4b15      	ldr	r3, [pc, #84]	; (8001794 <MX_ADC1_Init+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <MX_ADC1_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <MX_ADC1_Init+0x74>)
 800174a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800174e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001750:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_ADC1_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_ADC1_Init+0x74>)
 8001758:	2201      	movs	r2, #1
 800175a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800175c:	480d      	ldr	r0, [pc, #52]	; (8001794 <MX_ADC1_Init+0x74>)
 800175e:	f000 fb83 	bl	8001e68 <HAL_ADC_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001768:	f000 f8f6 	bl	8001958 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800176c:	2301      	movs	r3, #1
 800176e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001770:	2301      	movs	r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_ADC1_Init+0x74>)
 800177e:	f000 fe0b 	bl	8002398 <HAL_ADC_ConfigChannel>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001788:	f000 f8e6 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800178c:	bf00      	nop
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	200001f8 	.word	0x200001f8
 8001798:	40012400 	.word	0x40012400

0800179c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a2:	f107 0308 	add.w	r3, r7, #8
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	463b      	mov	r3, r7
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017b8:	4b1f      	ldr	r3, [pc, #124]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017ba:	4a20      	ldr	r2, [pc, #128]	; (800183c <MX_TIM1_Init+0xa0>)
 80017bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64000 - 1;
 80017be:	4b1e      	ldr	r3, [pc, #120]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017c0:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80017c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c6:	4b1c      	ldr	r3, [pc, #112]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536 - 1;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d4:	4b18      	ldr	r3, [pc, #96]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e0:	4b15      	ldr	r3, [pc, #84]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017e6:	4814      	ldr	r0, [pc, #80]	; (8001838 <MX_TIM1_Init+0x9c>)
 80017e8:	f001 ff8a 	bl	8003700 <HAL_TIM_Base_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80017f2:	f000 f8b1 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	4619      	mov	r1, r3
 8001802:	480d      	ldr	r0, [pc, #52]	; (8001838 <MX_TIM1_Init+0x9c>)
 8001804:	f002 f810 	bl	8003828 <HAL_TIM_ConfigClockSource>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800180e:	f000 f8a3 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800181a:	463b      	mov	r3, r7
 800181c:	4619      	mov	r1, r3
 800181e:	4806      	ldr	r0, [pc, #24]	; (8001838 <MX_TIM1_Init+0x9c>)
 8001820:	f002 f9b4 	bl	8003b8c <HAL_TIMEx_MasterConfigSynchronization>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800182a:	f000 f895 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000228 	.word	0x20000228
 800183c:	40012c00 	.word	0x40012c00

08001840 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001844:	4b11      	ldr	r3, [pc, #68]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001846:	4a12      	ldr	r2, [pc, #72]	; (8001890 <MX_USART1_UART_Init+0x50>)
 8001848:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <MX_USART1_UART_Init+0x4c>)
 800184c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001850:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001852:	4b0e      	ldr	r3, [pc, #56]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <MX_USART1_UART_Init+0x4c>)
 800185a:	2200      	movs	r2, #0
 800185c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800185e:	4b0b      	ldr	r3, [pc, #44]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001864:	4b09      	ldr	r3, [pc, #36]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001866:	220c      	movs	r2, #12
 8001868:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186a:	4b08      	ldr	r3, [pc, #32]	; (800188c <MX_USART1_UART_Init+0x4c>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001876:	4805      	ldr	r0, [pc, #20]	; (800188c <MX_USART1_UART_Init+0x4c>)
 8001878:	f002 f9e0 	bl	8003c3c <HAL_UART_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001882:	f000 f869 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000270 	.word	0x20000270
 8001890:	40013800 	.word	0x40013800

08001894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a8:	4b28      	ldr	r3, [pc, #160]	; (800194c <MX_GPIO_Init+0xb8>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a27      	ldr	r2, [pc, #156]	; (800194c <MX_GPIO_Init+0xb8>)
 80018ae:	f043 0304 	orr.w	r3, r3, #4
 80018b2:	6193      	str	r3, [r2, #24]
 80018b4:	4b25      	ldr	r3, [pc, #148]	; (800194c <MX_GPIO_Init+0xb8>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c0:	4b22      	ldr	r3, [pc, #136]	; (800194c <MX_GPIO_Init+0xb8>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a21      	ldr	r2, [pc, #132]	; (800194c <MX_GPIO_Init+0xb8>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b1f      	ldr	r3, [pc, #124]	; (800194c <MX_GPIO_Init+0xb8>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80018de:	481c      	ldr	r0, [pc, #112]	; (8001950 <MX_GPIO_Init+0xbc>)
 80018e0:	f001 f965 	bl	8002bae <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ea:	481a      	ldr	r0, [pc, #104]	; (8001954 <MX_GPIO_Init+0xc0>)
 80018ec:	f001 f95f 	bl	8002bae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018f0:	2304      	movs	r3, #4
 80018f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fc:	f107 0308 	add.w	r3, r7, #8
 8001900:	4619      	mov	r1, r3
 8001902:	4814      	ldr	r0, [pc, #80]	; (8001954 <MX_GPIO_Init+0xc0>)
 8001904:	f000 ffc0 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001908:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800190c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190e:	2301      	movs	r3, #1
 8001910:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2302      	movs	r3, #2
 8001918:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	4619      	mov	r1, r3
 8001920:	480b      	ldr	r0, [pc, #44]	; (8001950 <MX_GPIO_Init+0xbc>)
 8001922:	f000 ffb1 	bl	8002888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800192a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192c:	2301      	movs	r3, #1
 800192e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001934:	2302      	movs	r3, #2
 8001936:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 0308 	add.w	r3, r7, #8
 800193c:	4619      	mov	r1, r3
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_GPIO_Init+0xc0>)
 8001940:	f000 ffa2 	bl	8002888 <HAL_GPIO_Init>

}
 8001944:	bf00      	nop
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	40010c00 	.word	0x40010c00
 8001954:	40010800 	.word	0x40010800

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_MspInit+0x5c>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_MspInit+0x5c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_MspInit+0x5c>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_MspInit+0x5c>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <HAL_MspInit+0x5c>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800198c:	61d3      	str	r3, [r2, #28]
 800198e:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <HAL_MspInit+0x5c>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800199a:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <HAL_MspInit+0x60>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	4a04      	ldr	r2, [pc, #16]	; (80019c4 <HAL_MspInit+0x60>)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b6:	bf00      	nop
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	40021000 	.word	0x40021000
 80019c4:	40010000 	.word	0x40010000

080019c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <HAL_ADC_MspInit+0x6c>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d121      	bne.n	8001a2c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019e8:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a12      	ldr	r2, [pc, #72]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 80019ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a0c      	ldr	r2, [pc, #48]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_ADC_MspInit+0x70>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	4805      	ldr	r0, [pc, #20]	; (8001a3c <HAL_ADC_MspInit+0x74>)
 8001a28:	f000 ff2e 	bl	8002888 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a2c:	bf00      	nop
 8001a2e:	3720      	adds	r7, #32
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40012400 	.word	0x40012400
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	40010800 	.word	0x40010800

08001a40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a09      	ldr	r2, [pc, #36]	; (8001a74 <HAL_TIM_Base_MspInit+0x34>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d10b      	bne.n	8001a6a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a52:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <HAL_TIM_Base_MspInit+0x38>)
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	4a08      	ldr	r2, [pc, #32]	; (8001a78 <HAL_TIM_Base_MspInit+0x38>)
 8001a58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a5c:	6193      	str	r3, [r2, #24]
 8001a5e:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <HAL_TIM_Base_MspInit+0x38>)
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	40012c00 	.word	0x40012c00
 8001a78:	40021000 	.word	0x40021000

08001a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	; 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a22      	ldr	r2, [pc, #136]	; (8001b20 <HAL_UART_MspInit+0xa4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d13d      	bne.n	8001b18 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a9c:	4b21      	ldr	r3, [pc, #132]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a20      	ldr	r2, [pc, #128]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001aa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a1a      	ldr	r2, [pc, #104]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001aba:	f043 0308 	orr.w	r3, r3, #8
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_UART_MspInit+0xa8>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001acc:	2340      	movs	r3, #64	; 0x40
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	4619      	mov	r1, r3
 8001ade:	4812      	ldr	r0, [pc, #72]	; (8001b28 <HAL_UART_MspInit+0xac>)
 8001ae0:	f000 fed2 	bl	8002888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ae4:	2380      	movs	r3, #128	; 0x80
 8001ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	480c      	ldr	r0, [pc, #48]	; (8001b28 <HAL_UART_MspInit+0xac>)
 8001af8:	f000 fec6 	bl	8002888 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_UART_MspInit+0xb0>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24
 8001b12:	4a06      	ldr	r2, [pc, #24]	; (8001b2c <HAL_UART_MspInit+0xb0>)
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b18:	bf00      	nop
 8001b1a:	3728      	adds	r7, #40	; 0x28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40013800 	.word	0x40013800
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40010c00 	.word	0x40010c00
 8001b2c:	40010000 	.word	0x40010000

08001b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <HardFault_Handler+0x4>

08001b42 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <MemManage_Handler+0x4>

08001b48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <BusFault_Handler+0x4>

08001b4e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b52:	e7fe      	b.n	8001b52 <UsageFault_Handler+0x4>

08001b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b7c:	f000 f934 	bl	8001de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
	return 1;
 8001b88:	2301      	movs	r3, #1
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr

08001b92 <_kill>:

int _kill(int pid, int sig)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b9c:	f002 fa06 	bl	8003fac <__errno>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2216      	movs	r2, #22
 8001ba4:	601a      	str	r2, [r3, #0]
	return -1;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <_exit>:

void _exit (int status)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bba:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffe7 	bl	8001b92 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bc4:	e7fe      	b.n	8001bc4 <_exit+0x12>

08001bc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e00a      	b.n	8001bee <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bd8:	f3af 8000 	nop.w
 8001bdc:	4601      	mov	r1, r0
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	1c5a      	adds	r2, r3, #1
 8001be2:	60ba      	str	r2, [r7, #8]
 8001be4:	b2ca      	uxtb	r2, r1
 8001be6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	3301      	adds	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	dbf0      	blt.n	8001bd8 <_read+0x12>
	}

return len;
 8001bf6:	687b      	ldr	r3, [r7, #4]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	e009      	b.n	8001c26 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1c5a      	adds	r2, r3, #1
 8001c16:	60ba      	str	r2, [r7, #8]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dbf1      	blt.n	8001c12 <_write+0x12>
	}
	return len;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_close>:

int _close(int file)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	return -1;
 8001c40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c5e:	605a      	str	r2, [r3, #4]
	return 0;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <_isatty>:

int _isatty(int file)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	return 1;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca0:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <_sbrk+0x5c>)
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <_sbrk+0x60>)
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cac:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <_sbrk+0x64>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <_sbrk+0x68>)
 8001cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <_sbrk+0x64>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d207      	bcs.n	8001cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc8:	f002 f970 	bl	8003fac <__errno>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	220c      	movs	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e009      	b.n	8001cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <_sbrk+0x64>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <_sbrk+0x64>)
 8001ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cea:	68fb      	ldr	r3, [r7, #12]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20002800 	.word	0x20002800
 8001cf8:	00000400 	.word	0x00000400
 8001cfc:	200002b4 	.word	0x200002b4
 8001d00:	200002d0 	.word	0x200002d0

08001d04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d10:	480c      	ldr	r0, [pc, #48]	; (8001d44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d12:	490d      	ldr	r1, [pc, #52]	; (8001d48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d14:	4a0d      	ldr	r2, [pc, #52]	; (8001d4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d18:	e002      	b.n	8001d20 <LoopCopyDataInit>

08001d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d1e:	3304      	adds	r3, #4

08001d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d24:	d3f9      	bcc.n	8001d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d26:	4a0a      	ldr	r2, [pc, #40]	; (8001d50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d28:	4c0a      	ldr	r4, [pc, #40]	; (8001d54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d2c:	e001      	b.n	8001d32 <LoopFillZerobss>

08001d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d30:	3204      	adds	r2, #4

08001d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d34:	d3fb      	bcc.n	8001d2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d36:	f7ff ffe5 	bl	8001d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d3a:	f002 f93d 	bl	8003fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d3e:	f7ff facf 	bl	80012e0 <main>
  bx lr
 8001d42:	4770      	bx	lr
  ldr r0, =_sdata
 8001d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d48:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d4c:	080072cc 	.word	0x080072cc
  ldr r2, =_sbss
 8001d50:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d54:	200002cc 	.word	0x200002cc

08001d58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d58:	e7fe      	b.n	8001d58 <ADC1_2_IRQHandler>
	...

08001d5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <HAL_Init+0x28>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <HAL_Init+0x28>)
 8001d66:	f043 0310 	orr.w	r3, r3, #16
 8001d6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f000 fd57 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d72:	200f      	movs	r0, #15
 8001d74:	f000 f808 	bl	8001d88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d78:	f7ff fdf4 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40022000 	.word	0x40022000

08001d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_InitTick+0x54>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <HAL_InitTick+0x58>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 fd61 	bl	800286e <HAL_SYSTICK_Config>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00e      	b.n	8001dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b0f      	cmp	r3, #15
 8001dba:	d80a      	bhi.n	8001dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f000 fd37 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc8:	4a06      	ldr	r2, [pc, #24]	; (8001de4 <HAL_InitTick+0x5c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e000      	b.n	8001dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000008 	.word	0x20000008
 8001de4:	20000004 	.word	0x20000004

08001de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_IncTick+0x1c>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <HAL_IncTick+0x20>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	4a03      	ldr	r2, [pc, #12]	; (8001e08 <HAL_IncTick+0x20>)
 8001dfa:	6013      	str	r3, [r2, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	20000008 	.word	0x20000008
 8001e08:	200002b8 	.word	0x200002b8

08001e0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b02      	ldr	r3, [pc, #8]	; (8001e1c <HAL_GetTick+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	200002b8 	.word	0x200002b8

08001e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff fff0 	bl	8001e0c <HAL_GetTick>
 8001e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e38:	d005      	beq.n	8001e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_Delay+0x44>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4413      	add	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e46:	bf00      	nop
 8001e48:	f7ff ffe0 	bl	8001e0c <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d8f7      	bhi.n	8001e48 <HAL_Delay+0x28>
  {
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000008 	.word	0x20000008

08001e68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0be      	b.n	8002008 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d109      	bne.n	8001eac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff fd8e 	bl	80019c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 fbc5 	bl	800263c <ADC_ConversionStop_Disable>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f040 8099 	bne.w	8001ff6 <HAL_ADC_Init+0x18e>
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f040 8095 	bne.w	8001ff6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ed4:	f023 0302 	bic.w	r3, r3, #2
 8001ed8:	f043 0202 	orr.w	r2, r3, #2
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	7b1b      	ldrb	r3, [r3, #12]
 8001eee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ef0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f00:	d003      	beq.n	8001f0a <HAL_ADC_Init+0xa2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d102      	bne.n	8001f10 <HAL_ADC_Init+0xa8>
 8001f0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f0e:	e000      	b.n	8001f12 <HAL_ADC_Init+0xaa>
 8001f10:	2300      	movs	r3, #0
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	7d1b      	ldrb	r3, [r3, #20]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d119      	bne.n	8001f54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	7b1b      	ldrb	r3, [r3, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d109      	bne.n	8001f3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	035a      	lsls	r2, r3, #13
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	e00b      	b.n	8001f54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	f043 0220 	orr.w	r2, r3, #32
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	f043 0201 	orr.w	r2, r3, #1
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689a      	ldr	r2, [r3, #8]
 8001f6e:	4b28      	ldr	r3, [pc, #160]	; (8002010 <HAL_ADC_Init+0x1a8>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6812      	ldr	r2, [r2, #0]
 8001f76:	68b9      	ldr	r1, [r7, #8]
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f84:	d003      	beq.n	8001f8e <HAL_ADC_Init+0x126>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d104      	bne.n	8001f98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	051b      	lsls	r3, r3, #20
 8001f96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	4b18      	ldr	r3, [pc, #96]	; (8002014 <HAL_ADC_Init+0x1ac>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d10b      	bne.n	8001fd4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	f043 0201 	orr.w	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fd2:	e018      	b.n	8002006 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	f023 0312 	bic.w	r3, r3, #18
 8001fdc:	f043 0210 	orr.w	r2, r3, #16
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe8:	f043 0201 	orr.w	r2, r3, #1
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ff4:	e007      	b.n	8002006 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	f043 0210 	orr.w	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002006:	7dfb      	ldrb	r3, [r7, #23]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	ffe1f7fd 	.word	0xffe1f7fd
 8002014:	ff1f0efe 	.word	0xff1f0efe

08002018 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002020:	2300      	movs	r3, #0
 8002022:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Start+0x1a>
 800202e:	2302      	movs	r3, #2
 8002030:	e098      	b.n	8002164 <HAL_ADC_Start+0x14c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 faa4 	bl	8002588 <ADC_Enable>
 8002040:	4603      	mov	r3, r0
 8002042:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 8087 	bne.w	800215a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002054:	f023 0301 	bic.w	r3, r3, #1
 8002058:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a41      	ldr	r2, [pc, #260]	; (800216c <HAL_ADC_Start+0x154>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d105      	bne.n	8002076 <HAL_ADC_Start+0x5e>
 800206a:	4b41      	ldr	r3, [pc, #260]	; (8002170 <HAL_ADC_Start+0x158>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d115      	bne.n	80020a2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208c:	2b00      	cmp	r3, #0
 800208e:	d026      	beq.n	80020de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002094:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002098:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020a0:	e01d      	b.n	80020de <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a2f      	ldr	r2, [pc, #188]	; (8002170 <HAL_ADC_Start+0x158>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_Start+0xaa>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a2b      	ldr	r2, [pc, #172]	; (800216c <HAL_ADC_Start+0x154>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10d      	bne.n	80020de <HAL_ADC_Start+0xc6>
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <HAL_ADC_Start+0x158>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ee:	f023 0206 	bic.w	r2, r3, #6
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020f6:	e002      	b.n	80020fe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f06f 0202 	mvn.w	r2, #2
 800210e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800211a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800211e:	d113      	bne.n	8002148 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002124:	4a11      	ldr	r2, [pc, #68]	; (800216c <HAL_ADC_Start+0x154>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d105      	bne.n	8002136 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800212a:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_ADC_Start+0x158>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002132:	2b00      	cmp	r3, #0
 8002134:	d108      	bne.n	8002148 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	e00c      	b.n	8002162 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	e003      	b.n	8002162 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002162:	7bfb      	ldrb	r3, [r7, #15]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40012800 	.word	0x40012800
 8002170:	40012400 	.word	0x40012400

08002174 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002174:	b590      	push	{r4, r7, lr}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800218a:	f7ff fe3f 	bl	8001e0c <HAL_GetTick>
 800218e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00b      	beq.n	80021b6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a2:	f043 0220 	orr.w	r2, r3, #32
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e0d3      	b.n	800235e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d131      	bne.n	8002228 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d12a      	bne.n	8002228 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021d2:	e021      	b.n	8002218 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021da:	d01d      	beq.n	8002218 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d007      	beq.n	80021f2 <HAL_ADC_PollForConversion+0x7e>
 80021e2:	f7ff fe13 	bl	8001e0c <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d212      	bcs.n	8002218 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10b      	bne.n	8002218 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	f043 0204 	orr.w	r2, r3, #4
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e0a2      	b.n	800235e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0d6      	beq.n	80021d4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002226:	e070      	b.n	800230a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002228:	4b4f      	ldr	r3, [pc, #316]	; (8002368 <HAL_ADC_PollForConversion+0x1f4>)
 800222a:	681c      	ldr	r4, [r3, #0]
 800222c:	2002      	movs	r0, #2
 800222e:	f001 f9a7 	bl	8003580 <HAL_RCCEx_GetPeriphCLKFreq>
 8002232:	4603      	mov	r3, r0
 8002234:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6919      	ldr	r1, [r3, #16]
 800223e:	4b4b      	ldr	r3, [pc, #300]	; (800236c <HAL_ADC_PollForConversion+0x1f8>)
 8002240:	400b      	ands	r3, r1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d118      	bne.n	8002278 <HAL_ADC_PollForConversion+0x104>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68d9      	ldr	r1, [r3, #12]
 800224c:	4b48      	ldr	r3, [pc, #288]	; (8002370 <HAL_ADC_PollForConversion+0x1fc>)
 800224e:	400b      	ands	r3, r1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d111      	bne.n	8002278 <HAL_ADC_PollForConversion+0x104>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6919      	ldr	r1, [r3, #16]
 800225a:	4b46      	ldr	r3, [pc, #280]	; (8002374 <HAL_ADC_PollForConversion+0x200>)
 800225c:	400b      	ands	r3, r1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d108      	bne.n	8002274 <HAL_ADC_PollForConversion+0x100>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68d9      	ldr	r1, [r3, #12]
 8002268:	4b43      	ldr	r3, [pc, #268]	; (8002378 <HAL_ADC_PollForConversion+0x204>)
 800226a:	400b      	ands	r3, r1
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <HAL_ADC_PollForConversion+0x100>
 8002270:	2314      	movs	r3, #20
 8002272:	e020      	b.n	80022b6 <HAL_ADC_PollForConversion+0x142>
 8002274:	2329      	movs	r3, #41	; 0x29
 8002276:	e01e      	b.n	80022b6 <HAL_ADC_PollForConversion+0x142>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6919      	ldr	r1, [r3, #16]
 800227e:	4b3d      	ldr	r3, [pc, #244]	; (8002374 <HAL_ADC_PollForConversion+0x200>)
 8002280:	400b      	ands	r3, r1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_ADC_PollForConversion+0x120>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68d9      	ldr	r1, [r3, #12]
 800228c:	4b3a      	ldr	r3, [pc, #232]	; (8002378 <HAL_ADC_PollForConversion+0x204>)
 800228e:	400b      	ands	r3, r1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00d      	beq.n	80022b0 <HAL_ADC_PollForConversion+0x13c>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6919      	ldr	r1, [r3, #16]
 800229a:	4b38      	ldr	r3, [pc, #224]	; (800237c <HAL_ADC_PollForConversion+0x208>)
 800229c:	400b      	ands	r3, r1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d108      	bne.n	80022b4 <HAL_ADC_PollForConversion+0x140>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68d9      	ldr	r1, [r3, #12]
 80022a8:	4b34      	ldr	r3, [pc, #208]	; (800237c <HAL_ADC_PollForConversion+0x208>)
 80022aa:	400b      	ands	r3, r1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_PollForConversion+0x140>
 80022b0:	2354      	movs	r3, #84	; 0x54
 80022b2:	e000      	b.n	80022b6 <HAL_ADC_PollForConversion+0x142>
 80022b4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
 80022ba:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022bc:	e021      	b.n	8002302 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d01a      	beq.n	80022fc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d007      	beq.n	80022dc <HAL_ADC_PollForConversion+0x168>
 80022cc:	f7ff fd9e 	bl	8001e0c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d20f      	bcs.n	80022fc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d90b      	bls.n	80022fc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	f043 0204 	orr.w	r2, r3, #4
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e030      	b.n	800235e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	3301      	adds	r3, #1
 8002300:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	429a      	cmp	r2, r3
 8002308:	d8d9      	bhi.n	80022be <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f06f 0212 	mvn.w	r2, #18
 8002312:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800232a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800232e:	d115      	bne.n	800235c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002334:	2b00      	cmp	r3, #0
 8002336:	d111      	bne.n	800235c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d105      	bne.n	800235c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002354:	f043 0201 	orr.w	r2, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd90      	pop	{r4, r7, pc}
 8002366:	bf00      	nop
 8002368:	20000000 	.word	0x20000000
 800236c:	24924924 	.word	0x24924924
 8002370:	00924924 	.word	0x00924924
 8002374:	12492492 	.word	0x12492492
 8002378:	00492492 	.word	0x00492492
 800237c:	00249249 	.word	0x00249249

08002380 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a2:	2300      	movs	r3, #0
 80023a4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d101      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x20>
 80023b4:	2302      	movs	r3, #2
 80023b6:	e0dc      	b.n	8002572 <HAL_ADC_ConfigChannel+0x1da>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b06      	cmp	r3, #6
 80023c6:	d81c      	bhi.n	8002402 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	3b05      	subs	r3, #5
 80023da:	221f      	movs	r2, #31
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	4019      	ands	r1, r3
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	3b05      	subs	r3, #5
 80023f4:	fa00 f203 	lsl.w	r2, r0, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	635a      	str	r2, [r3, #52]	; 0x34
 8002400:	e03c      	b.n	800247c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b0c      	cmp	r3, #12
 8002408:	d81c      	bhi.n	8002444 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	3b23      	subs	r3, #35	; 0x23
 800241c:	221f      	movs	r2, #31
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	4019      	ands	r1, r3
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	3b23      	subs	r3, #35	; 0x23
 8002436:	fa00 f203 	lsl.w	r2, r0, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	631a      	str	r2, [r3, #48]	; 0x30
 8002442:	e01b      	b.n	800247c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	3b41      	subs	r3, #65	; 0x41
 8002456:	221f      	movs	r2, #31
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	4019      	ands	r1, r3
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	3b41      	subs	r3, #65	; 0x41
 8002470:	fa00 f203 	lsl.w	r2, r0, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2b09      	cmp	r3, #9
 8002482:	d91c      	bls.n	80024be <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68d9      	ldr	r1, [r3, #12]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	4613      	mov	r3, r2
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	4413      	add	r3, r2
 8002494:	3b1e      	subs	r3, #30
 8002496:	2207      	movs	r2, #7
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	4019      	ands	r1, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6898      	ldr	r0, [r3, #8]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4613      	mov	r3, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	4413      	add	r3, r2
 80024ae:	3b1e      	subs	r3, #30
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	e019      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6919      	ldr	r1, [r3, #16]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	2207      	movs	r2, #7
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4019      	ands	r1, r3
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	6898      	ldr	r0, [r3, #8]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b10      	cmp	r3, #16
 80024f8:	d003      	beq.n	8002502 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024fe:	2b11      	cmp	r3, #17
 8002500:	d132      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a1d      	ldr	r2, [pc, #116]	; (800257c <HAL_ADC_ConfigChannel+0x1e4>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d125      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d126      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002528:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2b10      	cmp	r3, #16
 8002530:	d11a      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <HAL_ADC_ConfigChannel+0x1e8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a13      	ldr	r2, [pc, #76]	; (8002584 <HAL_ADC_ConfigChannel+0x1ec>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	0c9a      	lsrs	r2, r3, #18
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002548:	e002      	b.n	8002550 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	3b01      	subs	r3, #1
 800254e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f9      	bne.n	800254a <HAL_ADC_ConfigChannel+0x1b2>
 8002556:	e007      	b.n	8002568 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255c:	f043 0220 	orr.w	r2, r3, #32
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002570:	7bfb      	ldrb	r3, [r7, #15]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	40012400 	.word	0x40012400
 8002580:	20000000 	.word	0x20000000
 8002584:	431bde83 	.word	0x431bde83

08002588 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002590:	2300      	movs	r3, #0
 8002592:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d040      	beq.n	8002628 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f042 0201 	orr.w	r2, r2, #1
 80025b4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025b6:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <ADC_Enable+0xac>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a1f      	ldr	r2, [pc, #124]	; (8002638 <ADC_Enable+0xb0>)
 80025bc:	fba2 2303 	umull	r2, r3, r2, r3
 80025c0:	0c9b      	lsrs	r3, r3, #18
 80025c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025c4:	e002      	b.n	80025cc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f9      	bne.n	80025c6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025d2:	f7ff fc1b 	bl	8001e0c <HAL_GetTick>
 80025d6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025d8:	e01f      	b.n	800261a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025da:	f7ff fc17 	bl	8001e0c <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d918      	bls.n	800261a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d011      	beq.n	800261a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fa:	f043 0210 	orr.w	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002606:	f043 0201 	orr.w	r2, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e007      	b.n	800262a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b01      	cmp	r3, #1
 8002626:	d1d8      	bne.n	80025da <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000000 	.word	0x20000000
 8002638:	431bde83 	.word	0x431bde83

0800263c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b01      	cmp	r3, #1
 8002654:	d12e      	bne.n	80026b4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0201 	bic.w	r2, r2, #1
 8002664:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002666:	f7ff fbd1 	bl	8001e0c <HAL_GetTick>
 800266a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800266c:	e01b      	b.n	80026a6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800266e:	f7ff fbcd 	bl	8001e0c <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d914      	bls.n	80026a6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d10d      	bne.n	80026a6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	f043 0210 	orr.w	r2, r3, #16
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f043 0201 	orr.w	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e007      	b.n	80026b6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d0dc      	beq.n	800266e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d0:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <__NVIC_SetPriorityGrouping+0x44>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026dc:	4013      	ands	r3, r2
 80026de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026f2:	4a04      	ldr	r2, [pc, #16]	; (8002704 <__NVIC_SetPriorityGrouping+0x44>)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	60d3      	str	r3, [r2, #12]
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800270c:	4b04      	ldr	r3, [pc, #16]	; (8002720 <__NVIC_GetPriorityGrouping+0x18>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	0a1b      	lsrs	r3, r3, #8
 8002712:	f003 0307 	and.w	r3, r3, #7
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	6039      	str	r1, [r7, #0]
 800272e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002734:	2b00      	cmp	r3, #0
 8002736:	db0a      	blt.n	800274e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	b2da      	uxtb	r2, r3
 800273c:	490c      	ldr	r1, [pc, #48]	; (8002770 <__NVIC_SetPriority+0x4c>)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	0112      	lsls	r2, r2, #4
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	440b      	add	r3, r1
 8002748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800274c:	e00a      	b.n	8002764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	b2da      	uxtb	r2, r3
 8002752:	4908      	ldr	r1, [pc, #32]	; (8002774 <__NVIC_SetPriority+0x50>)
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	3b04      	subs	r3, #4
 800275c:	0112      	lsls	r2, r2, #4
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	440b      	add	r3, r1
 8002762:	761a      	strb	r2, [r3, #24]
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	e000e100 	.word	0xe000e100
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002778:	b480      	push	{r7}
 800277a:	b089      	sub	sp, #36	; 0x24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f1c3 0307 	rsb	r3, r3, #7
 8002792:	2b04      	cmp	r3, #4
 8002794:	bf28      	it	cs
 8002796:	2304      	movcs	r3, #4
 8002798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	3304      	adds	r3, #4
 800279e:	2b06      	cmp	r3, #6
 80027a0:	d902      	bls.n	80027a8 <NVIC_EncodePriority+0x30>
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3b03      	subs	r3, #3
 80027a6:	e000      	b.n	80027aa <NVIC_EncodePriority+0x32>
 80027a8:	2300      	movs	r3, #0
 80027aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ac:	f04f 32ff 	mov.w	r2, #4294967295
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43da      	mvns	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	401a      	ands	r2, r3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c0:	f04f 31ff 	mov.w	r1, #4294967295
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ca:	43d9      	mvns	r1, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d0:	4313      	orrs	r3, r2
         );
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3724      	adds	r7, #36	; 0x24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	; (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f7ff ff90 	bl	8002724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	; (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff49 	bl	80026c0 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff5e 	bl	8002708 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff90 	bl	8002778 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5f 	bl	8002724 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ffb0 	bl	80027dc <SysTick_Config>
 800287c:	4603      	mov	r3, r0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002888:	b480      	push	{r7}
 800288a:	b08b      	sub	sp, #44	; 0x2c
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002896:	2300      	movs	r3, #0
 8002898:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800289a:	e161      	b.n	8002b60 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800289c:	2201      	movs	r2, #1
 800289e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	69fa      	ldr	r2, [r7, #28]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	f040 8150 	bne.w	8002b5a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4a97      	ldr	r2, [pc, #604]	; (8002b1c <HAL_GPIO_Init+0x294>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d05e      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
 80028c4:	4a95      	ldr	r2, [pc, #596]	; (8002b1c <HAL_GPIO_Init+0x294>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d875      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 80028ca:	4a95      	ldr	r2, [pc, #596]	; (8002b20 <HAL_GPIO_Init+0x298>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d058      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
 80028d0:	4a93      	ldr	r2, [pc, #588]	; (8002b20 <HAL_GPIO_Init+0x298>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d86f      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 80028d6:	4a93      	ldr	r2, [pc, #588]	; (8002b24 <HAL_GPIO_Init+0x29c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d052      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
 80028dc:	4a91      	ldr	r2, [pc, #580]	; (8002b24 <HAL_GPIO_Init+0x29c>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d869      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 80028e2:	4a91      	ldr	r2, [pc, #580]	; (8002b28 <HAL_GPIO_Init+0x2a0>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d04c      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
 80028e8:	4a8f      	ldr	r2, [pc, #572]	; (8002b28 <HAL_GPIO_Init+0x2a0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d863      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 80028ee:	4a8f      	ldr	r2, [pc, #572]	; (8002b2c <HAL_GPIO_Init+0x2a4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d046      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
 80028f4:	4a8d      	ldr	r2, [pc, #564]	; (8002b2c <HAL_GPIO_Init+0x2a4>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d85d      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 80028fa:	2b12      	cmp	r3, #18
 80028fc:	d82a      	bhi.n	8002954 <HAL_GPIO_Init+0xcc>
 80028fe:	2b12      	cmp	r3, #18
 8002900:	d859      	bhi.n	80029b6 <HAL_GPIO_Init+0x12e>
 8002902:	a201      	add	r2, pc, #4	; (adr r2, 8002908 <HAL_GPIO_Init+0x80>)
 8002904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002908:	08002983 	.word	0x08002983
 800290c:	0800295d 	.word	0x0800295d
 8002910:	0800296f 	.word	0x0800296f
 8002914:	080029b1 	.word	0x080029b1
 8002918:	080029b7 	.word	0x080029b7
 800291c:	080029b7 	.word	0x080029b7
 8002920:	080029b7 	.word	0x080029b7
 8002924:	080029b7 	.word	0x080029b7
 8002928:	080029b7 	.word	0x080029b7
 800292c:	080029b7 	.word	0x080029b7
 8002930:	080029b7 	.word	0x080029b7
 8002934:	080029b7 	.word	0x080029b7
 8002938:	080029b7 	.word	0x080029b7
 800293c:	080029b7 	.word	0x080029b7
 8002940:	080029b7 	.word	0x080029b7
 8002944:	080029b7 	.word	0x080029b7
 8002948:	080029b7 	.word	0x080029b7
 800294c:	08002965 	.word	0x08002965
 8002950:	08002979 	.word	0x08002979
 8002954:	4a76      	ldr	r2, [pc, #472]	; (8002b30 <HAL_GPIO_Init+0x2a8>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d013      	beq.n	8002982 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800295a:	e02c      	b.n	80029b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	623b      	str	r3, [r7, #32]
          break;
 8002962:	e029      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	3304      	adds	r3, #4
 800296a:	623b      	str	r3, [r7, #32]
          break;
 800296c:	e024      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	3308      	adds	r3, #8
 8002974:	623b      	str	r3, [r7, #32]
          break;
 8002976:	e01f      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	330c      	adds	r3, #12
 800297e:	623b      	str	r3, [r7, #32]
          break;
 8002980:	e01a      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d102      	bne.n	8002990 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800298a:	2304      	movs	r3, #4
 800298c:	623b      	str	r3, [r7, #32]
          break;
 800298e:	e013      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d105      	bne.n	80029a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002998:	2308      	movs	r3, #8
 800299a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69fa      	ldr	r2, [r7, #28]
 80029a0:	611a      	str	r2, [r3, #16]
          break;
 80029a2:	e009      	b.n	80029b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029a4:	2308      	movs	r3, #8
 80029a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	615a      	str	r2, [r3, #20]
          break;
 80029ae:	e003      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029b0:	2300      	movs	r3, #0
 80029b2:	623b      	str	r3, [r7, #32]
          break;
 80029b4:	e000      	b.n	80029b8 <HAL_GPIO_Init+0x130>
          break;
 80029b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2bff      	cmp	r3, #255	; 0xff
 80029bc:	d801      	bhi.n	80029c2 <HAL_GPIO_Init+0x13a>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	e001      	b.n	80029c6 <HAL_GPIO_Init+0x13e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3304      	adds	r3, #4
 80029c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2bff      	cmp	r3, #255	; 0xff
 80029cc:	d802      	bhi.n	80029d4 <HAL_GPIO_Init+0x14c>
 80029ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	e002      	b.n	80029da <HAL_GPIO_Init+0x152>
 80029d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d6:	3b08      	subs	r3, #8
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	210f      	movs	r1, #15
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	fa01 f303 	lsl.w	r3, r1, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	401a      	ands	r2, r3
 80029ec:	6a39      	ldr	r1, [r7, #32]
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	431a      	orrs	r2, r3
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80a9 	beq.w	8002b5a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a08:	4b4a      	ldr	r3, [pc, #296]	; (8002b34 <HAL_GPIO_Init+0x2ac>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	4a49      	ldr	r2, [pc, #292]	; (8002b34 <HAL_GPIO_Init+0x2ac>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6193      	str	r3, [r2, #24]
 8002a14:	4b47      	ldr	r3, [pc, #284]	; (8002b34 <HAL_GPIO_Init+0x2ac>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a20:	4a45      	ldr	r2, [pc, #276]	; (8002b38 <HAL_GPIO_Init+0x2b0>)
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	220f      	movs	r2, #15
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4013      	ands	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a3d      	ldr	r2, [pc, #244]	; (8002b3c <HAL_GPIO_Init+0x2b4>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d00d      	beq.n	8002a68 <HAL_GPIO_Init+0x1e0>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a3c      	ldr	r2, [pc, #240]	; (8002b40 <HAL_GPIO_Init+0x2b8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d007      	beq.n	8002a64 <HAL_GPIO_Init+0x1dc>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a3b      	ldr	r2, [pc, #236]	; (8002b44 <HAL_GPIO_Init+0x2bc>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d101      	bne.n	8002a60 <HAL_GPIO_Init+0x1d8>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e004      	b.n	8002a6a <HAL_GPIO_Init+0x1e2>
 8002a60:	2303      	movs	r3, #3
 8002a62:	e002      	b.n	8002a6a <HAL_GPIO_Init+0x1e2>
 8002a64:	2301      	movs	r3, #1
 8002a66:	e000      	b.n	8002a6a <HAL_GPIO_Init+0x1e2>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a6c:	f002 0203 	and.w	r2, r2, #3
 8002a70:	0092      	lsls	r2, r2, #2
 8002a72:	4093      	lsls	r3, r2
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a7a:	492f      	ldr	r1, [pc, #188]	; (8002b38 <HAL_GPIO_Init+0x2b0>)
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d006      	beq.n	8002aa2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a94:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	492b      	ldr	r1, [pc, #172]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	600b      	str	r3, [r1, #0]
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002aa2:	4b29      	ldr	r3, [pc, #164]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	4927      	ldr	r1, [pc, #156]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d006      	beq.n	8002aca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002abc:	4b22      	ldr	r3, [pc, #136]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4921      	ldr	r1, [pc, #132]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]
 8002ac8:	e006      	b.n	8002ad8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002aca:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	491d      	ldr	r1, [pc, #116]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d006      	beq.n	8002af2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ae4:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	4917      	ldr	r1, [pc, #92]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	608b      	str	r3, [r1, #8]
 8002af0:	e006      	b.n	8002b00 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002af2:	4b15      	ldr	r3, [pc, #84]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	43db      	mvns	r3, r3
 8002afa:	4913      	ldr	r1, [pc, #76]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01f      	beq.n	8002b4c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002b0e:	68da      	ldr	r2, [r3, #12]
 8002b10:	490d      	ldr	r1, [pc, #52]	; (8002b48 <HAL_GPIO_Init+0x2c0>)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60cb      	str	r3, [r1, #12]
 8002b18:	e01f      	b.n	8002b5a <HAL_GPIO_Init+0x2d2>
 8002b1a:	bf00      	nop
 8002b1c:	10320000 	.word	0x10320000
 8002b20:	10310000 	.word	0x10310000
 8002b24:	10220000 	.word	0x10220000
 8002b28:	10210000 	.word	0x10210000
 8002b2c:	10120000 	.word	0x10120000
 8002b30:	10110000 	.word	0x10110000
 8002b34:	40021000 	.word	0x40021000
 8002b38:	40010000 	.word	0x40010000
 8002b3c:	40010800 	.word	0x40010800
 8002b40:	40010c00 	.word	0x40010c00
 8002b44:	40011000 	.word	0x40011000
 8002b48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_GPIO_Init+0x2f4>)
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	43db      	mvns	r3, r3
 8002b54:	4909      	ldr	r1, [pc, #36]	; (8002b7c <HAL_GPIO_Init+0x2f4>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b66:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f47f ae96 	bne.w	800289c <HAL_GPIO_Init+0x14>
  }
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	372c      	adds	r7, #44	; 0x2c
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr
 8002b7c:	40010400 	.word	0x40010400

08002b80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	887b      	ldrh	r3, [r7, #2]
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	e001      	b.n	8002ba2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr

08002bae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	807b      	strh	r3, [r7, #2]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bbe:	787b      	ldrb	r3, [r7, #1]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bc4:	887a      	ldrh	r2, [r7, #2]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bca:	e003      	b.n	8002bd4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bcc:	887b      	ldrh	r3, [r7, #2]
 8002bce:	041a      	lsls	r2, r3, #16
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	611a      	str	r2, [r3, #16]
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e272      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8087 	beq.w	8002d0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c00:	4b92      	ldr	r3, [pc, #584]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 030c 	and.w	r3, r3, #12
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d00c      	beq.n	8002c26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c0c:	4b8f      	ldr	r3, [pc, #572]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 030c 	and.w	r3, r3, #12
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d112      	bne.n	8002c3e <HAL_RCC_OscConfig+0x5e>
 8002c18:	4b8c      	ldr	r3, [pc, #560]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c24:	d10b      	bne.n	8002c3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c26:	4b89      	ldr	r3, [pc, #548]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d06c      	beq.n	8002d0c <HAL_RCC_OscConfig+0x12c>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d168      	bne.n	8002d0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e24c      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c46:	d106      	bne.n	8002c56 <HAL_RCC_OscConfig+0x76>
 8002c48:	4b80      	ldr	r3, [pc, #512]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a7f      	ldr	r2, [pc, #508]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	e02e      	b.n	8002cb4 <HAL_RCC_OscConfig+0xd4>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10c      	bne.n	8002c78 <HAL_RCC_OscConfig+0x98>
 8002c5e:	4b7b      	ldr	r3, [pc, #492]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a7a      	ldr	r2, [pc, #488]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c68:	6013      	str	r3, [r2, #0]
 8002c6a:	4b78      	ldr	r3, [pc, #480]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a77      	ldr	r2, [pc, #476]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c74:	6013      	str	r3, [r2, #0]
 8002c76:	e01d      	b.n	8002cb4 <HAL_RCC_OscConfig+0xd4>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c80:	d10c      	bne.n	8002c9c <HAL_RCC_OscConfig+0xbc>
 8002c82:	4b72      	ldr	r3, [pc, #456]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a71      	ldr	r2, [pc, #452]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	4b6f      	ldr	r3, [pc, #444]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6e      	ldr	r2, [pc, #440]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	e00b      	b.n	8002cb4 <HAL_RCC_OscConfig+0xd4>
 8002c9c:	4b6b      	ldr	r3, [pc, #428]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a6a      	ldr	r2, [pc, #424]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	4b68      	ldr	r3, [pc, #416]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a67      	ldr	r2, [pc, #412]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d013      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbc:	f7ff f8a6 	bl	8001e0c <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc4:	f7ff f8a2 	bl	8001e0c <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b64      	cmp	r3, #100	; 0x64
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e200      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	4b5d      	ldr	r3, [pc, #372]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0xe4>
 8002ce2:	e014      	b.n	8002d0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce4:	f7ff f892 	bl	8001e0c <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cec:	f7ff f88e 	bl	8001e0c <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b64      	cmp	r3, #100	; 0x64
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e1ec      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cfe:	4b53      	ldr	r3, [pc, #332]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x10c>
 8002d0a:	e000      	b.n	8002d0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d063      	beq.n	8002de2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d1a:	4b4c      	ldr	r3, [pc, #304]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00b      	beq.n	8002d3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d26:	4b49      	ldr	r3, [pc, #292]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d11c      	bne.n	8002d6c <HAL_RCC_OscConfig+0x18c>
 8002d32:	4b46      	ldr	r3, [pc, #280]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d116      	bne.n	8002d6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d3e:	4b43      	ldr	r3, [pc, #268]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d005      	beq.n	8002d56 <HAL_RCC_OscConfig+0x176>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d001      	beq.n	8002d56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e1c0      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d56:	4b3d      	ldr	r3, [pc, #244]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4939      	ldr	r1, [pc, #228]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d6a:	e03a      	b.n	8002de2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d020      	beq.n	8002db6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d74:	4b36      	ldr	r3, [pc, #216]	; (8002e50 <HAL_RCC_OscConfig+0x270>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7a:	f7ff f847 	bl	8001e0c <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d80:	e008      	b.n	8002d94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d82:	f7ff f843 	bl	8001e0c <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d901      	bls.n	8002d94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e1a1      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d94:	4b2d      	ldr	r3, [pc, #180]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0f0      	beq.n	8002d82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da0:	4b2a      	ldr	r3, [pc, #168]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	4927      	ldr	r1, [pc, #156]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	600b      	str	r3, [r1, #0]
 8002db4:	e015      	b.n	8002de2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002db6:	4b26      	ldr	r3, [pc, #152]	; (8002e50 <HAL_RCC_OscConfig+0x270>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbc:	f7ff f826 	bl	8001e0c <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dc4:	f7ff f822 	bl	8001e0c <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e180      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dd6:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d03a      	beq.n	8002e64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d019      	beq.n	8002e2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <HAL_RCC_OscConfig+0x274>)
 8002df8:	2201      	movs	r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfc:	f7ff f806 	bl	8001e0c <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e04:	f7ff f802 	bl	8001e0c <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e160      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e16:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <HAL_RCC_OscConfig+0x26c>)
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d0f0      	beq.n	8002e04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e22:	2001      	movs	r0, #1
 8002e24:	f000 fad8 	bl	80033d8 <RCC_Delay>
 8002e28:	e01c      	b.n	8002e64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <HAL_RCC_OscConfig+0x274>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e30:	f7fe ffec 	bl	8001e0c <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e36:	e00f      	b.n	8002e58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e38:	f7fe ffe8 	bl	8001e0c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d908      	bls.n	8002e58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e146      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
 8002e4a:	bf00      	nop
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	42420000 	.word	0x42420000
 8002e54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e58:	4b92      	ldr	r3, [pc, #584]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1e9      	bne.n	8002e38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80a6 	beq.w	8002fbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e76:	4b8b      	ldr	r3, [pc, #556]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10d      	bne.n	8002e9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e82:	4b88      	ldr	r3, [pc, #544]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	4a87      	ldr	r2, [pc, #540]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	61d3      	str	r3, [r2, #28]
 8002e8e:	4b85      	ldr	r3, [pc, #532]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e96:	60bb      	str	r3, [r7, #8]
 8002e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e9e:	4b82      	ldr	r3, [pc, #520]	; (80030a8 <HAL_RCC_OscConfig+0x4c8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d118      	bne.n	8002edc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eaa:	4b7f      	ldr	r3, [pc, #508]	; (80030a8 <HAL_RCC_OscConfig+0x4c8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a7e      	ldr	r2, [pc, #504]	; (80030a8 <HAL_RCC_OscConfig+0x4c8>)
 8002eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eb6:	f7fe ffa9 	bl	8001e0c <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ebc:	e008      	b.n	8002ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ebe:	f7fe ffa5 	bl	8001e0c <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b64      	cmp	r3, #100	; 0x64
 8002eca:	d901      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e103      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed0:	4b75      	ldr	r3, [pc, #468]	; (80030a8 <HAL_RCC_OscConfig+0x4c8>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0f0      	beq.n	8002ebe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d106      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x312>
 8002ee4:	4b6f      	ldr	r3, [pc, #444]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	4a6e      	ldr	r2, [pc, #440]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6213      	str	r3, [r2, #32]
 8002ef0:	e02d      	b.n	8002f4e <HAL_RCC_OscConfig+0x36e>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10c      	bne.n	8002f14 <HAL_RCC_OscConfig+0x334>
 8002efa:	4b6a      	ldr	r3, [pc, #424]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	4a69      	ldr	r2, [pc, #420]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f00:	f023 0301 	bic.w	r3, r3, #1
 8002f04:	6213      	str	r3, [r2, #32]
 8002f06:	4b67      	ldr	r3, [pc, #412]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	4a66      	ldr	r2, [pc, #408]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f0c:	f023 0304 	bic.w	r3, r3, #4
 8002f10:	6213      	str	r3, [r2, #32]
 8002f12:	e01c      	b.n	8002f4e <HAL_RCC_OscConfig+0x36e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d10c      	bne.n	8002f36 <HAL_RCC_OscConfig+0x356>
 8002f1c:	4b61      	ldr	r3, [pc, #388]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	4a60      	ldr	r2, [pc, #384]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	f043 0304 	orr.w	r3, r3, #4
 8002f26:	6213      	str	r3, [r2, #32]
 8002f28:	4b5e      	ldr	r3, [pc, #376]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	4a5d      	ldr	r2, [pc, #372]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	6213      	str	r3, [r2, #32]
 8002f34:	e00b      	b.n	8002f4e <HAL_RCC_OscConfig+0x36e>
 8002f36:	4b5b      	ldr	r3, [pc, #364]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	4a5a      	ldr	r2, [pc, #360]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f3c:	f023 0301 	bic.w	r3, r3, #1
 8002f40:	6213      	str	r3, [r2, #32]
 8002f42:	4b58      	ldr	r3, [pc, #352]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	4a57      	ldr	r2, [pc, #348]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f48:	f023 0304 	bic.w	r3, r3, #4
 8002f4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d015      	beq.n	8002f82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f56:	f7fe ff59 	bl	8001e0c <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5c:	e00a      	b.n	8002f74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f5e:	f7fe ff55 	bl	8001e0c <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e0b1      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f74:	4b4b      	ldr	r3, [pc, #300]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0ee      	beq.n	8002f5e <HAL_RCC_OscConfig+0x37e>
 8002f80:	e014      	b.n	8002fac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f82:	f7fe ff43 	bl	8001e0c <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f88:	e00a      	b.n	8002fa0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8a:	f7fe ff3f 	bl	8001e0c <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e09b      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa0:	4b40      	ldr	r3, [pc, #256]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1ee      	bne.n	8002f8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fac:	7dfb      	ldrb	r3, [r7, #23]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d105      	bne.n	8002fbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb2:	4b3c      	ldr	r3, [pc, #240]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	4a3b      	ldr	r2, [pc, #236]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002fb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8087 	beq.w	80030d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fc8:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 030c 	and.w	r3, r3, #12
 8002fd0:	2b08      	cmp	r3, #8
 8002fd2:	d061      	beq.n	8003098 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69db      	ldr	r3, [r3, #28]
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d146      	bne.n	800306a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fdc:	4b33      	ldr	r3, [pc, #204]	; (80030ac <HAL_RCC_OscConfig+0x4cc>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe2:	f7fe ff13 	bl	8001e0c <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fea:	f7fe ff0f 	bl	8001e0c <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e06d      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ffc:	4b29      	ldr	r3, [pc, #164]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f0      	bne.n	8002fea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003010:	d108      	bne.n	8003024 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003012:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	4921      	ldr	r1, [pc, #132]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003024:	4b1f      	ldr	r3, [pc, #124]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a19      	ldr	r1, [r3, #32]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	430b      	orrs	r3, r1
 8003036:	491b      	ldr	r1, [pc, #108]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 8003038:	4313      	orrs	r3, r2
 800303a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800303c:	4b1b      	ldr	r3, [pc, #108]	; (80030ac <HAL_RCC_OscConfig+0x4cc>)
 800303e:	2201      	movs	r2, #1
 8003040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe fee3 	bl	8001e0c <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304a:	f7fe fedf 	bl	8001e0c <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e03d      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800305c:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0f0      	beq.n	800304a <HAL_RCC_OscConfig+0x46a>
 8003068:	e035      	b.n	80030d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306a:	4b10      	ldr	r3, [pc, #64]	; (80030ac <HAL_RCC_OscConfig+0x4cc>)
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003070:	f7fe fecc 	bl	8001e0c <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003078:	f7fe fec8 	bl	8001e0c <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e026      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800308a:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_RCC_OscConfig+0x4c4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0x498>
 8003096:	e01e      	b.n	80030d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d107      	bne.n	80030b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e019      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40007000 	.word	0x40007000
 80030ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030b0:	4b0b      	ldr	r3, [pc, #44]	; (80030e0 <HAL_RCC_OscConfig+0x500>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d106      	bne.n	80030d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d001      	beq.n	80030d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40021000 	.word	0x40021000

080030e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e0d0      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030f8:	4b6a      	ldr	r3, [pc, #424]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	429a      	cmp	r2, r3
 8003104:	d910      	bls.n	8003128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003106:	4b67      	ldr	r3, [pc, #412]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f023 0207 	bic.w	r2, r3, #7
 800310e:	4965      	ldr	r1, [pc, #404]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	4313      	orrs	r3, r2
 8003114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003116:	4b63      	ldr	r3, [pc, #396]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d001      	beq.n	8003128 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0b8      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d020      	beq.n	8003176 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d005      	beq.n	800314c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003140:	4b59      	ldr	r3, [pc, #356]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	4a58      	ldr	r2, [pc, #352]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003146:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800314a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d005      	beq.n	8003164 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003158:	4b53      	ldr	r3, [pc, #332]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	4a52      	ldr	r2, [pc, #328]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800315e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003162:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003164:	4b50      	ldr	r3, [pc, #320]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	494d      	ldr	r1, [pc, #308]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	4313      	orrs	r3, r2
 8003174:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d040      	beq.n	8003204 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d107      	bne.n	800319a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318a:	4b47      	ldr	r3, [pc, #284]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d115      	bne.n	80031c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e07f      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d107      	bne.n	80031b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031a2:	4b41      	ldr	r3, [pc, #260]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d109      	bne.n	80031c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e073      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b2:	4b3d      	ldr	r3, [pc, #244]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e06b      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031c2:	4b39      	ldr	r3, [pc, #228]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f023 0203 	bic.w	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	4936      	ldr	r1, [pc, #216]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031d4:	f7fe fe1a 	bl	8001e0c <HAL_GetTick>
 80031d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031da:	e00a      	b.n	80031f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031dc:	f7fe fe16 	bl	8001e0c <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e053      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f2:	4b2d      	ldr	r3, [pc, #180]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 020c 	and.w	r2, r3, #12
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	429a      	cmp	r2, r3
 8003202:	d1eb      	bne.n	80031dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003204:	4b27      	ldr	r3, [pc, #156]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d210      	bcs.n	8003234 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003212:	4b24      	ldr	r3, [pc, #144]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 0207 	bic.w	r2, r3, #7
 800321a:	4922      	ldr	r1, [pc, #136]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	4313      	orrs	r3, r2
 8003220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003222:	4b20      	ldr	r3, [pc, #128]	; (80032a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	429a      	cmp	r2, r3
 800322e:	d001      	beq.n	8003234 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e032      	b.n	800329a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d008      	beq.n	8003252 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003240:	4b19      	ldr	r3, [pc, #100]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	4916      	ldr	r1, [pc, #88]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800324e:	4313      	orrs	r3, r2
 8003250:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d009      	beq.n	8003272 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800325e:	4b12      	ldr	r3, [pc, #72]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	490e      	ldr	r1, [pc, #56]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800326e:	4313      	orrs	r3, r2
 8003270:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003272:	f000 f821 	bl	80032b8 <HAL_RCC_GetSysClockFreq>
 8003276:	4602      	mov	r2, r0
 8003278:	4b0b      	ldr	r3, [pc, #44]	; (80032a8 <HAL_RCC_ClockConfig+0x1c4>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	490a      	ldr	r1, [pc, #40]	; (80032ac <HAL_RCC_ClockConfig+0x1c8>)
 8003284:	5ccb      	ldrb	r3, [r1, r3]
 8003286:	fa22 f303 	lsr.w	r3, r2, r3
 800328a:	4a09      	ldr	r2, [pc, #36]	; (80032b0 <HAL_RCC_ClockConfig+0x1cc>)
 800328c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800328e:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe fd78 	bl	8001d88 <HAL_InitTick>

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40022000 	.word	0x40022000
 80032a8:	40021000 	.word	0x40021000
 80032ac:	08006ed4 	.word	0x08006ed4
 80032b0:	20000000 	.word	0x20000000
 80032b4:	20000004 	.word	0x20000004

080032b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032b8:	b490      	push	{r4, r7}
 80032ba:	b08a      	sub	sp, #40	; 0x28
 80032bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80032be:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_RCC_GetSysClockFreq+0xac>)
 80032c0:	1d3c      	adds	r4, r7, #4
 80032c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80032c8:	f240 2301 	movw	r3, #513	; 0x201
 80032cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	2300      	movs	r3, #0
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	2300      	movs	r3, #0
 80032d8:	627b      	str	r3, [r7, #36]	; 0x24
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80032de:	2300      	movs	r3, #0
 80032e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032e2:	4b21      	ldr	r3, [pc, #132]	; (8003368 <HAL_RCC_GetSysClockFreq+0xb0>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d002      	beq.n	80032f8 <HAL_RCC_GetSysClockFreq+0x40>
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d003      	beq.n	80032fe <HAL_RCC_GetSysClockFreq+0x46>
 80032f6:	e02b      	b.n	8003350 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032f8:	4b1c      	ldr	r3, [pc, #112]	; (800336c <HAL_RCC_GetSysClockFreq+0xb4>)
 80032fa:	623b      	str	r3, [r7, #32]
      break;
 80032fc:	e02b      	b.n	8003356 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	0c9b      	lsrs	r3, r3, #18
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	3328      	adds	r3, #40	; 0x28
 8003308:	443b      	add	r3, r7
 800330a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800330e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d012      	beq.n	8003340 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800331a:	4b13      	ldr	r3, [pc, #76]	; (8003368 <HAL_RCC_GetSysClockFreq+0xb0>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	0c5b      	lsrs	r3, r3, #17
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	3328      	adds	r3, #40	; 0x28
 8003326:	443b      	add	r3, r7
 8003328:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800332c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	4a0e      	ldr	r2, [pc, #56]	; (800336c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003332:	fb03 f202 	mul.w	r2, r3, r2
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	fbb2 f3f3 	udiv	r3, r2, r3
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
 800333e:	e004      	b.n	800334a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	4a0b      	ldr	r2, [pc, #44]	; (8003370 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003344:	fb02 f303 	mul.w	r3, r2, r3
 8003348:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334c:	623b      	str	r3, [r7, #32]
      break;
 800334e:	e002      	b.n	8003356 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003350:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003352:	623b      	str	r3, [r7, #32]
      break;
 8003354:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003356:	6a3b      	ldr	r3, [r7, #32]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3728      	adds	r7, #40	; 0x28
 800335c:	46bd      	mov	sp, r7
 800335e:	bc90      	pop	{r4, r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	08006eb4 	.word	0x08006eb4
 8003368:	40021000 	.word	0x40021000
 800336c:	007a1200 	.word	0x007a1200
 8003370:	003d0900 	.word	0x003d0900

08003374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003378:	4b02      	ldr	r3, [pc, #8]	; (8003384 <HAL_RCC_GetHCLKFreq+0x10>)
 800337a:	681b      	ldr	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr
 8003384:	20000000 	.word	0x20000000

08003388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800338c:	f7ff fff2 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 8003390:	4602      	mov	r2, r0
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4903      	ldr	r1, [pc, #12]	; (80033ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40021000 	.word	0x40021000
 80033ac:	08006ee4 	.word	0x08006ee4

080033b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033b4:	f7ff ffde 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 80033b8:	4602      	mov	r2, r0
 80033ba:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	0adb      	lsrs	r3, r3, #11
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	4903      	ldr	r1, [pc, #12]	; (80033d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033c6:	5ccb      	ldrb	r3, [r1, r3]
 80033c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40021000 	.word	0x40021000
 80033d4:	08006ee4 	.word	0x08006ee4

080033d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <RCC_Delay+0x34>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a0a      	ldr	r2, [pc, #40]	; (8003410 <RCC_Delay+0x38>)
 80033e6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ea:	0a5b      	lsrs	r3, r3, #9
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	fb02 f303 	mul.w	r3, r2, r3
 80033f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033f4:	bf00      	nop
  }
  while (Delay --);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	1e5a      	subs	r2, r3, #1
 80033fa:	60fa      	str	r2, [r7, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1f9      	bne.n	80033f4 <RCC_Delay+0x1c>
}
 8003400:	bf00      	nop
 8003402:	bf00      	nop
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	20000000 	.word	0x20000000
 8003410:	10624dd3 	.word	0x10624dd3

08003414 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800341c:	2300      	movs	r3, #0
 800341e:	613b      	str	r3, [r7, #16]
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b00      	cmp	r3, #0
 800342e:	d07d      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003430:	2300      	movs	r3, #0
 8003432:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003434:	4b4f      	ldr	r3, [pc, #316]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10d      	bne.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003440:	4b4c      	ldr	r3, [pc, #304]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003442:	69db      	ldr	r3, [r3, #28]
 8003444:	4a4b      	ldr	r2, [pc, #300]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800344a:	61d3      	str	r3, [r2, #28]
 800344c:	4b49      	ldr	r3, [pc, #292]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800344e:	69db      	ldr	r3, [r3, #28]
 8003450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003454:	60bb      	str	r3, [r7, #8]
 8003456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003458:	2301      	movs	r3, #1
 800345a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345c:	4b46      	ldr	r3, [pc, #280]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003464:	2b00      	cmp	r3, #0
 8003466:	d118      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003468:	4b43      	ldr	r3, [pc, #268]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a42      	ldr	r2, [pc, #264]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800346e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003472:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003474:	f7fe fcca 	bl	8001e0c <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347a:	e008      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347c:	f7fe fcc6 	bl	8001e0c <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	; 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e06d      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348e:	4b3a      	ldr	r3, [pc, #232]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800349a:	4b36      	ldr	r3, [pc, #216]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d02e      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d027      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034b8:	4b2e      	ldr	r3, [pc, #184]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034c2:	4b2e      	ldr	r3, [pc, #184]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034c8:	4b2c      	ldr	r3, [pc, #176]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034ce:	4a29      	ldr	r2, [pc, #164]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d014      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034de:	f7fe fc95 	bl	8001e0c <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e4:	e00a      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e6:	f7fe fc91 	bl	8001e0c <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d901      	bls.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e036      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034fc:	4b1d      	ldr	r3, [pc, #116]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0ee      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003508:	4b1a      	ldr	r3, [pc, #104]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	4917      	ldr	r1, [pc, #92]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003516:	4313      	orrs	r3, r2
 8003518:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800351a:	7dfb      	ldrb	r3, [r7, #23]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d105      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003520:	4b14      	ldr	r3, [pc, #80]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	4a13      	ldr	r2, [pc, #76]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800352a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d008      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003538:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	490b      	ldr	r1, [pc, #44]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003546:	4313      	orrs	r3, r2
 8003548:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0310 	and.w	r3, r3, #16
 8003552:	2b00      	cmp	r3, #0
 8003554:	d008      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003556:	4b07      	ldr	r3, [pc, #28]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	4904      	ldr	r1, [pc, #16]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40021000 	.word	0x40021000
 8003578:	40007000 	.word	0x40007000
 800357c:	42420440 	.word	0x42420440

08003580 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003580:	b590      	push	{r4, r7, lr}
 8003582:	b08d      	sub	sp, #52	; 0x34
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003588:	4b58      	ldr	r3, [pc, #352]	; (80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800358a:	f107 040c 	add.w	r4, r7, #12
 800358e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003590:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003594:	f240 2301 	movw	r3, #513	; 0x201
 8003598:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
 800359e:	2300      	movs	r3, #0
 80035a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035a2:	2300      	movs	r3, #0
 80035a4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61fb      	str	r3, [r7, #28]
 80035aa:	2300      	movs	r3, #0
 80035ac:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b10      	cmp	r3, #16
 80035b2:	d00a      	beq.n	80035ca <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b10      	cmp	r3, #16
 80035b8:	f200 808e 	bhi.w	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d049      	beq.n	8003656 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d079      	beq.n	80036bc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80035c8:	e086      	b.n	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80035ca:	4b49      	ldr	r3, [pc, #292]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80035d0:	4b47      	ldr	r3, [pc, #284]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d07f      	beq.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	0c9b      	lsrs	r3, r3, #18
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	3330      	adds	r3, #48	; 0x30
 80035e6:	443b      	add	r3, r7
 80035e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80035ec:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d017      	beq.n	8003628 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f8:	4b3d      	ldr	r3, [pc, #244]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	0c5b      	lsrs	r3, r3, #17
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	3330      	adds	r3, #48	; 0x30
 8003604:	443b      	add	r3, r7
 8003606:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00d      	beq.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003616:	4a37      	ldr	r2, [pc, #220]	; (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	fbb2 f2f3 	udiv	r2, r2, r3
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	fb02 f303 	mul.w	r3, r2, r3
 8003624:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003626:	e004      	b.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003628:	6a3b      	ldr	r3, [r7, #32]
 800362a:	4a33      	ldr	r2, [pc, #204]	; (80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800362c:	fb02 f303 	mul.w	r3, r2, r3
 8003630:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003632:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800363a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800363e:	d102      	bne.n	8003646 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003642:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003644:	e04a      	b.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	4a2c      	ldr	r2, [pc, #176]	; (80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800364c:	fba2 2303 	umull	r2, r3, r2, r3
 8003650:	085b      	lsrs	r3, r3, #1
 8003652:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003654:	e042      	b.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8003656:	4b26      	ldr	r3, [pc, #152]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003666:	d108      	bne.n	800367a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003676:	62bb      	str	r3, [r7, #40]	; 0x28
 8003678:	e01f      	b.n	80036ba <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003684:	d109      	bne.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8003686:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003692:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003696:	62bb      	str	r3, [r7, #40]	; 0x28
 8003698:	e00f      	b.n	80036ba <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036a4:	d11c      	bne.n	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80036a6:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d016      	beq.n	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80036b2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80036b8:	e012      	b.n	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80036ba:	e011      	b.n	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80036bc:	f7ff fe78 	bl	80033b0 <HAL_RCC_GetPCLK2Freq>
 80036c0:	4602      	mov	r2, r0
 80036c2:	4b0b      	ldr	r3, [pc, #44]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	0b9b      	lsrs	r3, r3, #14
 80036c8:	f003 0303 	and.w	r3, r3, #3
 80036cc:	3301      	adds	r3, #1
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80036d6:	e004      	b.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80036d8:	bf00      	nop
 80036da:	e002      	b.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80036dc:	bf00      	nop
 80036de:	e000      	b.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80036e0:	bf00      	nop
    }
  }
  return (frequency);
 80036e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3734      	adds	r7, #52	; 0x34
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd90      	pop	{r4, r7, pc}
 80036ec:	08006ec4 	.word	0x08006ec4
 80036f0:	40021000 	.word	0x40021000
 80036f4:	007a1200 	.word	0x007a1200
 80036f8:	003d0900 	.word	0x003d0900
 80036fc:	aaaaaaab 	.word	0xaaaaaaab

08003700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e041      	b.n	8003796 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d106      	bne.n	800372c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7fe f98a 	bl	8001a40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3304      	adds	r3, #4
 800373c:	4619      	mov	r1, r3
 800373e:	4610      	mov	r0, r2
 8003740:	f000 f936 	bl	80039b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
	...

080037a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d001      	beq.n	80037b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e02d      	b.n	8003814 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a16      	ldr	r2, [pc, #88]	; (8003820 <HAL_TIM_Base_Start+0x80>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d009      	beq.n	80037de <HAL_TIM_Base_Start+0x3e>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d2:	d004      	beq.n	80037de <HAL_TIM_Base_Start+0x3e>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a12      	ldr	r2, [pc, #72]	; (8003824 <HAL_TIM_Base_Start+0x84>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d111      	bne.n	8003802 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2b06      	cmp	r3, #6
 80037ee:	d010      	beq.n	8003812 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003800:	e007      	b.n	8003812 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f042 0201 	orr.w	r2, r2, #1
 8003810:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	bc80      	pop	{r7}
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40012c00 	.word	0x40012c00
 8003824:	40000400 	.word	0x40000400

08003828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_TIM_ConfigClockSource+0x18>
 800383c:	2302      	movs	r3, #2
 800383e:	e0b3      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x180>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800385e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003866:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003878:	d03e      	beq.n	80038f8 <HAL_TIM_ConfigClockSource+0xd0>
 800387a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800387e:	f200 8087 	bhi.w	8003990 <HAL_TIM_ConfigClockSource+0x168>
 8003882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003886:	f000 8085 	beq.w	8003994 <HAL_TIM_ConfigClockSource+0x16c>
 800388a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800388e:	d87f      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 8003890:	2b70      	cmp	r3, #112	; 0x70
 8003892:	d01a      	beq.n	80038ca <HAL_TIM_ConfigClockSource+0xa2>
 8003894:	2b70      	cmp	r3, #112	; 0x70
 8003896:	d87b      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 8003898:	2b60      	cmp	r3, #96	; 0x60
 800389a:	d050      	beq.n	800393e <HAL_TIM_ConfigClockSource+0x116>
 800389c:	2b60      	cmp	r3, #96	; 0x60
 800389e:	d877      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 80038a0:	2b50      	cmp	r3, #80	; 0x50
 80038a2:	d03c      	beq.n	800391e <HAL_TIM_ConfigClockSource+0xf6>
 80038a4:	2b50      	cmp	r3, #80	; 0x50
 80038a6:	d873      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 80038a8:	2b40      	cmp	r3, #64	; 0x40
 80038aa:	d058      	beq.n	800395e <HAL_TIM_ConfigClockSource+0x136>
 80038ac:	2b40      	cmp	r3, #64	; 0x40
 80038ae:	d86f      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 80038b0:	2b30      	cmp	r3, #48	; 0x30
 80038b2:	d064      	beq.n	800397e <HAL_TIM_ConfigClockSource+0x156>
 80038b4:	2b30      	cmp	r3, #48	; 0x30
 80038b6:	d86b      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d060      	beq.n	800397e <HAL_TIM_ConfigClockSource+0x156>
 80038bc:	2b20      	cmp	r3, #32
 80038be:	d867      	bhi.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d05c      	beq.n	800397e <HAL_TIM_ConfigClockSource+0x156>
 80038c4:	2b10      	cmp	r3, #16
 80038c6:	d05a      	beq.n	800397e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80038c8:	e062      	b.n	8003990 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6818      	ldr	r0, [r3, #0]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	6899      	ldr	r1, [r3, #8]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f000 f938 	bl	8003b4e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80038ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	609a      	str	r2, [r3, #8]
      break;
 80038f6:	e04e      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6899      	ldr	r1, [r3, #8]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	f000 f921 	bl	8003b4e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800391a:	609a      	str	r2, [r3, #8]
      break;
 800391c:	e03b      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	6859      	ldr	r1, [r3, #4]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	461a      	mov	r2, r3
 800392c:	f000 f898 	bl	8003a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2150      	movs	r1, #80	; 0x50
 8003936:	4618      	mov	r0, r3
 8003938:	f000 f8ef 	bl	8003b1a <TIM_ITRx_SetConfig>
      break;
 800393c:	e02b      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	6859      	ldr	r1, [r3, #4]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	461a      	mov	r2, r3
 800394c:	f000 f8b6 	bl	8003abc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2160      	movs	r1, #96	; 0x60
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f8df 	bl	8003b1a <TIM_ITRx_SetConfig>
      break;
 800395c:	e01b      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	6859      	ldr	r1, [r3, #4]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	461a      	mov	r2, r3
 800396c:	f000 f878 	bl	8003a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2140      	movs	r1, #64	; 0x40
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f8cf 	bl	8003b1a <TIM_ITRx_SetConfig>
      break;
 800397c:	e00b      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4619      	mov	r1, r3
 8003988:	4610      	mov	r0, r2
 800398a:	f000 f8c6 	bl	8003b1a <TIM_ITRx_SetConfig>
        break;
 800398e:	e002      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003990:	bf00      	nop
 8003992:	e000      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003994:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a25      	ldr	r2, [pc, #148]	; (8003a58 <TIM_Base_SetConfig+0xa8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d007      	beq.n	80039d8 <TIM_Base_SetConfig+0x28>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ce:	d003      	beq.n	80039d8 <TIM_Base_SetConfig+0x28>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a22      	ldr	r2, [pc, #136]	; (8003a5c <TIM_Base_SetConfig+0xac>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d108      	bne.n	80039ea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a1a      	ldr	r2, [pc, #104]	; (8003a58 <TIM_Base_SetConfig+0xa8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <TIM_Base_SetConfig+0x52>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f8:	d003      	beq.n	8003a02 <TIM_Base_SetConfig+0x52>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a17      	ldr	r2, [pc, #92]	; (8003a5c <TIM_Base_SetConfig+0xac>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d108      	bne.n	8003a14 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a07      	ldr	r2, [pc, #28]	; (8003a58 <TIM_Base_SetConfig+0xa8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d103      	bne.n	8003a48 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	615a      	str	r2, [r3, #20]
}
 8003a4e:	bf00      	nop
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr
 8003a58:	40012c00 	.word	0x40012c00
 8003a5c:	40000400 	.word	0x40000400

08003a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	f023 0201 	bic.w	r2, r3, #1
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f023 030a 	bic.w	r3, r3, #10
 8003a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	621a      	str	r2, [r3, #32]
}
 8003ab2:	bf00      	nop
 8003ab4:	371c      	adds	r7, #28
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr

08003abc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	f023 0210 	bic.w	r2, r3, #16
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ae6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	031b      	lsls	r3, r3, #12
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003af8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	621a      	str	r2, [r3, #32]
}
 8003b10:	bf00      	nop
 8003b12:	371c      	adds	r7, #28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr

08003b1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b085      	sub	sp, #20
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
 8003b22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f043 0307 	orr.w	r3, r3, #7
 8003b3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	609a      	str	r2, [r3, #8]
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bc80      	pop	{r7}
 8003b4c:	4770      	bx	lr

08003b4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b087      	sub	sp, #28
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	021a      	lsls	r2, r3, #8
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	609a      	str	r2, [r3, #8]
}
 8003b82:	bf00      	nop
 8003b84:	371c      	adds	r7, #28
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr

08003b8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e041      	b.n	8003c28 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a14      	ldr	r2, [pc, #80]	; (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d009      	beq.n	8003bfc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf0:	d004      	beq.n	8003bfc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d10c      	bne.n	8003c16 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bc80      	pop	{r7}
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40000400 	.word	0x40000400

08003c3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e03f      	b.n	8003cce <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fd ff0a 	bl	8001a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2224      	movs	r2, #36	; 0x24
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f905 	bl	8003e90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	695a      	ldr	r2, [r3, #20]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ca4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68da      	ldr	r2, [r3, #12]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b08a      	sub	sp, #40	; 0x28
 8003cda:	af02      	add	r7, sp, #8
 8003cdc:	60f8      	str	r0, [r7, #12]
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	603b      	str	r3, [r7, #0]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b20      	cmp	r3, #32
 8003cf4:	d17c      	bne.n	8003df0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <HAL_UART_Transmit+0x2c>
 8003cfc:	88fb      	ldrh	r3, [r7, #6]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e075      	b.n	8003df2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_UART_Transmit+0x3e>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e06e      	b.n	8003df2 <HAL_UART_Transmit+0x11c>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2221      	movs	r2, #33	; 0x21
 8003d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d2a:	f7fe f86f 	bl	8001e0c <HAL_GetTick>
 8003d2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	88fa      	ldrh	r2, [r7, #6]
 8003d34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	88fa      	ldrh	r2, [r7, #6]
 8003d3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d44:	d108      	bne.n	8003d58 <HAL_UART_Transmit+0x82>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d104      	bne.n	8003d58 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	e003      	b.n	8003d60 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d68:	e02a      	b.n	8003dc0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2200      	movs	r2, #0
 8003d72:	2180      	movs	r1, #128	; 0x80
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f000 f840 	bl	8003dfa <UART_WaitOnFlagUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e036      	b.n	8003df2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10b      	bne.n	8003da2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	61bb      	str	r3, [r7, #24]
 8003da0:	e007      	b.n	8003db2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	781a      	ldrb	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	3301      	adds	r3, #1
 8003db0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1cf      	bne.n	8003d6a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	2140      	movs	r1, #64	; 0x40
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 f810 	bl	8003dfa <UART_WaitOnFlagUntilTimeout>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e006      	b.n	8003df2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003dec:	2300      	movs	r3, #0
 8003dee:	e000      	b.n	8003df2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003df0:	2302      	movs	r3, #2
  }
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3720      	adds	r7, #32
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b084      	sub	sp, #16
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	60f8      	str	r0, [r7, #12]
 8003e02:	60b9      	str	r1, [r7, #8]
 8003e04:	603b      	str	r3, [r7, #0]
 8003e06:	4613      	mov	r3, r2
 8003e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e0a:	e02c      	b.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e12:	d028      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e1a:	f7fd fff7 	bl	8001e0c <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d21d      	bcs.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68da      	ldr	r2, [r3, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e38:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695a      	ldr	r2, [r3, #20]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0201 	bic.w	r2, r2, #1
 8003e48:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e00f      	b.n	8003e86 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	bf0c      	ite	eq
 8003e76:	2301      	moveq	r3, #1
 8003e78:	2300      	movne	r3, #0
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d0c3      	beq.n	8003e0c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
	...

08003e90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003eca:	f023 030c 	bic.w	r3, r3, #12
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699a      	ldr	r2, [r3, #24]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a2c      	ldr	r2, [pc, #176]	; (8003fa4 <UART_SetConfig+0x114>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d103      	bne.n	8003f00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ef8:	f7ff fa5a 	bl	80033b0 <HAL_RCC_GetPCLK2Freq>
 8003efc:	60f8      	str	r0, [r7, #12]
 8003efe:	e002      	b.n	8003f06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f00:	f7ff fa42 	bl	8003388 <HAL_RCC_GetPCLK1Freq>
 8003f04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009a      	lsls	r2, r3, #2
 8003f10:	441a      	add	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1c:	4a22      	ldr	r2, [pc, #136]	; (8003fa8 <UART_SetConfig+0x118>)
 8003f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f22:	095b      	lsrs	r3, r3, #5
 8003f24:	0119      	lsls	r1, r3, #4
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	4413      	add	r3, r2
 8003f2e:	009a      	lsls	r2, r3, #2
 8003f30:	441a      	add	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f3c:	4b1a      	ldr	r3, [pc, #104]	; (8003fa8 <UART_SetConfig+0x118>)
 8003f3e:	fba3 0302 	umull	r0, r3, r3, r2
 8003f42:	095b      	lsrs	r3, r3, #5
 8003f44:	2064      	movs	r0, #100	; 0x64
 8003f46:	fb00 f303 	mul.w	r3, r0, r3
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	3332      	adds	r3, #50	; 0x32
 8003f50:	4a15      	ldr	r2, [pc, #84]	; (8003fa8 <UART_SetConfig+0x118>)
 8003f52:	fba2 2303 	umull	r2, r3, r2, r3
 8003f56:	095b      	lsrs	r3, r3, #5
 8003f58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f5c:	4419      	add	r1, r3
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	009a      	lsls	r2, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f74:	4b0c      	ldr	r3, [pc, #48]	; (8003fa8 <UART_SetConfig+0x118>)
 8003f76:	fba3 0302 	umull	r0, r3, r3, r2
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2064      	movs	r0, #100	; 0x64
 8003f7e:	fb00 f303 	mul.w	r3, r0, r3
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	3332      	adds	r3, #50	; 0x32
 8003f88:	4a07      	ldr	r2, [pc, #28]	; (8003fa8 <UART_SetConfig+0x118>)
 8003f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8e:	095b      	lsrs	r3, r3, #5
 8003f90:	f003 020f 	and.w	r2, r3, #15
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	440a      	add	r2, r1
 8003f9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f9c:	bf00      	nop
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	51eb851f 	.word	0x51eb851f

08003fac <__errno>:
 8003fac:	4b01      	ldr	r3, [pc, #4]	; (8003fb4 <__errno+0x8>)
 8003fae:	6818      	ldr	r0, [r3, #0]
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	2000000c 	.word	0x2000000c

08003fb8 <__libc_init_array>:
 8003fb8:	b570      	push	{r4, r5, r6, lr}
 8003fba:	2600      	movs	r6, #0
 8003fbc:	4d0c      	ldr	r5, [pc, #48]	; (8003ff0 <__libc_init_array+0x38>)
 8003fbe:	4c0d      	ldr	r4, [pc, #52]	; (8003ff4 <__libc_init_array+0x3c>)
 8003fc0:	1b64      	subs	r4, r4, r5
 8003fc2:	10a4      	asrs	r4, r4, #2
 8003fc4:	42a6      	cmp	r6, r4
 8003fc6:	d109      	bne.n	8003fdc <__libc_init_array+0x24>
 8003fc8:	f002 fefa 	bl	8006dc0 <_init>
 8003fcc:	2600      	movs	r6, #0
 8003fce:	4d0a      	ldr	r5, [pc, #40]	; (8003ff8 <__libc_init_array+0x40>)
 8003fd0:	4c0a      	ldr	r4, [pc, #40]	; (8003ffc <__libc_init_array+0x44>)
 8003fd2:	1b64      	subs	r4, r4, r5
 8003fd4:	10a4      	asrs	r4, r4, #2
 8003fd6:	42a6      	cmp	r6, r4
 8003fd8:	d105      	bne.n	8003fe6 <__libc_init_array+0x2e>
 8003fda:	bd70      	pop	{r4, r5, r6, pc}
 8003fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fe0:	4798      	blx	r3
 8003fe2:	3601      	adds	r6, #1
 8003fe4:	e7ee      	b.n	8003fc4 <__libc_init_array+0xc>
 8003fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fea:	4798      	blx	r3
 8003fec:	3601      	adds	r6, #1
 8003fee:	e7f2      	b.n	8003fd6 <__libc_init_array+0x1e>
 8003ff0:	080072c4 	.word	0x080072c4
 8003ff4:	080072c4 	.word	0x080072c4
 8003ff8:	080072c4 	.word	0x080072c4
 8003ffc:	080072c8 	.word	0x080072c8

08004000 <memset>:
 8004000:	4603      	mov	r3, r0
 8004002:	4402      	add	r2, r0
 8004004:	4293      	cmp	r3, r2
 8004006:	d100      	bne.n	800400a <memset+0xa>
 8004008:	4770      	bx	lr
 800400a:	f803 1b01 	strb.w	r1, [r3], #1
 800400e:	e7f9      	b.n	8004004 <memset+0x4>

08004010 <__cvt>:
 8004010:	2b00      	cmp	r3, #0
 8004012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004016:	461f      	mov	r7, r3
 8004018:	bfbb      	ittet	lt
 800401a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800401e:	461f      	movlt	r7, r3
 8004020:	2300      	movge	r3, #0
 8004022:	232d      	movlt	r3, #45	; 0x2d
 8004024:	b088      	sub	sp, #32
 8004026:	4614      	mov	r4, r2
 8004028:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800402a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800402c:	7013      	strb	r3, [r2, #0]
 800402e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004030:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004034:	f023 0820 	bic.w	r8, r3, #32
 8004038:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800403c:	d005      	beq.n	800404a <__cvt+0x3a>
 800403e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004042:	d100      	bne.n	8004046 <__cvt+0x36>
 8004044:	3501      	adds	r5, #1
 8004046:	2302      	movs	r3, #2
 8004048:	e000      	b.n	800404c <__cvt+0x3c>
 800404a:	2303      	movs	r3, #3
 800404c:	aa07      	add	r2, sp, #28
 800404e:	9204      	str	r2, [sp, #16]
 8004050:	aa06      	add	r2, sp, #24
 8004052:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004056:	e9cd 3500 	strd	r3, r5, [sp]
 800405a:	4622      	mov	r2, r4
 800405c:	463b      	mov	r3, r7
 800405e:	f000 fce3 	bl	8004a28 <_dtoa_r>
 8004062:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004066:	4606      	mov	r6, r0
 8004068:	d102      	bne.n	8004070 <__cvt+0x60>
 800406a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800406c:	07db      	lsls	r3, r3, #31
 800406e:	d522      	bpl.n	80040b6 <__cvt+0xa6>
 8004070:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004074:	eb06 0905 	add.w	r9, r6, r5
 8004078:	d110      	bne.n	800409c <__cvt+0x8c>
 800407a:	7833      	ldrb	r3, [r6, #0]
 800407c:	2b30      	cmp	r3, #48	; 0x30
 800407e:	d10a      	bne.n	8004096 <__cvt+0x86>
 8004080:	2200      	movs	r2, #0
 8004082:	2300      	movs	r3, #0
 8004084:	4620      	mov	r0, r4
 8004086:	4639      	mov	r1, r7
 8004088:	f7fc fc8e 	bl	80009a8 <__aeabi_dcmpeq>
 800408c:	b918      	cbnz	r0, 8004096 <__cvt+0x86>
 800408e:	f1c5 0501 	rsb	r5, r5, #1
 8004092:	f8ca 5000 	str.w	r5, [sl]
 8004096:	f8da 3000 	ldr.w	r3, [sl]
 800409a:	4499      	add	r9, r3
 800409c:	2200      	movs	r2, #0
 800409e:	2300      	movs	r3, #0
 80040a0:	4620      	mov	r0, r4
 80040a2:	4639      	mov	r1, r7
 80040a4:	f7fc fc80 	bl	80009a8 <__aeabi_dcmpeq>
 80040a8:	b108      	cbz	r0, 80040ae <__cvt+0x9e>
 80040aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80040ae:	2230      	movs	r2, #48	; 0x30
 80040b0:	9b07      	ldr	r3, [sp, #28]
 80040b2:	454b      	cmp	r3, r9
 80040b4:	d307      	bcc.n	80040c6 <__cvt+0xb6>
 80040b6:	4630      	mov	r0, r6
 80040b8:	9b07      	ldr	r3, [sp, #28]
 80040ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80040bc:	1b9b      	subs	r3, r3, r6
 80040be:	6013      	str	r3, [r2, #0]
 80040c0:	b008      	add	sp, #32
 80040c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c6:	1c59      	adds	r1, r3, #1
 80040c8:	9107      	str	r1, [sp, #28]
 80040ca:	701a      	strb	r2, [r3, #0]
 80040cc:	e7f0      	b.n	80040b0 <__cvt+0xa0>

080040ce <__exponent>:
 80040ce:	4603      	mov	r3, r0
 80040d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040d2:	2900      	cmp	r1, #0
 80040d4:	f803 2b02 	strb.w	r2, [r3], #2
 80040d8:	bfb6      	itet	lt
 80040da:	222d      	movlt	r2, #45	; 0x2d
 80040dc:	222b      	movge	r2, #43	; 0x2b
 80040de:	4249      	neglt	r1, r1
 80040e0:	2909      	cmp	r1, #9
 80040e2:	7042      	strb	r2, [r0, #1]
 80040e4:	dd2b      	ble.n	800413e <__exponent+0x70>
 80040e6:	f10d 0407 	add.w	r4, sp, #7
 80040ea:	46a4      	mov	ip, r4
 80040ec:	270a      	movs	r7, #10
 80040ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80040f2:	460a      	mov	r2, r1
 80040f4:	46a6      	mov	lr, r4
 80040f6:	fb07 1516 	mls	r5, r7, r6, r1
 80040fa:	2a63      	cmp	r2, #99	; 0x63
 80040fc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004100:	4631      	mov	r1, r6
 8004102:	f104 34ff 	add.w	r4, r4, #4294967295
 8004106:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800410a:	dcf0      	bgt.n	80040ee <__exponent+0x20>
 800410c:	3130      	adds	r1, #48	; 0x30
 800410e:	f1ae 0502 	sub.w	r5, lr, #2
 8004112:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004116:	4629      	mov	r1, r5
 8004118:	1c44      	adds	r4, r0, #1
 800411a:	4561      	cmp	r1, ip
 800411c:	d30a      	bcc.n	8004134 <__exponent+0x66>
 800411e:	f10d 0209 	add.w	r2, sp, #9
 8004122:	eba2 020e 	sub.w	r2, r2, lr
 8004126:	4565      	cmp	r5, ip
 8004128:	bf88      	it	hi
 800412a:	2200      	movhi	r2, #0
 800412c:	4413      	add	r3, r2
 800412e:	1a18      	subs	r0, r3, r0
 8004130:	b003      	add	sp, #12
 8004132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004134:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004138:	f804 2f01 	strb.w	r2, [r4, #1]!
 800413c:	e7ed      	b.n	800411a <__exponent+0x4c>
 800413e:	2330      	movs	r3, #48	; 0x30
 8004140:	3130      	adds	r1, #48	; 0x30
 8004142:	7083      	strb	r3, [r0, #2]
 8004144:	70c1      	strb	r1, [r0, #3]
 8004146:	1d03      	adds	r3, r0, #4
 8004148:	e7f1      	b.n	800412e <__exponent+0x60>
	...

0800414c <_printf_float>:
 800414c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004150:	b091      	sub	sp, #68	; 0x44
 8004152:	460c      	mov	r4, r1
 8004154:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004158:	4616      	mov	r6, r2
 800415a:	461f      	mov	r7, r3
 800415c:	4605      	mov	r5, r0
 800415e:	f001 fa51 	bl	8005604 <_localeconv_r>
 8004162:	6803      	ldr	r3, [r0, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	9309      	str	r3, [sp, #36]	; 0x24
 8004168:	f7fb fff2 	bl	8000150 <strlen>
 800416c:	2300      	movs	r3, #0
 800416e:	930e      	str	r3, [sp, #56]	; 0x38
 8004170:	f8d8 3000 	ldr.w	r3, [r8]
 8004174:	900a      	str	r0, [sp, #40]	; 0x28
 8004176:	3307      	adds	r3, #7
 8004178:	f023 0307 	bic.w	r3, r3, #7
 800417c:	f103 0208 	add.w	r2, r3, #8
 8004180:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004184:	f8d4 b000 	ldr.w	fp, [r4]
 8004188:	f8c8 2000 	str.w	r2, [r8]
 800418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004190:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004194:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004198:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800419c:	930b      	str	r3, [sp, #44]	; 0x2c
 800419e:	f04f 32ff 	mov.w	r2, #4294967295
 80041a2:	4640      	mov	r0, r8
 80041a4:	4b9c      	ldr	r3, [pc, #624]	; (8004418 <_printf_float+0x2cc>)
 80041a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041a8:	f7fc fc30 	bl	8000a0c <__aeabi_dcmpun>
 80041ac:	bb70      	cbnz	r0, 800420c <_printf_float+0xc0>
 80041ae:	f04f 32ff 	mov.w	r2, #4294967295
 80041b2:	4640      	mov	r0, r8
 80041b4:	4b98      	ldr	r3, [pc, #608]	; (8004418 <_printf_float+0x2cc>)
 80041b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041b8:	f7fc fc0a 	bl	80009d0 <__aeabi_dcmple>
 80041bc:	bb30      	cbnz	r0, 800420c <_printf_float+0xc0>
 80041be:	2200      	movs	r2, #0
 80041c0:	2300      	movs	r3, #0
 80041c2:	4640      	mov	r0, r8
 80041c4:	4651      	mov	r1, sl
 80041c6:	f7fc fbf9 	bl	80009bc <__aeabi_dcmplt>
 80041ca:	b110      	cbz	r0, 80041d2 <_printf_float+0x86>
 80041cc:	232d      	movs	r3, #45	; 0x2d
 80041ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041d2:	4b92      	ldr	r3, [pc, #584]	; (800441c <_printf_float+0x2d0>)
 80041d4:	4892      	ldr	r0, [pc, #584]	; (8004420 <_printf_float+0x2d4>)
 80041d6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80041da:	bf94      	ite	ls
 80041dc:	4698      	movls	r8, r3
 80041de:	4680      	movhi	r8, r0
 80041e0:	2303      	movs	r3, #3
 80041e2:	f04f 0a00 	mov.w	sl, #0
 80041e6:	6123      	str	r3, [r4, #16]
 80041e8:	f02b 0304 	bic.w	r3, fp, #4
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	4633      	mov	r3, r6
 80041f0:	4621      	mov	r1, r4
 80041f2:	4628      	mov	r0, r5
 80041f4:	9700      	str	r7, [sp, #0]
 80041f6:	aa0f      	add	r2, sp, #60	; 0x3c
 80041f8:	f000 f9d4 	bl	80045a4 <_printf_common>
 80041fc:	3001      	adds	r0, #1
 80041fe:	f040 8090 	bne.w	8004322 <_printf_float+0x1d6>
 8004202:	f04f 30ff 	mov.w	r0, #4294967295
 8004206:	b011      	add	sp, #68	; 0x44
 8004208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800420c:	4642      	mov	r2, r8
 800420e:	4653      	mov	r3, sl
 8004210:	4640      	mov	r0, r8
 8004212:	4651      	mov	r1, sl
 8004214:	f7fc fbfa 	bl	8000a0c <__aeabi_dcmpun>
 8004218:	b148      	cbz	r0, 800422e <_printf_float+0xe2>
 800421a:	f1ba 0f00 	cmp.w	sl, #0
 800421e:	bfb8      	it	lt
 8004220:	232d      	movlt	r3, #45	; 0x2d
 8004222:	4880      	ldr	r0, [pc, #512]	; (8004424 <_printf_float+0x2d8>)
 8004224:	bfb8      	it	lt
 8004226:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800422a:	4b7f      	ldr	r3, [pc, #508]	; (8004428 <_printf_float+0x2dc>)
 800422c:	e7d3      	b.n	80041d6 <_printf_float+0x8a>
 800422e:	6863      	ldr	r3, [r4, #4]
 8004230:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	d142      	bne.n	80042be <_printf_float+0x172>
 8004238:	2306      	movs	r3, #6
 800423a:	6063      	str	r3, [r4, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	9206      	str	r2, [sp, #24]
 8004240:	aa0e      	add	r2, sp, #56	; 0x38
 8004242:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004246:	aa0d      	add	r2, sp, #52	; 0x34
 8004248:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800424c:	9203      	str	r2, [sp, #12]
 800424e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004252:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004256:	6023      	str	r3, [r4, #0]
 8004258:	6863      	ldr	r3, [r4, #4]
 800425a:	4642      	mov	r2, r8
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	4628      	mov	r0, r5
 8004260:	4653      	mov	r3, sl
 8004262:	910b      	str	r1, [sp, #44]	; 0x2c
 8004264:	f7ff fed4 	bl	8004010 <__cvt>
 8004268:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800426a:	4680      	mov	r8, r0
 800426c:	2947      	cmp	r1, #71	; 0x47
 800426e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004270:	d108      	bne.n	8004284 <_printf_float+0x138>
 8004272:	1cc8      	adds	r0, r1, #3
 8004274:	db02      	blt.n	800427c <_printf_float+0x130>
 8004276:	6863      	ldr	r3, [r4, #4]
 8004278:	4299      	cmp	r1, r3
 800427a:	dd40      	ble.n	80042fe <_printf_float+0x1b2>
 800427c:	f1a9 0902 	sub.w	r9, r9, #2
 8004280:	fa5f f989 	uxtb.w	r9, r9
 8004284:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004288:	d81f      	bhi.n	80042ca <_printf_float+0x17e>
 800428a:	464a      	mov	r2, r9
 800428c:	3901      	subs	r1, #1
 800428e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004292:	910d      	str	r1, [sp, #52]	; 0x34
 8004294:	f7ff ff1b 	bl	80040ce <__exponent>
 8004298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800429a:	4682      	mov	sl, r0
 800429c:	1813      	adds	r3, r2, r0
 800429e:	2a01      	cmp	r2, #1
 80042a0:	6123      	str	r3, [r4, #16]
 80042a2:	dc02      	bgt.n	80042aa <_printf_float+0x15e>
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	07d2      	lsls	r2, r2, #31
 80042a8:	d501      	bpl.n	80042ae <_printf_float+0x162>
 80042aa:	3301      	adds	r3, #1
 80042ac:	6123      	str	r3, [r4, #16]
 80042ae:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d09b      	beq.n	80041ee <_printf_float+0xa2>
 80042b6:	232d      	movs	r3, #45	; 0x2d
 80042b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042bc:	e797      	b.n	80041ee <_printf_float+0xa2>
 80042be:	2947      	cmp	r1, #71	; 0x47
 80042c0:	d1bc      	bne.n	800423c <_printf_float+0xf0>
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1ba      	bne.n	800423c <_printf_float+0xf0>
 80042c6:	2301      	movs	r3, #1
 80042c8:	e7b7      	b.n	800423a <_printf_float+0xee>
 80042ca:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80042ce:	d118      	bne.n	8004302 <_printf_float+0x1b6>
 80042d0:	2900      	cmp	r1, #0
 80042d2:	6863      	ldr	r3, [r4, #4]
 80042d4:	dd0b      	ble.n	80042ee <_printf_float+0x1a2>
 80042d6:	6121      	str	r1, [r4, #16]
 80042d8:	b913      	cbnz	r3, 80042e0 <_printf_float+0x194>
 80042da:	6822      	ldr	r2, [r4, #0]
 80042dc:	07d0      	lsls	r0, r2, #31
 80042de:	d502      	bpl.n	80042e6 <_printf_float+0x19a>
 80042e0:	3301      	adds	r3, #1
 80042e2:	440b      	add	r3, r1
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	f04f 0a00 	mov.w	sl, #0
 80042ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80042ec:	e7df      	b.n	80042ae <_printf_float+0x162>
 80042ee:	b913      	cbnz	r3, 80042f6 <_printf_float+0x1aa>
 80042f0:	6822      	ldr	r2, [r4, #0]
 80042f2:	07d2      	lsls	r2, r2, #31
 80042f4:	d501      	bpl.n	80042fa <_printf_float+0x1ae>
 80042f6:	3302      	adds	r3, #2
 80042f8:	e7f4      	b.n	80042e4 <_printf_float+0x198>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e7f2      	b.n	80042e4 <_printf_float+0x198>
 80042fe:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004304:	4299      	cmp	r1, r3
 8004306:	db05      	blt.n	8004314 <_printf_float+0x1c8>
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	6121      	str	r1, [r4, #16]
 800430c:	07d8      	lsls	r0, r3, #31
 800430e:	d5ea      	bpl.n	80042e6 <_printf_float+0x19a>
 8004310:	1c4b      	adds	r3, r1, #1
 8004312:	e7e7      	b.n	80042e4 <_printf_float+0x198>
 8004314:	2900      	cmp	r1, #0
 8004316:	bfcc      	ite	gt
 8004318:	2201      	movgt	r2, #1
 800431a:	f1c1 0202 	rsble	r2, r1, #2
 800431e:	4413      	add	r3, r2
 8004320:	e7e0      	b.n	80042e4 <_printf_float+0x198>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	055a      	lsls	r2, r3, #21
 8004326:	d407      	bmi.n	8004338 <_printf_float+0x1ec>
 8004328:	6923      	ldr	r3, [r4, #16]
 800432a:	4642      	mov	r2, r8
 800432c:	4631      	mov	r1, r6
 800432e:	4628      	mov	r0, r5
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	d12b      	bne.n	800438e <_printf_float+0x242>
 8004336:	e764      	b.n	8004202 <_printf_float+0xb6>
 8004338:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800433c:	f240 80dd 	bls.w	80044fa <_printf_float+0x3ae>
 8004340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004344:	2200      	movs	r2, #0
 8004346:	2300      	movs	r3, #0
 8004348:	f7fc fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800434c:	2800      	cmp	r0, #0
 800434e:	d033      	beq.n	80043b8 <_printf_float+0x26c>
 8004350:	2301      	movs	r3, #1
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	4a35      	ldr	r2, [pc, #212]	; (800442c <_printf_float+0x2e0>)
 8004358:	47b8      	blx	r7
 800435a:	3001      	adds	r0, #1
 800435c:	f43f af51 	beq.w	8004202 <_printf_float+0xb6>
 8004360:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004364:	429a      	cmp	r2, r3
 8004366:	db02      	blt.n	800436e <_printf_float+0x222>
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	07d8      	lsls	r0, r3, #31
 800436c:	d50f      	bpl.n	800438e <_printf_float+0x242>
 800436e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004372:	4631      	mov	r1, r6
 8004374:	4628      	mov	r0, r5
 8004376:	47b8      	blx	r7
 8004378:	3001      	adds	r0, #1
 800437a:	f43f af42 	beq.w	8004202 <_printf_float+0xb6>
 800437e:	f04f 0800 	mov.w	r8, #0
 8004382:	f104 091a 	add.w	r9, r4, #26
 8004386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004388:	3b01      	subs	r3, #1
 800438a:	4543      	cmp	r3, r8
 800438c:	dc09      	bgt.n	80043a2 <_printf_float+0x256>
 800438e:	6823      	ldr	r3, [r4, #0]
 8004390:	079b      	lsls	r3, r3, #30
 8004392:	f100 8102 	bmi.w	800459a <_printf_float+0x44e>
 8004396:	68e0      	ldr	r0, [r4, #12]
 8004398:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800439a:	4298      	cmp	r0, r3
 800439c:	bfb8      	it	lt
 800439e:	4618      	movlt	r0, r3
 80043a0:	e731      	b.n	8004206 <_printf_float+0xba>
 80043a2:	2301      	movs	r3, #1
 80043a4:	464a      	mov	r2, r9
 80043a6:	4631      	mov	r1, r6
 80043a8:	4628      	mov	r0, r5
 80043aa:	47b8      	blx	r7
 80043ac:	3001      	adds	r0, #1
 80043ae:	f43f af28 	beq.w	8004202 <_printf_float+0xb6>
 80043b2:	f108 0801 	add.w	r8, r8, #1
 80043b6:	e7e6      	b.n	8004386 <_printf_float+0x23a>
 80043b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	dc38      	bgt.n	8004430 <_printf_float+0x2e4>
 80043be:	2301      	movs	r3, #1
 80043c0:	4631      	mov	r1, r6
 80043c2:	4628      	mov	r0, r5
 80043c4:	4a19      	ldr	r2, [pc, #100]	; (800442c <_printf_float+0x2e0>)
 80043c6:	47b8      	blx	r7
 80043c8:	3001      	adds	r0, #1
 80043ca:	f43f af1a 	beq.w	8004202 <_printf_float+0xb6>
 80043ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80043d2:	4313      	orrs	r3, r2
 80043d4:	d102      	bne.n	80043dc <_printf_float+0x290>
 80043d6:	6823      	ldr	r3, [r4, #0]
 80043d8:	07d9      	lsls	r1, r3, #31
 80043da:	d5d8      	bpl.n	800438e <_printf_float+0x242>
 80043dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043e0:	4631      	mov	r1, r6
 80043e2:	4628      	mov	r0, r5
 80043e4:	47b8      	blx	r7
 80043e6:	3001      	adds	r0, #1
 80043e8:	f43f af0b 	beq.w	8004202 <_printf_float+0xb6>
 80043ec:	f04f 0900 	mov.w	r9, #0
 80043f0:	f104 0a1a 	add.w	sl, r4, #26
 80043f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043f6:	425b      	negs	r3, r3
 80043f8:	454b      	cmp	r3, r9
 80043fa:	dc01      	bgt.n	8004400 <_printf_float+0x2b4>
 80043fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043fe:	e794      	b.n	800432a <_printf_float+0x1de>
 8004400:	2301      	movs	r3, #1
 8004402:	4652      	mov	r2, sl
 8004404:	4631      	mov	r1, r6
 8004406:	4628      	mov	r0, r5
 8004408:	47b8      	blx	r7
 800440a:	3001      	adds	r0, #1
 800440c:	f43f aef9 	beq.w	8004202 <_printf_float+0xb6>
 8004410:	f109 0901 	add.w	r9, r9, #1
 8004414:	e7ee      	b.n	80043f4 <_printf_float+0x2a8>
 8004416:	bf00      	nop
 8004418:	7fefffff 	.word	0x7fefffff
 800441c:	08006ef0 	.word	0x08006ef0
 8004420:	08006ef4 	.word	0x08006ef4
 8004424:	08006efc 	.word	0x08006efc
 8004428:	08006ef8 	.word	0x08006ef8
 800442c:	08006f00 	.word	0x08006f00
 8004430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004432:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004434:	429a      	cmp	r2, r3
 8004436:	bfa8      	it	ge
 8004438:	461a      	movge	r2, r3
 800443a:	2a00      	cmp	r2, #0
 800443c:	4691      	mov	r9, r2
 800443e:	dc37      	bgt.n	80044b0 <_printf_float+0x364>
 8004440:	f04f 0b00 	mov.w	fp, #0
 8004444:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004448:	f104 021a 	add.w	r2, r4, #26
 800444c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004450:	ebaa 0309 	sub.w	r3, sl, r9
 8004454:	455b      	cmp	r3, fp
 8004456:	dc33      	bgt.n	80044c0 <_printf_float+0x374>
 8004458:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800445c:	429a      	cmp	r2, r3
 800445e:	db3b      	blt.n	80044d8 <_printf_float+0x38c>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	07da      	lsls	r2, r3, #31
 8004464:	d438      	bmi.n	80044d8 <_printf_float+0x38c>
 8004466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004468:	990d      	ldr	r1, [sp, #52]	; 0x34
 800446a:	eba3 020a 	sub.w	r2, r3, sl
 800446e:	eba3 0901 	sub.w	r9, r3, r1
 8004472:	4591      	cmp	r9, r2
 8004474:	bfa8      	it	ge
 8004476:	4691      	movge	r9, r2
 8004478:	f1b9 0f00 	cmp.w	r9, #0
 800447c:	dc34      	bgt.n	80044e8 <_printf_float+0x39c>
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004486:	f104 0a1a 	add.w	sl, r4, #26
 800448a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800448e:	1a9b      	subs	r3, r3, r2
 8004490:	eba3 0309 	sub.w	r3, r3, r9
 8004494:	4543      	cmp	r3, r8
 8004496:	f77f af7a 	ble.w	800438e <_printf_float+0x242>
 800449a:	2301      	movs	r3, #1
 800449c:	4652      	mov	r2, sl
 800449e:	4631      	mov	r1, r6
 80044a0:	4628      	mov	r0, r5
 80044a2:	47b8      	blx	r7
 80044a4:	3001      	adds	r0, #1
 80044a6:	f43f aeac 	beq.w	8004202 <_printf_float+0xb6>
 80044aa:	f108 0801 	add.w	r8, r8, #1
 80044ae:	e7ec      	b.n	800448a <_printf_float+0x33e>
 80044b0:	4613      	mov	r3, r2
 80044b2:	4631      	mov	r1, r6
 80044b4:	4642      	mov	r2, r8
 80044b6:	4628      	mov	r0, r5
 80044b8:	47b8      	blx	r7
 80044ba:	3001      	adds	r0, #1
 80044bc:	d1c0      	bne.n	8004440 <_printf_float+0x2f4>
 80044be:	e6a0      	b.n	8004202 <_printf_float+0xb6>
 80044c0:	2301      	movs	r3, #1
 80044c2:	4631      	mov	r1, r6
 80044c4:	4628      	mov	r0, r5
 80044c6:	920b      	str	r2, [sp, #44]	; 0x2c
 80044c8:	47b8      	blx	r7
 80044ca:	3001      	adds	r0, #1
 80044cc:	f43f ae99 	beq.w	8004202 <_printf_float+0xb6>
 80044d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044d2:	f10b 0b01 	add.w	fp, fp, #1
 80044d6:	e7b9      	b.n	800444c <_printf_float+0x300>
 80044d8:	4631      	mov	r1, r6
 80044da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044de:	4628      	mov	r0, r5
 80044e0:	47b8      	blx	r7
 80044e2:	3001      	adds	r0, #1
 80044e4:	d1bf      	bne.n	8004466 <_printf_float+0x31a>
 80044e6:	e68c      	b.n	8004202 <_printf_float+0xb6>
 80044e8:	464b      	mov	r3, r9
 80044ea:	4631      	mov	r1, r6
 80044ec:	4628      	mov	r0, r5
 80044ee:	eb08 020a 	add.w	r2, r8, sl
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	d1c2      	bne.n	800447e <_printf_float+0x332>
 80044f8:	e683      	b.n	8004202 <_printf_float+0xb6>
 80044fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044fc:	2a01      	cmp	r2, #1
 80044fe:	dc01      	bgt.n	8004504 <_printf_float+0x3b8>
 8004500:	07db      	lsls	r3, r3, #31
 8004502:	d537      	bpl.n	8004574 <_printf_float+0x428>
 8004504:	2301      	movs	r3, #1
 8004506:	4642      	mov	r2, r8
 8004508:	4631      	mov	r1, r6
 800450a:	4628      	mov	r0, r5
 800450c:	47b8      	blx	r7
 800450e:	3001      	adds	r0, #1
 8004510:	f43f ae77 	beq.w	8004202 <_printf_float+0xb6>
 8004514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004518:	4631      	mov	r1, r6
 800451a:	4628      	mov	r0, r5
 800451c:	47b8      	blx	r7
 800451e:	3001      	adds	r0, #1
 8004520:	f43f ae6f 	beq.w	8004202 <_printf_float+0xb6>
 8004524:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004528:	2200      	movs	r2, #0
 800452a:	2300      	movs	r3, #0
 800452c:	f7fc fa3c 	bl	80009a8 <__aeabi_dcmpeq>
 8004530:	b9d8      	cbnz	r0, 800456a <_printf_float+0x41e>
 8004532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004534:	f108 0201 	add.w	r2, r8, #1
 8004538:	3b01      	subs	r3, #1
 800453a:	4631      	mov	r1, r6
 800453c:	4628      	mov	r0, r5
 800453e:	47b8      	blx	r7
 8004540:	3001      	adds	r0, #1
 8004542:	d10e      	bne.n	8004562 <_printf_float+0x416>
 8004544:	e65d      	b.n	8004202 <_printf_float+0xb6>
 8004546:	2301      	movs	r3, #1
 8004548:	464a      	mov	r2, r9
 800454a:	4631      	mov	r1, r6
 800454c:	4628      	mov	r0, r5
 800454e:	47b8      	blx	r7
 8004550:	3001      	adds	r0, #1
 8004552:	f43f ae56 	beq.w	8004202 <_printf_float+0xb6>
 8004556:	f108 0801 	add.w	r8, r8, #1
 800455a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800455c:	3b01      	subs	r3, #1
 800455e:	4543      	cmp	r3, r8
 8004560:	dcf1      	bgt.n	8004546 <_printf_float+0x3fa>
 8004562:	4653      	mov	r3, sl
 8004564:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004568:	e6e0      	b.n	800432c <_printf_float+0x1e0>
 800456a:	f04f 0800 	mov.w	r8, #0
 800456e:	f104 091a 	add.w	r9, r4, #26
 8004572:	e7f2      	b.n	800455a <_printf_float+0x40e>
 8004574:	2301      	movs	r3, #1
 8004576:	4642      	mov	r2, r8
 8004578:	e7df      	b.n	800453a <_printf_float+0x3ee>
 800457a:	2301      	movs	r3, #1
 800457c:	464a      	mov	r2, r9
 800457e:	4631      	mov	r1, r6
 8004580:	4628      	mov	r0, r5
 8004582:	47b8      	blx	r7
 8004584:	3001      	adds	r0, #1
 8004586:	f43f ae3c 	beq.w	8004202 <_printf_float+0xb6>
 800458a:	f108 0801 	add.w	r8, r8, #1
 800458e:	68e3      	ldr	r3, [r4, #12]
 8004590:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004592:	1a5b      	subs	r3, r3, r1
 8004594:	4543      	cmp	r3, r8
 8004596:	dcf0      	bgt.n	800457a <_printf_float+0x42e>
 8004598:	e6fd      	b.n	8004396 <_printf_float+0x24a>
 800459a:	f04f 0800 	mov.w	r8, #0
 800459e:	f104 0919 	add.w	r9, r4, #25
 80045a2:	e7f4      	b.n	800458e <_printf_float+0x442>

080045a4 <_printf_common>:
 80045a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a8:	4616      	mov	r6, r2
 80045aa:	4699      	mov	r9, r3
 80045ac:	688a      	ldr	r2, [r1, #8]
 80045ae:	690b      	ldr	r3, [r1, #16]
 80045b0:	4607      	mov	r7, r0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bfb8      	it	lt
 80045b6:	4613      	movlt	r3, r2
 80045b8:	6033      	str	r3, [r6, #0]
 80045ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045be:	460c      	mov	r4, r1
 80045c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045c4:	b10a      	cbz	r2, 80045ca <_printf_common+0x26>
 80045c6:	3301      	adds	r3, #1
 80045c8:	6033      	str	r3, [r6, #0]
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	0699      	lsls	r1, r3, #26
 80045ce:	bf42      	ittt	mi
 80045d0:	6833      	ldrmi	r3, [r6, #0]
 80045d2:	3302      	addmi	r3, #2
 80045d4:	6033      	strmi	r3, [r6, #0]
 80045d6:	6825      	ldr	r5, [r4, #0]
 80045d8:	f015 0506 	ands.w	r5, r5, #6
 80045dc:	d106      	bne.n	80045ec <_printf_common+0x48>
 80045de:	f104 0a19 	add.w	sl, r4, #25
 80045e2:	68e3      	ldr	r3, [r4, #12]
 80045e4:	6832      	ldr	r2, [r6, #0]
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	42ab      	cmp	r3, r5
 80045ea:	dc28      	bgt.n	800463e <_printf_common+0x9a>
 80045ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045f0:	1e13      	subs	r3, r2, #0
 80045f2:	6822      	ldr	r2, [r4, #0]
 80045f4:	bf18      	it	ne
 80045f6:	2301      	movne	r3, #1
 80045f8:	0692      	lsls	r2, r2, #26
 80045fa:	d42d      	bmi.n	8004658 <_printf_common+0xb4>
 80045fc:	4649      	mov	r1, r9
 80045fe:	4638      	mov	r0, r7
 8004600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004604:	47c0      	blx	r8
 8004606:	3001      	adds	r0, #1
 8004608:	d020      	beq.n	800464c <_printf_common+0xa8>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	68e5      	ldr	r5, [r4, #12]
 800460e:	f003 0306 	and.w	r3, r3, #6
 8004612:	2b04      	cmp	r3, #4
 8004614:	bf18      	it	ne
 8004616:	2500      	movne	r5, #0
 8004618:	6832      	ldr	r2, [r6, #0]
 800461a:	f04f 0600 	mov.w	r6, #0
 800461e:	68a3      	ldr	r3, [r4, #8]
 8004620:	bf08      	it	eq
 8004622:	1aad      	subeq	r5, r5, r2
 8004624:	6922      	ldr	r2, [r4, #16]
 8004626:	bf08      	it	eq
 8004628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800462c:	4293      	cmp	r3, r2
 800462e:	bfc4      	itt	gt
 8004630:	1a9b      	subgt	r3, r3, r2
 8004632:	18ed      	addgt	r5, r5, r3
 8004634:	341a      	adds	r4, #26
 8004636:	42b5      	cmp	r5, r6
 8004638:	d11a      	bne.n	8004670 <_printf_common+0xcc>
 800463a:	2000      	movs	r0, #0
 800463c:	e008      	b.n	8004650 <_printf_common+0xac>
 800463e:	2301      	movs	r3, #1
 8004640:	4652      	mov	r2, sl
 8004642:	4649      	mov	r1, r9
 8004644:	4638      	mov	r0, r7
 8004646:	47c0      	blx	r8
 8004648:	3001      	adds	r0, #1
 800464a:	d103      	bne.n	8004654 <_printf_common+0xb0>
 800464c:	f04f 30ff 	mov.w	r0, #4294967295
 8004650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004654:	3501      	adds	r5, #1
 8004656:	e7c4      	b.n	80045e2 <_printf_common+0x3e>
 8004658:	2030      	movs	r0, #48	; 0x30
 800465a:	18e1      	adds	r1, r4, r3
 800465c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004666:	4422      	add	r2, r4
 8004668:	3302      	adds	r3, #2
 800466a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800466e:	e7c5      	b.n	80045fc <_printf_common+0x58>
 8004670:	2301      	movs	r3, #1
 8004672:	4622      	mov	r2, r4
 8004674:	4649      	mov	r1, r9
 8004676:	4638      	mov	r0, r7
 8004678:	47c0      	blx	r8
 800467a:	3001      	adds	r0, #1
 800467c:	d0e6      	beq.n	800464c <_printf_common+0xa8>
 800467e:	3601      	adds	r6, #1
 8004680:	e7d9      	b.n	8004636 <_printf_common+0x92>
	...

08004684 <_printf_i>:
 8004684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004688:	7e0f      	ldrb	r7, [r1, #24]
 800468a:	4691      	mov	r9, r2
 800468c:	2f78      	cmp	r7, #120	; 0x78
 800468e:	4680      	mov	r8, r0
 8004690:	460c      	mov	r4, r1
 8004692:	469a      	mov	sl, r3
 8004694:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004696:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800469a:	d807      	bhi.n	80046ac <_printf_i+0x28>
 800469c:	2f62      	cmp	r7, #98	; 0x62
 800469e:	d80a      	bhi.n	80046b6 <_printf_i+0x32>
 80046a0:	2f00      	cmp	r7, #0
 80046a2:	f000 80d9 	beq.w	8004858 <_printf_i+0x1d4>
 80046a6:	2f58      	cmp	r7, #88	; 0x58
 80046a8:	f000 80a4 	beq.w	80047f4 <_printf_i+0x170>
 80046ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046b4:	e03a      	b.n	800472c <_printf_i+0xa8>
 80046b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046ba:	2b15      	cmp	r3, #21
 80046bc:	d8f6      	bhi.n	80046ac <_printf_i+0x28>
 80046be:	a101      	add	r1, pc, #4	; (adr r1, 80046c4 <_printf_i+0x40>)
 80046c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046c4:	0800471d 	.word	0x0800471d
 80046c8:	08004731 	.word	0x08004731
 80046cc:	080046ad 	.word	0x080046ad
 80046d0:	080046ad 	.word	0x080046ad
 80046d4:	080046ad 	.word	0x080046ad
 80046d8:	080046ad 	.word	0x080046ad
 80046dc:	08004731 	.word	0x08004731
 80046e0:	080046ad 	.word	0x080046ad
 80046e4:	080046ad 	.word	0x080046ad
 80046e8:	080046ad 	.word	0x080046ad
 80046ec:	080046ad 	.word	0x080046ad
 80046f0:	0800483f 	.word	0x0800483f
 80046f4:	08004761 	.word	0x08004761
 80046f8:	08004821 	.word	0x08004821
 80046fc:	080046ad 	.word	0x080046ad
 8004700:	080046ad 	.word	0x080046ad
 8004704:	08004861 	.word	0x08004861
 8004708:	080046ad 	.word	0x080046ad
 800470c:	08004761 	.word	0x08004761
 8004710:	080046ad 	.word	0x080046ad
 8004714:	080046ad 	.word	0x080046ad
 8004718:	08004829 	.word	0x08004829
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	1d1a      	adds	r2, r3, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	602a      	str	r2, [r5, #0]
 8004724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800472c:	2301      	movs	r3, #1
 800472e:	e0a4      	b.n	800487a <_printf_i+0x1f6>
 8004730:	6820      	ldr	r0, [r4, #0]
 8004732:	6829      	ldr	r1, [r5, #0]
 8004734:	0606      	lsls	r6, r0, #24
 8004736:	f101 0304 	add.w	r3, r1, #4
 800473a:	d50a      	bpl.n	8004752 <_printf_i+0xce>
 800473c:	680e      	ldr	r6, [r1, #0]
 800473e:	602b      	str	r3, [r5, #0]
 8004740:	2e00      	cmp	r6, #0
 8004742:	da03      	bge.n	800474c <_printf_i+0xc8>
 8004744:	232d      	movs	r3, #45	; 0x2d
 8004746:	4276      	negs	r6, r6
 8004748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800474c:	230a      	movs	r3, #10
 800474e:	485e      	ldr	r0, [pc, #376]	; (80048c8 <_printf_i+0x244>)
 8004750:	e019      	b.n	8004786 <_printf_i+0x102>
 8004752:	680e      	ldr	r6, [r1, #0]
 8004754:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004758:	602b      	str	r3, [r5, #0]
 800475a:	bf18      	it	ne
 800475c:	b236      	sxthne	r6, r6
 800475e:	e7ef      	b.n	8004740 <_printf_i+0xbc>
 8004760:	682b      	ldr	r3, [r5, #0]
 8004762:	6820      	ldr	r0, [r4, #0]
 8004764:	1d19      	adds	r1, r3, #4
 8004766:	6029      	str	r1, [r5, #0]
 8004768:	0601      	lsls	r1, r0, #24
 800476a:	d501      	bpl.n	8004770 <_printf_i+0xec>
 800476c:	681e      	ldr	r6, [r3, #0]
 800476e:	e002      	b.n	8004776 <_printf_i+0xf2>
 8004770:	0646      	lsls	r6, r0, #25
 8004772:	d5fb      	bpl.n	800476c <_printf_i+0xe8>
 8004774:	881e      	ldrh	r6, [r3, #0]
 8004776:	2f6f      	cmp	r7, #111	; 0x6f
 8004778:	bf0c      	ite	eq
 800477a:	2308      	moveq	r3, #8
 800477c:	230a      	movne	r3, #10
 800477e:	4852      	ldr	r0, [pc, #328]	; (80048c8 <_printf_i+0x244>)
 8004780:	2100      	movs	r1, #0
 8004782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004786:	6865      	ldr	r5, [r4, #4]
 8004788:	2d00      	cmp	r5, #0
 800478a:	bfa8      	it	ge
 800478c:	6821      	ldrge	r1, [r4, #0]
 800478e:	60a5      	str	r5, [r4, #8]
 8004790:	bfa4      	itt	ge
 8004792:	f021 0104 	bicge.w	r1, r1, #4
 8004796:	6021      	strge	r1, [r4, #0]
 8004798:	b90e      	cbnz	r6, 800479e <_printf_i+0x11a>
 800479a:	2d00      	cmp	r5, #0
 800479c:	d04d      	beq.n	800483a <_printf_i+0x1b6>
 800479e:	4615      	mov	r5, r2
 80047a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80047a4:	fb03 6711 	mls	r7, r3, r1, r6
 80047a8:	5dc7      	ldrb	r7, [r0, r7]
 80047aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047ae:	4637      	mov	r7, r6
 80047b0:	42bb      	cmp	r3, r7
 80047b2:	460e      	mov	r6, r1
 80047b4:	d9f4      	bls.n	80047a0 <_printf_i+0x11c>
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d10b      	bne.n	80047d2 <_printf_i+0x14e>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	07de      	lsls	r6, r3, #31
 80047be:	d508      	bpl.n	80047d2 <_printf_i+0x14e>
 80047c0:	6923      	ldr	r3, [r4, #16]
 80047c2:	6861      	ldr	r1, [r4, #4]
 80047c4:	4299      	cmp	r1, r3
 80047c6:	bfde      	ittt	le
 80047c8:	2330      	movle	r3, #48	; 0x30
 80047ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047d2:	1b52      	subs	r2, r2, r5
 80047d4:	6122      	str	r2, [r4, #16]
 80047d6:	464b      	mov	r3, r9
 80047d8:	4621      	mov	r1, r4
 80047da:	4640      	mov	r0, r8
 80047dc:	f8cd a000 	str.w	sl, [sp]
 80047e0:	aa03      	add	r2, sp, #12
 80047e2:	f7ff fedf 	bl	80045a4 <_printf_common>
 80047e6:	3001      	adds	r0, #1
 80047e8:	d14c      	bne.n	8004884 <_printf_i+0x200>
 80047ea:	f04f 30ff 	mov.w	r0, #4294967295
 80047ee:	b004      	add	sp, #16
 80047f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f4:	4834      	ldr	r0, [pc, #208]	; (80048c8 <_printf_i+0x244>)
 80047f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80047fa:	6829      	ldr	r1, [r5, #0]
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8004802:	6029      	str	r1, [r5, #0]
 8004804:	061d      	lsls	r5, r3, #24
 8004806:	d514      	bpl.n	8004832 <_printf_i+0x1ae>
 8004808:	07df      	lsls	r7, r3, #31
 800480a:	bf44      	itt	mi
 800480c:	f043 0320 	orrmi.w	r3, r3, #32
 8004810:	6023      	strmi	r3, [r4, #0]
 8004812:	b91e      	cbnz	r6, 800481c <_printf_i+0x198>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	f023 0320 	bic.w	r3, r3, #32
 800481a:	6023      	str	r3, [r4, #0]
 800481c:	2310      	movs	r3, #16
 800481e:	e7af      	b.n	8004780 <_printf_i+0xfc>
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	f043 0320 	orr.w	r3, r3, #32
 8004826:	6023      	str	r3, [r4, #0]
 8004828:	2378      	movs	r3, #120	; 0x78
 800482a:	4828      	ldr	r0, [pc, #160]	; (80048cc <_printf_i+0x248>)
 800482c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004830:	e7e3      	b.n	80047fa <_printf_i+0x176>
 8004832:	0659      	lsls	r1, r3, #25
 8004834:	bf48      	it	mi
 8004836:	b2b6      	uxthmi	r6, r6
 8004838:	e7e6      	b.n	8004808 <_printf_i+0x184>
 800483a:	4615      	mov	r5, r2
 800483c:	e7bb      	b.n	80047b6 <_printf_i+0x132>
 800483e:	682b      	ldr	r3, [r5, #0]
 8004840:	6826      	ldr	r6, [r4, #0]
 8004842:	1d18      	adds	r0, r3, #4
 8004844:	6961      	ldr	r1, [r4, #20]
 8004846:	6028      	str	r0, [r5, #0]
 8004848:	0635      	lsls	r5, r6, #24
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	d501      	bpl.n	8004852 <_printf_i+0x1ce>
 800484e:	6019      	str	r1, [r3, #0]
 8004850:	e002      	b.n	8004858 <_printf_i+0x1d4>
 8004852:	0670      	lsls	r0, r6, #25
 8004854:	d5fb      	bpl.n	800484e <_printf_i+0x1ca>
 8004856:	8019      	strh	r1, [r3, #0]
 8004858:	2300      	movs	r3, #0
 800485a:	4615      	mov	r5, r2
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	e7ba      	b.n	80047d6 <_printf_i+0x152>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	2100      	movs	r1, #0
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	602a      	str	r2, [r5, #0]
 8004868:	681d      	ldr	r5, [r3, #0]
 800486a:	6862      	ldr	r2, [r4, #4]
 800486c:	4628      	mov	r0, r5
 800486e:	f000 fed5 	bl	800561c <memchr>
 8004872:	b108      	cbz	r0, 8004878 <_printf_i+0x1f4>
 8004874:	1b40      	subs	r0, r0, r5
 8004876:	6060      	str	r0, [r4, #4]
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	6123      	str	r3, [r4, #16]
 800487c:	2300      	movs	r3, #0
 800487e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004882:	e7a8      	b.n	80047d6 <_printf_i+0x152>
 8004884:	462a      	mov	r2, r5
 8004886:	4649      	mov	r1, r9
 8004888:	4640      	mov	r0, r8
 800488a:	6923      	ldr	r3, [r4, #16]
 800488c:	47d0      	blx	sl
 800488e:	3001      	adds	r0, #1
 8004890:	d0ab      	beq.n	80047ea <_printf_i+0x166>
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	079b      	lsls	r3, r3, #30
 8004896:	d413      	bmi.n	80048c0 <_printf_i+0x23c>
 8004898:	68e0      	ldr	r0, [r4, #12]
 800489a:	9b03      	ldr	r3, [sp, #12]
 800489c:	4298      	cmp	r0, r3
 800489e:	bfb8      	it	lt
 80048a0:	4618      	movlt	r0, r3
 80048a2:	e7a4      	b.n	80047ee <_printf_i+0x16a>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4632      	mov	r2, r6
 80048a8:	4649      	mov	r1, r9
 80048aa:	4640      	mov	r0, r8
 80048ac:	47d0      	blx	sl
 80048ae:	3001      	adds	r0, #1
 80048b0:	d09b      	beq.n	80047ea <_printf_i+0x166>
 80048b2:	3501      	adds	r5, #1
 80048b4:	68e3      	ldr	r3, [r4, #12]
 80048b6:	9903      	ldr	r1, [sp, #12]
 80048b8:	1a5b      	subs	r3, r3, r1
 80048ba:	42ab      	cmp	r3, r5
 80048bc:	dcf2      	bgt.n	80048a4 <_printf_i+0x220>
 80048be:	e7eb      	b.n	8004898 <_printf_i+0x214>
 80048c0:	2500      	movs	r5, #0
 80048c2:	f104 0619 	add.w	r6, r4, #25
 80048c6:	e7f5      	b.n	80048b4 <_printf_i+0x230>
 80048c8:	08006f02 	.word	0x08006f02
 80048cc:	08006f13 	.word	0x08006f13

080048d0 <siprintf>:
 80048d0:	b40e      	push	{r1, r2, r3}
 80048d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048d6:	b500      	push	{lr}
 80048d8:	b09c      	sub	sp, #112	; 0x70
 80048da:	ab1d      	add	r3, sp, #116	; 0x74
 80048dc:	9002      	str	r0, [sp, #8]
 80048de:	9006      	str	r0, [sp, #24]
 80048e0:	9107      	str	r1, [sp, #28]
 80048e2:	9104      	str	r1, [sp, #16]
 80048e4:	4808      	ldr	r0, [pc, #32]	; (8004908 <siprintf+0x38>)
 80048e6:	4909      	ldr	r1, [pc, #36]	; (800490c <siprintf+0x3c>)
 80048e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80048ec:	9105      	str	r1, [sp, #20]
 80048ee:	6800      	ldr	r0, [r0, #0]
 80048f0:	a902      	add	r1, sp, #8
 80048f2:	9301      	str	r3, [sp, #4]
 80048f4:	f001 fb7c 	bl	8005ff0 <_svfiprintf_r>
 80048f8:	2200      	movs	r2, #0
 80048fa:	9b02      	ldr	r3, [sp, #8]
 80048fc:	701a      	strb	r2, [r3, #0]
 80048fe:	b01c      	add	sp, #112	; 0x70
 8004900:	f85d eb04 	ldr.w	lr, [sp], #4
 8004904:	b003      	add	sp, #12
 8004906:	4770      	bx	lr
 8004908:	2000000c 	.word	0x2000000c
 800490c:	ffff0208 	.word	0xffff0208

08004910 <quorem>:
 8004910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004914:	6903      	ldr	r3, [r0, #16]
 8004916:	690c      	ldr	r4, [r1, #16]
 8004918:	4607      	mov	r7, r0
 800491a:	42a3      	cmp	r3, r4
 800491c:	f2c0 8082 	blt.w	8004a24 <quorem+0x114>
 8004920:	3c01      	subs	r4, #1
 8004922:	f100 0514 	add.w	r5, r0, #20
 8004926:	f101 0814 	add.w	r8, r1, #20
 800492a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004934:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004938:	3301      	adds	r3, #1
 800493a:	429a      	cmp	r2, r3
 800493c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004940:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004944:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004948:	d331      	bcc.n	80049ae <quorem+0x9e>
 800494a:	f04f 0e00 	mov.w	lr, #0
 800494e:	4640      	mov	r0, r8
 8004950:	46ac      	mov	ip, r5
 8004952:	46f2      	mov	sl, lr
 8004954:	f850 2b04 	ldr.w	r2, [r0], #4
 8004958:	b293      	uxth	r3, r2
 800495a:	fb06 e303 	mla	r3, r6, r3, lr
 800495e:	0c12      	lsrs	r2, r2, #16
 8004960:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004964:	b29b      	uxth	r3, r3
 8004966:	fb06 e202 	mla	r2, r6, r2, lr
 800496a:	ebaa 0303 	sub.w	r3, sl, r3
 800496e:	f8dc a000 	ldr.w	sl, [ip]
 8004972:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004976:	fa1f fa8a 	uxth.w	sl, sl
 800497a:	4453      	add	r3, sl
 800497c:	f8dc a000 	ldr.w	sl, [ip]
 8004980:	b292      	uxth	r2, r2
 8004982:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004986:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800498a:	b29b      	uxth	r3, r3
 800498c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004990:	4581      	cmp	r9, r0
 8004992:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004996:	f84c 3b04 	str.w	r3, [ip], #4
 800499a:	d2db      	bcs.n	8004954 <quorem+0x44>
 800499c:	f855 300b 	ldr.w	r3, [r5, fp]
 80049a0:	b92b      	cbnz	r3, 80049ae <quorem+0x9e>
 80049a2:	9b01      	ldr	r3, [sp, #4]
 80049a4:	3b04      	subs	r3, #4
 80049a6:	429d      	cmp	r5, r3
 80049a8:	461a      	mov	r2, r3
 80049aa:	d32f      	bcc.n	8004a0c <quorem+0xfc>
 80049ac:	613c      	str	r4, [r7, #16]
 80049ae:	4638      	mov	r0, r7
 80049b0:	f001 f8ce 	bl	8005b50 <__mcmp>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	db25      	blt.n	8004a04 <quorem+0xf4>
 80049b8:	4628      	mov	r0, r5
 80049ba:	f04f 0c00 	mov.w	ip, #0
 80049be:	3601      	adds	r6, #1
 80049c0:	f858 1b04 	ldr.w	r1, [r8], #4
 80049c4:	f8d0 e000 	ldr.w	lr, [r0]
 80049c8:	b28b      	uxth	r3, r1
 80049ca:	ebac 0303 	sub.w	r3, ip, r3
 80049ce:	fa1f f28e 	uxth.w	r2, lr
 80049d2:	4413      	add	r3, r2
 80049d4:	0c0a      	lsrs	r2, r1, #16
 80049d6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80049da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049de:	b29b      	uxth	r3, r3
 80049e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049e4:	45c1      	cmp	r9, r8
 80049e6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80049ea:	f840 3b04 	str.w	r3, [r0], #4
 80049ee:	d2e7      	bcs.n	80049c0 <quorem+0xb0>
 80049f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049f8:	b922      	cbnz	r2, 8004a04 <quorem+0xf4>
 80049fa:	3b04      	subs	r3, #4
 80049fc:	429d      	cmp	r5, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	d30a      	bcc.n	8004a18 <quorem+0x108>
 8004a02:	613c      	str	r4, [r7, #16]
 8004a04:	4630      	mov	r0, r6
 8004a06:	b003      	add	sp, #12
 8004a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a0c:	6812      	ldr	r2, [r2, #0]
 8004a0e:	3b04      	subs	r3, #4
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	d1cb      	bne.n	80049ac <quorem+0x9c>
 8004a14:	3c01      	subs	r4, #1
 8004a16:	e7c6      	b.n	80049a6 <quorem+0x96>
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	3b04      	subs	r3, #4
 8004a1c:	2a00      	cmp	r2, #0
 8004a1e:	d1f0      	bne.n	8004a02 <quorem+0xf2>
 8004a20:	3c01      	subs	r4, #1
 8004a22:	e7eb      	b.n	80049fc <quorem+0xec>
 8004a24:	2000      	movs	r0, #0
 8004a26:	e7ee      	b.n	8004a06 <quorem+0xf6>

08004a28 <_dtoa_r>:
 8004a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a2c:	4616      	mov	r6, r2
 8004a2e:	461f      	mov	r7, r3
 8004a30:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004a32:	b099      	sub	sp, #100	; 0x64
 8004a34:	4605      	mov	r5, r0
 8004a36:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004a3a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004a3e:	b974      	cbnz	r4, 8004a5e <_dtoa_r+0x36>
 8004a40:	2010      	movs	r0, #16
 8004a42:	f000 fde3 	bl	800560c <malloc>
 8004a46:	4602      	mov	r2, r0
 8004a48:	6268      	str	r0, [r5, #36]	; 0x24
 8004a4a:	b920      	cbnz	r0, 8004a56 <_dtoa_r+0x2e>
 8004a4c:	21ea      	movs	r1, #234	; 0xea
 8004a4e:	4ba8      	ldr	r3, [pc, #672]	; (8004cf0 <_dtoa_r+0x2c8>)
 8004a50:	48a8      	ldr	r0, [pc, #672]	; (8004cf4 <_dtoa_r+0x2cc>)
 8004a52:	f001 fbdd 	bl	8006210 <__assert_func>
 8004a56:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a5a:	6004      	str	r4, [r0, #0]
 8004a5c:	60c4      	str	r4, [r0, #12]
 8004a5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a60:	6819      	ldr	r1, [r3, #0]
 8004a62:	b151      	cbz	r1, 8004a7a <_dtoa_r+0x52>
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	2301      	movs	r3, #1
 8004a68:	4093      	lsls	r3, r2
 8004a6a:	604a      	str	r2, [r1, #4]
 8004a6c:	608b      	str	r3, [r1, #8]
 8004a6e:	4628      	mov	r0, r5
 8004a70:	f000 fe30 	bl	80056d4 <_Bfree>
 8004a74:	2200      	movs	r2, #0
 8004a76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	1e3b      	subs	r3, r7, #0
 8004a7c:	bfaf      	iteee	ge
 8004a7e:	2300      	movge	r3, #0
 8004a80:	2201      	movlt	r2, #1
 8004a82:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004a86:	9305      	strlt	r3, [sp, #20]
 8004a88:	bfa8      	it	ge
 8004a8a:	f8c8 3000 	strge.w	r3, [r8]
 8004a8e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004a92:	4b99      	ldr	r3, [pc, #612]	; (8004cf8 <_dtoa_r+0x2d0>)
 8004a94:	bfb8      	it	lt
 8004a96:	f8c8 2000 	strlt.w	r2, [r8]
 8004a9a:	ea33 0309 	bics.w	r3, r3, r9
 8004a9e:	d119      	bne.n	8004ad4 <_dtoa_r+0xac>
 8004aa0:	f242 730f 	movw	r3, #9999	; 0x270f
 8004aa4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004aac:	4333      	orrs	r3, r6
 8004aae:	f000 857f 	beq.w	80055b0 <_dtoa_r+0xb88>
 8004ab2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004ab4:	b953      	cbnz	r3, 8004acc <_dtoa_r+0xa4>
 8004ab6:	4b91      	ldr	r3, [pc, #580]	; (8004cfc <_dtoa_r+0x2d4>)
 8004ab8:	e022      	b.n	8004b00 <_dtoa_r+0xd8>
 8004aba:	4b91      	ldr	r3, [pc, #580]	; (8004d00 <_dtoa_r+0x2d8>)
 8004abc:	9303      	str	r3, [sp, #12]
 8004abe:	3308      	adds	r3, #8
 8004ac0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	9803      	ldr	r0, [sp, #12]
 8004ac6:	b019      	add	sp, #100	; 0x64
 8004ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004acc:	4b8b      	ldr	r3, [pc, #556]	; (8004cfc <_dtoa_r+0x2d4>)
 8004ace:	9303      	str	r3, [sp, #12]
 8004ad0:	3303      	adds	r3, #3
 8004ad2:	e7f5      	b.n	8004ac0 <_dtoa_r+0x98>
 8004ad4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004ad8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004adc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	f7fb ff60 	bl	80009a8 <__aeabi_dcmpeq>
 8004ae8:	4680      	mov	r8, r0
 8004aea:	b158      	cbz	r0, 8004b04 <_dtoa_r+0xdc>
 8004aec:	2301      	movs	r3, #1
 8004aee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 8558 	beq.w	80055aa <_dtoa_r+0xb82>
 8004afa:	4882      	ldr	r0, [pc, #520]	; (8004d04 <_dtoa_r+0x2dc>)
 8004afc:	6018      	str	r0, [r3, #0]
 8004afe:	1e43      	subs	r3, r0, #1
 8004b00:	9303      	str	r3, [sp, #12]
 8004b02:	e7df      	b.n	8004ac4 <_dtoa_r+0x9c>
 8004b04:	ab16      	add	r3, sp, #88	; 0x58
 8004b06:	9301      	str	r3, [sp, #4]
 8004b08:	ab17      	add	r3, sp, #92	; 0x5c
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004b12:	f001 f8c5 	bl	8005ca0 <__d2b>
 8004b16:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004b1a:	4683      	mov	fp, r0
 8004b1c:	2c00      	cmp	r4, #0
 8004b1e:	d07f      	beq.n	8004c20 <_dtoa_r+0x1f8>
 8004b20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b26:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004b2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b2e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004b32:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004b36:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	4b72      	ldr	r3, [pc, #456]	; (8004d08 <_dtoa_r+0x2e0>)
 8004b3e:	f7fb fb13 	bl	8000168 <__aeabi_dsub>
 8004b42:	a365      	add	r3, pc, #404	; (adr r3, 8004cd8 <_dtoa_r+0x2b0>)
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f7fb fcc6 	bl	80004d8 <__aeabi_dmul>
 8004b4c:	a364      	add	r3, pc, #400	; (adr r3, 8004ce0 <_dtoa_r+0x2b8>)
 8004b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b52:	f7fb fb0b 	bl	800016c <__adddf3>
 8004b56:	4606      	mov	r6, r0
 8004b58:	4620      	mov	r0, r4
 8004b5a:	460f      	mov	r7, r1
 8004b5c:	f7fb fc52 	bl	8000404 <__aeabi_i2d>
 8004b60:	a361      	add	r3, pc, #388	; (adr r3, 8004ce8 <_dtoa_r+0x2c0>)
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	f7fb fcb7 	bl	80004d8 <__aeabi_dmul>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4630      	mov	r0, r6
 8004b70:	4639      	mov	r1, r7
 8004b72:	f7fb fafb 	bl	800016c <__adddf3>
 8004b76:	4606      	mov	r6, r0
 8004b78:	460f      	mov	r7, r1
 8004b7a:	f7fb ff5d 	bl	8000a38 <__aeabi_d2iz>
 8004b7e:	2200      	movs	r2, #0
 8004b80:	4682      	mov	sl, r0
 8004b82:	2300      	movs	r3, #0
 8004b84:	4630      	mov	r0, r6
 8004b86:	4639      	mov	r1, r7
 8004b88:	f7fb ff18 	bl	80009bc <__aeabi_dcmplt>
 8004b8c:	b148      	cbz	r0, 8004ba2 <_dtoa_r+0x17a>
 8004b8e:	4650      	mov	r0, sl
 8004b90:	f7fb fc38 	bl	8000404 <__aeabi_i2d>
 8004b94:	4632      	mov	r2, r6
 8004b96:	463b      	mov	r3, r7
 8004b98:	f7fb ff06 	bl	80009a8 <__aeabi_dcmpeq>
 8004b9c:	b908      	cbnz	r0, 8004ba2 <_dtoa_r+0x17a>
 8004b9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ba2:	f1ba 0f16 	cmp.w	sl, #22
 8004ba6:	d858      	bhi.n	8004c5a <_dtoa_r+0x232>
 8004ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004bac:	4b57      	ldr	r3, [pc, #348]	; (8004d0c <_dtoa_r+0x2e4>)
 8004bae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	f7fb ff01 	bl	80009bc <__aeabi_dcmplt>
 8004bba:	2800      	cmp	r0, #0
 8004bbc:	d04f      	beq.n	8004c5e <_dtoa_r+0x236>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bc4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004bc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004bc8:	1b1c      	subs	r4, r3, r4
 8004bca:	1e63      	subs	r3, r4, #1
 8004bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8004bce:	bf49      	itett	mi
 8004bd0:	f1c4 0301 	rsbmi	r3, r4, #1
 8004bd4:	2300      	movpl	r3, #0
 8004bd6:	9306      	strmi	r3, [sp, #24]
 8004bd8:	2300      	movmi	r3, #0
 8004bda:	bf54      	ite	pl
 8004bdc:	9306      	strpl	r3, [sp, #24]
 8004bde:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004be0:	f1ba 0f00 	cmp.w	sl, #0
 8004be4:	db3d      	blt.n	8004c62 <_dtoa_r+0x23a>
 8004be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004bec:	4453      	add	r3, sl
 8004bee:	9309      	str	r3, [sp, #36]	; 0x24
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8004bf4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bf6:	2b09      	cmp	r3, #9
 8004bf8:	f200 808c 	bhi.w	8004d14 <_dtoa_r+0x2ec>
 8004bfc:	2b05      	cmp	r3, #5
 8004bfe:	bfc4      	itt	gt
 8004c00:	3b04      	subgt	r3, #4
 8004c02:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004c04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c06:	bfc8      	it	gt
 8004c08:	2400      	movgt	r4, #0
 8004c0a:	f1a3 0302 	sub.w	r3, r3, #2
 8004c0e:	bfd8      	it	le
 8004c10:	2401      	movle	r4, #1
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	f200 808a 	bhi.w	8004d2c <_dtoa_r+0x304>
 8004c18:	e8df f003 	tbb	[pc, r3]
 8004c1c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004c20:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004c24:	441c      	add	r4, r3
 8004c26:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004c2a:	2b20      	cmp	r3, #32
 8004c2c:	bfc3      	ittte	gt
 8004c2e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004c32:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004c36:	fa09 f303 	lslgt.w	r3, r9, r3
 8004c3a:	f1c3 0320 	rsble	r3, r3, #32
 8004c3e:	bfc6      	itte	gt
 8004c40:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004c44:	4318      	orrgt	r0, r3
 8004c46:	fa06 f003 	lslle.w	r0, r6, r3
 8004c4a:	f7fb fbcb 	bl	80003e4 <__aeabi_ui2d>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004c54:	3c01      	subs	r4, #1
 8004c56:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c58:	e76f      	b.n	8004b3a <_dtoa_r+0x112>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e7b2      	b.n	8004bc4 <_dtoa_r+0x19c>
 8004c5e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004c60:	e7b1      	b.n	8004bc6 <_dtoa_r+0x19e>
 8004c62:	9b06      	ldr	r3, [sp, #24]
 8004c64:	eba3 030a 	sub.w	r3, r3, sl
 8004c68:	9306      	str	r3, [sp, #24]
 8004c6a:	f1ca 0300 	rsb	r3, sl, #0
 8004c6e:	930a      	str	r3, [sp, #40]	; 0x28
 8004c70:	2300      	movs	r3, #0
 8004c72:	930e      	str	r3, [sp, #56]	; 0x38
 8004c74:	e7be      	b.n	8004bf4 <_dtoa_r+0x1cc>
 8004c76:	2300      	movs	r3, #0
 8004c78:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	dc58      	bgt.n	8004d32 <_dtoa_r+0x30a>
 8004c80:	f04f 0901 	mov.w	r9, #1
 8004c84:	464b      	mov	r3, r9
 8004c86:	f8cd 9020 	str.w	r9, [sp, #32]
 8004c8a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004c8e:	2200      	movs	r2, #0
 8004c90:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004c92:	6042      	str	r2, [r0, #4]
 8004c94:	2204      	movs	r2, #4
 8004c96:	f102 0614 	add.w	r6, r2, #20
 8004c9a:	429e      	cmp	r6, r3
 8004c9c:	6841      	ldr	r1, [r0, #4]
 8004c9e:	d94e      	bls.n	8004d3e <_dtoa_r+0x316>
 8004ca0:	4628      	mov	r0, r5
 8004ca2:	f000 fcd7 	bl	8005654 <_Balloc>
 8004ca6:	9003      	str	r0, [sp, #12]
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	d14c      	bne.n	8004d46 <_dtoa_r+0x31e>
 8004cac:	4602      	mov	r2, r0
 8004cae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004cb2:	4b17      	ldr	r3, [pc, #92]	; (8004d10 <_dtoa_r+0x2e8>)
 8004cb4:	e6cc      	b.n	8004a50 <_dtoa_r+0x28>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e7de      	b.n	8004c78 <_dtoa_r+0x250>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004cc0:	eb0a 0903 	add.w	r9, sl, r3
 8004cc4:	f109 0301 	add.w	r3, r9, #1
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	9308      	str	r3, [sp, #32]
 8004ccc:	bfb8      	it	lt
 8004cce:	2301      	movlt	r3, #1
 8004cd0:	e7dd      	b.n	8004c8e <_dtoa_r+0x266>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7f2      	b.n	8004cbc <_dtoa_r+0x294>
 8004cd6:	bf00      	nop
 8004cd8:	636f4361 	.word	0x636f4361
 8004cdc:	3fd287a7 	.word	0x3fd287a7
 8004ce0:	8b60c8b3 	.word	0x8b60c8b3
 8004ce4:	3fc68a28 	.word	0x3fc68a28
 8004ce8:	509f79fb 	.word	0x509f79fb
 8004cec:	3fd34413 	.word	0x3fd34413
 8004cf0:	08006f31 	.word	0x08006f31
 8004cf4:	08006f48 	.word	0x08006f48
 8004cf8:	7ff00000 	.word	0x7ff00000
 8004cfc:	08006f2d 	.word	0x08006f2d
 8004d00:	08006f24 	.word	0x08006f24
 8004d04:	08006f01 	.word	0x08006f01
 8004d08:	3ff80000 	.word	0x3ff80000
 8004d0c:	08007038 	.word	0x08007038
 8004d10:	08006fa3 	.word	0x08006fa3
 8004d14:	2401      	movs	r4, #1
 8004d16:	2300      	movs	r3, #0
 8004d18:	940b      	str	r4, [sp, #44]	; 0x2c
 8004d1a:	9322      	str	r3, [sp, #136]	; 0x88
 8004d1c:	f04f 39ff 	mov.w	r9, #4294967295
 8004d20:	2200      	movs	r2, #0
 8004d22:	2312      	movs	r3, #18
 8004d24:	f8cd 9020 	str.w	r9, [sp, #32]
 8004d28:	9223      	str	r2, [sp, #140]	; 0x8c
 8004d2a:	e7b0      	b.n	8004c8e <_dtoa_r+0x266>
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d30:	e7f4      	b.n	8004d1c <_dtoa_r+0x2f4>
 8004d32:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004d36:	464b      	mov	r3, r9
 8004d38:	f8cd 9020 	str.w	r9, [sp, #32]
 8004d3c:	e7a7      	b.n	8004c8e <_dtoa_r+0x266>
 8004d3e:	3101      	adds	r1, #1
 8004d40:	6041      	str	r1, [r0, #4]
 8004d42:	0052      	lsls	r2, r2, #1
 8004d44:	e7a7      	b.n	8004c96 <_dtoa_r+0x26e>
 8004d46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d48:	9a03      	ldr	r2, [sp, #12]
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	9b08      	ldr	r3, [sp, #32]
 8004d4e:	2b0e      	cmp	r3, #14
 8004d50:	f200 80a8 	bhi.w	8004ea4 <_dtoa_r+0x47c>
 8004d54:	2c00      	cmp	r4, #0
 8004d56:	f000 80a5 	beq.w	8004ea4 <_dtoa_r+0x47c>
 8004d5a:	f1ba 0f00 	cmp.w	sl, #0
 8004d5e:	dd34      	ble.n	8004dca <_dtoa_r+0x3a2>
 8004d60:	4a9a      	ldr	r2, [pc, #616]	; (8004fcc <_dtoa_r+0x5a4>)
 8004d62:	f00a 030f 	and.w	r3, sl, #15
 8004d66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d6a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004d6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d72:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004d76:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004d7a:	d016      	beq.n	8004daa <_dtoa_r+0x382>
 8004d7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d80:	4b93      	ldr	r3, [pc, #588]	; (8004fd0 <_dtoa_r+0x5a8>)
 8004d82:	2703      	movs	r7, #3
 8004d84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d88:	f7fb fcd0 	bl	800072c <__aeabi_ddiv>
 8004d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d90:	f004 040f 	and.w	r4, r4, #15
 8004d94:	4e8e      	ldr	r6, [pc, #568]	; (8004fd0 <_dtoa_r+0x5a8>)
 8004d96:	b954      	cbnz	r4, 8004dae <_dtoa_r+0x386>
 8004d98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004d9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004da0:	f7fb fcc4 	bl	800072c <__aeabi_ddiv>
 8004da4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004da8:	e029      	b.n	8004dfe <_dtoa_r+0x3d6>
 8004daa:	2702      	movs	r7, #2
 8004dac:	e7f2      	b.n	8004d94 <_dtoa_r+0x36c>
 8004dae:	07e1      	lsls	r1, r4, #31
 8004db0:	d508      	bpl.n	8004dc4 <_dtoa_r+0x39c>
 8004db2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004db6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004dba:	f7fb fb8d 	bl	80004d8 <__aeabi_dmul>
 8004dbe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004dc2:	3701      	adds	r7, #1
 8004dc4:	1064      	asrs	r4, r4, #1
 8004dc6:	3608      	adds	r6, #8
 8004dc8:	e7e5      	b.n	8004d96 <_dtoa_r+0x36e>
 8004dca:	f000 80a5 	beq.w	8004f18 <_dtoa_r+0x4f0>
 8004dce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004dd2:	f1ca 0400 	rsb	r4, sl, #0
 8004dd6:	4b7d      	ldr	r3, [pc, #500]	; (8004fcc <_dtoa_r+0x5a4>)
 8004dd8:	f004 020f 	and.w	r2, r4, #15
 8004ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	f7fb fb78 	bl	80004d8 <__aeabi_dmul>
 8004de8:	2702      	movs	r7, #2
 8004dea:	2300      	movs	r3, #0
 8004dec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004df0:	4e77      	ldr	r6, [pc, #476]	; (8004fd0 <_dtoa_r+0x5a8>)
 8004df2:	1124      	asrs	r4, r4, #4
 8004df4:	2c00      	cmp	r4, #0
 8004df6:	f040 8084 	bne.w	8004f02 <_dtoa_r+0x4da>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1d2      	bne.n	8004da4 <_dtoa_r+0x37c>
 8004dfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 808b 	beq.w	8004f1c <_dtoa_r+0x4f4>
 8004e06:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004e0a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004e0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e12:	2200      	movs	r2, #0
 8004e14:	4b6f      	ldr	r3, [pc, #444]	; (8004fd4 <_dtoa_r+0x5ac>)
 8004e16:	f7fb fdd1 	bl	80009bc <__aeabi_dcmplt>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	d07e      	beq.n	8004f1c <_dtoa_r+0x4f4>
 8004e1e:	9b08      	ldr	r3, [sp, #32]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d07b      	beq.n	8004f1c <_dtoa_r+0x4f4>
 8004e24:	f1b9 0f00 	cmp.w	r9, #0
 8004e28:	dd38      	ble.n	8004e9c <_dtoa_r+0x474>
 8004e2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e2e:	2200      	movs	r2, #0
 8004e30:	4b69      	ldr	r3, [pc, #420]	; (8004fd8 <_dtoa_r+0x5b0>)
 8004e32:	f7fb fb51 	bl	80004d8 <__aeabi_dmul>
 8004e36:	464c      	mov	r4, r9
 8004e38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e3c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004e40:	3701      	adds	r7, #1
 8004e42:	4638      	mov	r0, r7
 8004e44:	f7fb fade 	bl	8000404 <__aeabi_i2d>
 8004e48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e4c:	f7fb fb44 	bl	80004d8 <__aeabi_dmul>
 8004e50:	2200      	movs	r2, #0
 8004e52:	4b62      	ldr	r3, [pc, #392]	; (8004fdc <_dtoa_r+0x5b4>)
 8004e54:	f7fb f98a 	bl	800016c <__adddf3>
 8004e58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004e5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e60:	9611      	str	r6, [sp, #68]	; 0x44
 8004e62:	2c00      	cmp	r4, #0
 8004e64:	d15d      	bne.n	8004f22 <_dtoa_r+0x4fa>
 8004e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	4b5c      	ldr	r3, [pc, #368]	; (8004fe0 <_dtoa_r+0x5b8>)
 8004e6e:	f7fb f97b 	bl	8000168 <__aeabi_dsub>
 8004e72:	4602      	mov	r2, r0
 8004e74:	460b      	mov	r3, r1
 8004e76:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e7a:	4633      	mov	r3, r6
 8004e7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e7e:	f7fb fdbb 	bl	80009f8 <__aeabi_dcmpgt>
 8004e82:	2800      	cmp	r0, #0
 8004e84:	f040 829c 	bne.w	80053c0 <_dtoa_r+0x998>
 8004e88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e8e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004e92:	f7fb fd93 	bl	80009bc <__aeabi_dcmplt>
 8004e96:	2800      	cmp	r0, #0
 8004e98:	f040 8290 	bne.w	80053bc <_dtoa_r+0x994>
 8004e9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004ea0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ea4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f2c0 8152 	blt.w	8005150 <_dtoa_r+0x728>
 8004eac:	f1ba 0f0e 	cmp.w	sl, #14
 8004eb0:	f300 814e 	bgt.w	8005150 <_dtoa_r+0x728>
 8004eb4:	4b45      	ldr	r3, [pc, #276]	; (8004fcc <_dtoa_r+0x5a4>)
 8004eb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004eba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ebe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004ec2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f280 80db 	bge.w	8005080 <_dtoa_r+0x658>
 8004eca:	9b08      	ldr	r3, [sp, #32]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f300 80d7 	bgt.w	8005080 <_dtoa_r+0x658>
 8004ed2:	f040 8272 	bne.w	80053ba <_dtoa_r+0x992>
 8004ed6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004eda:	2200      	movs	r2, #0
 8004edc:	4b40      	ldr	r3, [pc, #256]	; (8004fe0 <_dtoa_r+0x5b8>)
 8004ede:	f7fb fafb 	bl	80004d8 <__aeabi_dmul>
 8004ee2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ee6:	f7fb fd7d 	bl	80009e4 <__aeabi_dcmpge>
 8004eea:	9c08      	ldr	r4, [sp, #32]
 8004eec:	4626      	mov	r6, r4
 8004eee:	2800      	cmp	r0, #0
 8004ef0:	f040 8248 	bne.w	8005384 <_dtoa_r+0x95c>
 8004ef4:	2331      	movs	r3, #49	; 0x31
 8004ef6:	9f03      	ldr	r7, [sp, #12]
 8004ef8:	f10a 0a01 	add.w	sl, sl, #1
 8004efc:	f807 3b01 	strb.w	r3, [r7], #1
 8004f00:	e244      	b.n	800538c <_dtoa_r+0x964>
 8004f02:	07e2      	lsls	r2, r4, #31
 8004f04:	d505      	bpl.n	8004f12 <_dtoa_r+0x4ea>
 8004f06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f0a:	f7fb fae5 	bl	80004d8 <__aeabi_dmul>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	3701      	adds	r7, #1
 8004f12:	1064      	asrs	r4, r4, #1
 8004f14:	3608      	adds	r6, #8
 8004f16:	e76d      	b.n	8004df4 <_dtoa_r+0x3cc>
 8004f18:	2702      	movs	r7, #2
 8004f1a:	e770      	b.n	8004dfe <_dtoa_r+0x3d6>
 8004f1c:	46d0      	mov	r8, sl
 8004f1e:	9c08      	ldr	r4, [sp, #32]
 8004f20:	e78f      	b.n	8004e42 <_dtoa_r+0x41a>
 8004f22:	9903      	ldr	r1, [sp, #12]
 8004f24:	4b29      	ldr	r3, [pc, #164]	; (8004fcc <_dtoa_r+0x5a4>)
 8004f26:	4421      	add	r1, r4
 8004f28:	9112      	str	r1, [sp, #72]	; 0x48
 8004f2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f30:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004f34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f38:	2900      	cmp	r1, #0
 8004f3a:	d055      	beq.n	8004fe8 <_dtoa_r+0x5c0>
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	4929      	ldr	r1, [pc, #164]	; (8004fe4 <_dtoa_r+0x5bc>)
 8004f40:	f7fb fbf4 	bl	800072c <__aeabi_ddiv>
 8004f44:	463b      	mov	r3, r7
 8004f46:	4632      	mov	r2, r6
 8004f48:	f7fb f90e 	bl	8000168 <__aeabi_dsub>
 8004f4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f50:	9f03      	ldr	r7, [sp, #12]
 8004f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f56:	f7fb fd6f 	bl	8000a38 <__aeabi_d2iz>
 8004f5a:	4604      	mov	r4, r0
 8004f5c:	f7fb fa52 	bl	8000404 <__aeabi_i2d>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f68:	f7fb f8fe 	bl	8000168 <__aeabi_dsub>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	3430      	adds	r4, #48	; 0x30
 8004f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f7a:	f807 4b01 	strb.w	r4, [r7], #1
 8004f7e:	f7fb fd1d 	bl	80009bc <__aeabi_dcmplt>
 8004f82:	2800      	cmp	r0, #0
 8004f84:	d174      	bne.n	8005070 <_dtoa_r+0x648>
 8004f86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	4911      	ldr	r1, [pc, #68]	; (8004fd4 <_dtoa_r+0x5ac>)
 8004f8e:	f7fb f8eb 	bl	8000168 <__aeabi_dsub>
 8004f92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f96:	f7fb fd11 	bl	80009bc <__aeabi_dcmplt>
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	f040 80b7 	bne.w	800510e <_dtoa_r+0x6e6>
 8004fa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004fa2:	429f      	cmp	r7, r3
 8004fa4:	f43f af7a 	beq.w	8004e9c <_dtoa_r+0x474>
 8004fa8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004fac:	2200      	movs	r2, #0
 8004fae:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <_dtoa_r+0x5b0>)
 8004fb0:	f7fb fa92 	bl	80004d8 <__aeabi_dmul>
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fbe:	4b06      	ldr	r3, [pc, #24]	; (8004fd8 <_dtoa_r+0x5b0>)
 8004fc0:	f7fb fa8a 	bl	80004d8 <__aeabi_dmul>
 8004fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fc8:	e7c3      	b.n	8004f52 <_dtoa_r+0x52a>
 8004fca:	bf00      	nop
 8004fcc:	08007038 	.word	0x08007038
 8004fd0:	08007010 	.word	0x08007010
 8004fd4:	3ff00000 	.word	0x3ff00000
 8004fd8:	40240000 	.word	0x40240000
 8004fdc:	401c0000 	.word	0x401c0000
 8004fe0:	40140000 	.word	0x40140000
 8004fe4:	3fe00000 	.word	0x3fe00000
 8004fe8:	4630      	mov	r0, r6
 8004fea:	4639      	mov	r1, r7
 8004fec:	f7fb fa74 	bl	80004d8 <__aeabi_dmul>
 8004ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ff2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ff6:	9c03      	ldr	r4, [sp, #12]
 8004ff8:	9314      	str	r3, [sp, #80]	; 0x50
 8004ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ffe:	f7fb fd1b 	bl	8000a38 <__aeabi_d2iz>
 8005002:	9015      	str	r0, [sp, #84]	; 0x54
 8005004:	f7fb f9fe 	bl	8000404 <__aeabi_i2d>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005010:	f7fb f8aa 	bl	8000168 <__aeabi_dsub>
 8005014:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005016:	4606      	mov	r6, r0
 8005018:	3330      	adds	r3, #48	; 0x30
 800501a:	f804 3b01 	strb.w	r3, [r4], #1
 800501e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005020:	460f      	mov	r7, r1
 8005022:	429c      	cmp	r4, r3
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	d124      	bne.n	8005074 <_dtoa_r+0x64c>
 800502a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800502e:	4bb0      	ldr	r3, [pc, #704]	; (80052f0 <_dtoa_r+0x8c8>)
 8005030:	f7fb f89c 	bl	800016c <__adddf3>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4630      	mov	r0, r6
 800503a:	4639      	mov	r1, r7
 800503c:	f7fb fcdc 	bl	80009f8 <__aeabi_dcmpgt>
 8005040:	2800      	cmp	r0, #0
 8005042:	d163      	bne.n	800510c <_dtoa_r+0x6e4>
 8005044:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005048:	2000      	movs	r0, #0
 800504a:	49a9      	ldr	r1, [pc, #676]	; (80052f0 <_dtoa_r+0x8c8>)
 800504c:	f7fb f88c 	bl	8000168 <__aeabi_dsub>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4630      	mov	r0, r6
 8005056:	4639      	mov	r1, r7
 8005058:	f7fb fcb0 	bl	80009bc <__aeabi_dcmplt>
 800505c:	2800      	cmp	r0, #0
 800505e:	f43f af1d 	beq.w	8004e9c <_dtoa_r+0x474>
 8005062:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005064:	1e7b      	subs	r3, r7, #1
 8005066:	9314      	str	r3, [sp, #80]	; 0x50
 8005068:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800506c:	2b30      	cmp	r3, #48	; 0x30
 800506e:	d0f8      	beq.n	8005062 <_dtoa_r+0x63a>
 8005070:	46c2      	mov	sl, r8
 8005072:	e03b      	b.n	80050ec <_dtoa_r+0x6c4>
 8005074:	4b9f      	ldr	r3, [pc, #636]	; (80052f4 <_dtoa_r+0x8cc>)
 8005076:	f7fb fa2f 	bl	80004d8 <__aeabi_dmul>
 800507a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800507e:	e7bc      	b.n	8004ffa <_dtoa_r+0x5d2>
 8005080:	9f03      	ldr	r7, [sp, #12]
 8005082:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005086:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800508a:	4640      	mov	r0, r8
 800508c:	4649      	mov	r1, r9
 800508e:	f7fb fb4d 	bl	800072c <__aeabi_ddiv>
 8005092:	f7fb fcd1 	bl	8000a38 <__aeabi_d2iz>
 8005096:	4604      	mov	r4, r0
 8005098:	f7fb f9b4 	bl	8000404 <__aeabi_i2d>
 800509c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050a0:	f7fb fa1a 	bl	80004d8 <__aeabi_dmul>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4640      	mov	r0, r8
 80050aa:	4649      	mov	r1, r9
 80050ac:	f7fb f85c 	bl	8000168 <__aeabi_dsub>
 80050b0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80050b4:	f807 6b01 	strb.w	r6, [r7], #1
 80050b8:	9e03      	ldr	r6, [sp, #12]
 80050ba:	f8dd c020 	ldr.w	ip, [sp, #32]
 80050be:	1bbe      	subs	r6, r7, r6
 80050c0:	45b4      	cmp	ip, r6
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	d136      	bne.n	8005136 <_dtoa_r+0x70e>
 80050c8:	f7fb f850 	bl	800016c <__adddf3>
 80050cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050d0:	4680      	mov	r8, r0
 80050d2:	4689      	mov	r9, r1
 80050d4:	f7fb fc90 	bl	80009f8 <__aeabi_dcmpgt>
 80050d8:	bb58      	cbnz	r0, 8005132 <_dtoa_r+0x70a>
 80050da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80050de:	4640      	mov	r0, r8
 80050e0:	4649      	mov	r1, r9
 80050e2:	f7fb fc61 	bl	80009a8 <__aeabi_dcmpeq>
 80050e6:	b108      	cbz	r0, 80050ec <_dtoa_r+0x6c4>
 80050e8:	07e1      	lsls	r1, r4, #31
 80050ea:	d422      	bmi.n	8005132 <_dtoa_r+0x70a>
 80050ec:	4628      	mov	r0, r5
 80050ee:	4659      	mov	r1, fp
 80050f0:	f000 faf0 	bl	80056d4 <_Bfree>
 80050f4:	2300      	movs	r3, #0
 80050f6:	703b      	strb	r3, [r7, #0]
 80050f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80050fa:	f10a 0001 	add.w	r0, sl, #1
 80050fe:	6018      	str	r0, [r3, #0]
 8005100:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005102:	2b00      	cmp	r3, #0
 8005104:	f43f acde 	beq.w	8004ac4 <_dtoa_r+0x9c>
 8005108:	601f      	str	r7, [r3, #0]
 800510a:	e4db      	b.n	8004ac4 <_dtoa_r+0x9c>
 800510c:	4627      	mov	r7, r4
 800510e:	463b      	mov	r3, r7
 8005110:	461f      	mov	r7, r3
 8005112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005116:	2a39      	cmp	r2, #57	; 0x39
 8005118:	d107      	bne.n	800512a <_dtoa_r+0x702>
 800511a:	9a03      	ldr	r2, [sp, #12]
 800511c:	429a      	cmp	r2, r3
 800511e:	d1f7      	bne.n	8005110 <_dtoa_r+0x6e8>
 8005120:	2230      	movs	r2, #48	; 0x30
 8005122:	9903      	ldr	r1, [sp, #12]
 8005124:	f108 0801 	add.w	r8, r8, #1
 8005128:	700a      	strb	r2, [r1, #0]
 800512a:	781a      	ldrb	r2, [r3, #0]
 800512c:	3201      	adds	r2, #1
 800512e:	701a      	strb	r2, [r3, #0]
 8005130:	e79e      	b.n	8005070 <_dtoa_r+0x648>
 8005132:	46d0      	mov	r8, sl
 8005134:	e7eb      	b.n	800510e <_dtoa_r+0x6e6>
 8005136:	2200      	movs	r2, #0
 8005138:	4b6e      	ldr	r3, [pc, #440]	; (80052f4 <_dtoa_r+0x8cc>)
 800513a:	f7fb f9cd 	bl	80004d8 <__aeabi_dmul>
 800513e:	2200      	movs	r2, #0
 8005140:	2300      	movs	r3, #0
 8005142:	4680      	mov	r8, r0
 8005144:	4689      	mov	r9, r1
 8005146:	f7fb fc2f 	bl	80009a8 <__aeabi_dcmpeq>
 800514a:	2800      	cmp	r0, #0
 800514c:	d09b      	beq.n	8005086 <_dtoa_r+0x65e>
 800514e:	e7cd      	b.n	80050ec <_dtoa_r+0x6c4>
 8005150:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005152:	2a00      	cmp	r2, #0
 8005154:	f000 80d0 	beq.w	80052f8 <_dtoa_r+0x8d0>
 8005158:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800515a:	2a01      	cmp	r2, #1
 800515c:	f300 80ae 	bgt.w	80052bc <_dtoa_r+0x894>
 8005160:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005162:	2a00      	cmp	r2, #0
 8005164:	f000 80a6 	beq.w	80052b4 <_dtoa_r+0x88c>
 8005168:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800516c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800516e:	9f06      	ldr	r7, [sp, #24]
 8005170:	9a06      	ldr	r2, [sp, #24]
 8005172:	2101      	movs	r1, #1
 8005174:	441a      	add	r2, r3
 8005176:	9206      	str	r2, [sp, #24]
 8005178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800517a:	4628      	mov	r0, r5
 800517c:	441a      	add	r2, r3
 800517e:	9209      	str	r2, [sp, #36]	; 0x24
 8005180:	f000 fb5e 	bl	8005840 <__i2b>
 8005184:	4606      	mov	r6, r0
 8005186:	2f00      	cmp	r7, #0
 8005188:	dd0c      	ble.n	80051a4 <_dtoa_r+0x77c>
 800518a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800518c:	2b00      	cmp	r3, #0
 800518e:	dd09      	ble.n	80051a4 <_dtoa_r+0x77c>
 8005190:	42bb      	cmp	r3, r7
 8005192:	bfa8      	it	ge
 8005194:	463b      	movge	r3, r7
 8005196:	9a06      	ldr	r2, [sp, #24]
 8005198:	1aff      	subs	r7, r7, r3
 800519a:	1ad2      	subs	r2, r2, r3
 800519c:	9206      	str	r2, [sp, #24]
 800519e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	9309      	str	r3, [sp, #36]	; 0x24
 80051a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051a6:	b1f3      	cbz	r3, 80051e6 <_dtoa_r+0x7be>
 80051a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 80a8 	beq.w	8005300 <_dtoa_r+0x8d8>
 80051b0:	2c00      	cmp	r4, #0
 80051b2:	dd10      	ble.n	80051d6 <_dtoa_r+0x7ae>
 80051b4:	4631      	mov	r1, r6
 80051b6:	4622      	mov	r2, r4
 80051b8:	4628      	mov	r0, r5
 80051ba:	f000 fbff 	bl	80059bc <__pow5mult>
 80051be:	465a      	mov	r2, fp
 80051c0:	4601      	mov	r1, r0
 80051c2:	4606      	mov	r6, r0
 80051c4:	4628      	mov	r0, r5
 80051c6:	f000 fb51 	bl	800586c <__multiply>
 80051ca:	4680      	mov	r8, r0
 80051cc:	4659      	mov	r1, fp
 80051ce:	4628      	mov	r0, r5
 80051d0:	f000 fa80 	bl	80056d4 <_Bfree>
 80051d4:	46c3      	mov	fp, r8
 80051d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d8:	1b1a      	subs	r2, r3, r4
 80051da:	d004      	beq.n	80051e6 <_dtoa_r+0x7be>
 80051dc:	4659      	mov	r1, fp
 80051de:	4628      	mov	r0, r5
 80051e0:	f000 fbec 	bl	80059bc <__pow5mult>
 80051e4:	4683      	mov	fp, r0
 80051e6:	2101      	movs	r1, #1
 80051e8:	4628      	mov	r0, r5
 80051ea:	f000 fb29 	bl	8005840 <__i2b>
 80051ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051f0:	4604      	mov	r4, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f340 8086 	ble.w	8005304 <_dtoa_r+0x8dc>
 80051f8:	461a      	mov	r2, r3
 80051fa:	4601      	mov	r1, r0
 80051fc:	4628      	mov	r0, r5
 80051fe:	f000 fbdd 	bl	80059bc <__pow5mult>
 8005202:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005204:	4604      	mov	r4, r0
 8005206:	2b01      	cmp	r3, #1
 8005208:	dd7f      	ble.n	800530a <_dtoa_r+0x8e2>
 800520a:	f04f 0800 	mov.w	r8, #0
 800520e:	6923      	ldr	r3, [r4, #16]
 8005210:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005214:	6918      	ldr	r0, [r3, #16]
 8005216:	f000 fac5 	bl	80057a4 <__hi0bits>
 800521a:	f1c0 0020 	rsb	r0, r0, #32
 800521e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005220:	4418      	add	r0, r3
 8005222:	f010 001f 	ands.w	r0, r0, #31
 8005226:	f000 8092 	beq.w	800534e <_dtoa_r+0x926>
 800522a:	f1c0 0320 	rsb	r3, r0, #32
 800522e:	2b04      	cmp	r3, #4
 8005230:	f340 808a 	ble.w	8005348 <_dtoa_r+0x920>
 8005234:	f1c0 001c 	rsb	r0, r0, #28
 8005238:	9b06      	ldr	r3, [sp, #24]
 800523a:	4407      	add	r7, r0
 800523c:	4403      	add	r3, r0
 800523e:	9306      	str	r3, [sp, #24]
 8005240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005242:	4403      	add	r3, r0
 8005244:	9309      	str	r3, [sp, #36]	; 0x24
 8005246:	9b06      	ldr	r3, [sp, #24]
 8005248:	2b00      	cmp	r3, #0
 800524a:	dd05      	ble.n	8005258 <_dtoa_r+0x830>
 800524c:	4659      	mov	r1, fp
 800524e:	461a      	mov	r2, r3
 8005250:	4628      	mov	r0, r5
 8005252:	f000 fc0d 	bl	8005a70 <__lshift>
 8005256:	4683      	mov	fp, r0
 8005258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800525a:	2b00      	cmp	r3, #0
 800525c:	dd05      	ble.n	800526a <_dtoa_r+0x842>
 800525e:	4621      	mov	r1, r4
 8005260:	461a      	mov	r2, r3
 8005262:	4628      	mov	r0, r5
 8005264:	f000 fc04 	bl	8005a70 <__lshift>
 8005268:	4604      	mov	r4, r0
 800526a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800526c:	2b00      	cmp	r3, #0
 800526e:	d070      	beq.n	8005352 <_dtoa_r+0x92a>
 8005270:	4621      	mov	r1, r4
 8005272:	4658      	mov	r0, fp
 8005274:	f000 fc6c 	bl	8005b50 <__mcmp>
 8005278:	2800      	cmp	r0, #0
 800527a:	da6a      	bge.n	8005352 <_dtoa_r+0x92a>
 800527c:	2300      	movs	r3, #0
 800527e:	4659      	mov	r1, fp
 8005280:	220a      	movs	r2, #10
 8005282:	4628      	mov	r0, r5
 8005284:	f000 fa48 	bl	8005718 <__multadd>
 8005288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800528a:	4683      	mov	fp, r0
 800528c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 8194 	beq.w	80055be <_dtoa_r+0xb96>
 8005296:	4631      	mov	r1, r6
 8005298:	2300      	movs	r3, #0
 800529a:	220a      	movs	r2, #10
 800529c:	4628      	mov	r0, r5
 800529e:	f000 fa3b 	bl	8005718 <__multadd>
 80052a2:	f1b9 0f00 	cmp.w	r9, #0
 80052a6:	4606      	mov	r6, r0
 80052a8:	f300 8093 	bgt.w	80053d2 <_dtoa_r+0x9aa>
 80052ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	dc57      	bgt.n	8005362 <_dtoa_r+0x93a>
 80052b2:	e08e      	b.n	80053d2 <_dtoa_r+0x9aa>
 80052b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80052b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80052ba:	e757      	b.n	800516c <_dtoa_r+0x744>
 80052bc:	9b08      	ldr	r3, [sp, #32]
 80052be:	1e5c      	subs	r4, r3, #1
 80052c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052c2:	42a3      	cmp	r3, r4
 80052c4:	bfb7      	itett	lt
 80052c6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80052c8:	1b1c      	subge	r4, r3, r4
 80052ca:	1ae2      	sublt	r2, r4, r3
 80052cc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80052ce:	bfbe      	ittt	lt
 80052d0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80052d2:	189b      	addlt	r3, r3, r2
 80052d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80052d6:	9b08      	ldr	r3, [sp, #32]
 80052d8:	bfb8      	it	lt
 80052da:	2400      	movlt	r4, #0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	bfbb      	ittet	lt
 80052e0:	9b06      	ldrlt	r3, [sp, #24]
 80052e2:	9a08      	ldrlt	r2, [sp, #32]
 80052e4:	9f06      	ldrge	r7, [sp, #24]
 80052e6:	1a9f      	sublt	r7, r3, r2
 80052e8:	bfac      	ite	ge
 80052ea:	9b08      	ldrge	r3, [sp, #32]
 80052ec:	2300      	movlt	r3, #0
 80052ee:	e73f      	b.n	8005170 <_dtoa_r+0x748>
 80052f0:	3fe00000 	.word	0x3fe00000
 80052f4:	40240000 	.word	0x40240000
 80052f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052fa:	9f06      	ldr	r7, [sp, #24]
 80052fc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80052fe:	e742      	b.n	8005186 <_dtoa_r+0x75e>
 8005300:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005302:	e76b      	b.n	80051dc <_dtoa_r+0x7b4>
 8005304:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005306:	2b01      	cmp	r3, #1
 8005308:	dc19      	bgt.n	800533e <_dtoa_r+0x916>
 800530a:	9b04      	ldr	r3, [sp, #16]
 800530c:	b9bb      	cbnz	r3, 800533e <_dtoa_r+0x916>
 800530e:	9b05      	ldr	r3, [sp, #20]
 8005310:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005314:	b99b      	cbnz	r3, 800533e <_dtoa_r+0x916>
 8005316:	9b05      	ldr	r3, [sp, #20]
 8005318:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800531c:	0d1b      	lsrs	r3, r3, #20
 800531e:	051b      	lsls	r3, r3, #20
 8005320:	b183      	cbz	r3, 8005344 <_dtoa_r+0x91c>
 8005322:	f04f 0801 	mov.w	r8, #1
 8005326:	9b06      	ldr	r3, [sp, #24]
 8005328:	3301      	adds	r3, #1
 800532a:	9306      	str	r3, [sp, #24]
 800532c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800532e:	3301      	adds	r3, #1
 8005330:	9309      	str	r3, [sp, #36]	; 0x24
 8005332:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005334:	2b00      	cmp	r3, #0
 8005336:	f47f af6a 	bne.w	800520e <_dtoa_r+0x7e6>
 800533a:	2001      	movs	r0, #1
 800533c:	e76f      	b.n	800521e <_dtoa_r+0x7f6>
 800533e:	f04f 0800 	mov.w	r8, #0
 8005342:	e7f6      	b.n	8005332 <_dtoa_r+0x90a>
 8005344:	4698      	mov	r8, r3
 8005346:	e7f4      	b.n	8005332 <_dtoa_r+0x90a>
 8005348:	f43f af7d 	beq.w	8005246 <_dtoa_r+0x81e>
 800534c:	4618      	mov	r0, r3
 800534e:	301c      	adds	r0, #28
 8005350:	e772      	b.n	8005238 <_dtoa_r+0x810>
 8005352:	9b08      	ldr	r3, [sp, #32]
 8005354:	2b00      	cmp	r3, #0
 8005356:	dc36      	bgt.n	80053c6 <_dtoa_r+0x99e>
 8005358:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800535a:	2b02      	cmp	r3, #2
 800535c:	dd33      	ble.n	80053c6 <_dtoa_r+0x99e>
 800535e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005362:	f1b9 0f00 	cmp.w	r9, #0
 8005366:	d10d      	bne.n	8005384 <_dtoa_r+0x95c>
 8005368:	4621      	mov	r1, r4
 800536a:	464b      	mov	r3, r9
 800536c:	2205      	movs	r2, #5
 800536e:	4628      	mov	r0, r5
 8005370:	f000 f9d2 	bl	8005718 <__multadd>
 8005374:	4601      	mov	r1, r0
 8005376:	4604      	mov	r4, r0
 8005378:	4658      	mov	r0, fp
 800537a:	f000 fbe9 	bl	8005b50 <__mcmp>
 800537e:	2800      	cmp	r0, #0
 8005380:	f73f adb8 	bgt.w	8004ef4 <_dtoa_r+0x4cc>
 8005384:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005386:	9f03      	ldr	r7, [sp, #12]
 8005388:	ea6f 0a03 	mvn.w	sl, r3
 800538c:	f04f 0800 	mov.w	r8, #0
 8005390:	4621      	mov	r1, r4
 8005392:	4628      	mov	r0, r5
 8005394:	f000 f99e 	bl	80056d4 <_Bfree>
 8005398:	2e00      	cmp	r6, #0
 800539a:	f43f aea7 	beq.w	80050ec <_dtoa_r+0x6c4>
 800539e:	f1b8 0f00 	cmp.w	r8, #0
 80053a2:	d005      	beq.n	80053b0 <_dtoa_r+0x988>
 80053a4:	45b0      	cmp	r8, r6
 80053a6:	d003      	beq.n	80053b0 <_dtoa_r+0x988>
 80053a8:	4641      	mov	r1, r8
 80053aa:	4628      	mov	r0, r5
 80053ac:	f000 f992 	bl	80056d4 <_Bfree>
 80053b0:	4631      	mov	r1, r6
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 f98e 	bl	80056d4 <_Bfree>
 80053b8:	e698      	b.n	80050ec <_dtoa_r+0x6c4>
 80053ba:	2400      	movs	r4, #0
 80053bc:	4626      	mov	r6, r4
 80053be:	e7e1      	b.n	8005384 <_dtoa_r+0x95c>
 80053c0:	46c2      	mov	sl, r8
 80053c2:	4626      	mov	r6, r4
 80053c4:	e596      	b.n	8004ef4 <_dtoa_r+0x4cc>
 80053c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 80fd 	beq.w	80055cc <_dtoa_r+0xba4>
 80053d2:	2f00      	cmp	r7, #0
 80053d4:	dd05      	ble.n	80053e2 <_dtoa_r+0x9ba>
 80053d6:	4631      	mov	r1, r6
 80053d8:	463a      	mov	r2, r7
 80053da:	4628      	mov	r0, r5
 80053dc:	f000 fb48 	bl	8005a70 <__lshift>
 80053e0:	4606      	mov	r6, r0
 80053e2:	f1b8 0f00 	cmp.w	r8, #0
 80053e6:	d05c      	beq.n	80054a2 <_dtoa_r+0xa7a>
 80053e8:	4628      	mov	r0, r5
 80053ea:	6871      	ldr	r1, [r6, #4]
 80053ec:	f000 f932 	bl	8005654 <_Balloc>
 80053f0:	4607      	mov	r7, r0
 80053f2:	b928      	cbnz	r0, 8005400 <_dtoa_r+0x9d8>
 80053f4:	4602      	mov	r2, r0
 80053f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80053fa:	4b7f      	ldr	r3, [pc, #508]	; (80055f8 <_dtoa_r+0xbd0>)
 80053fc:	f7ff bb28 	b.w	8004a50 <_dtoa_r+0x28>
 8005400:	6932      	ldr	r2, [r6, #16]
 8005402:	f106 010c 	add.w	r1, r6, #12
 8005406:	3202      	adds	r2, #2
 8005408:	0092      	lsls	r2, r2, #2
 800540a:	300c      	adds	r0, #12
 800540c:	f000 f914 	bl	8005638 <memcpy>
 8005410:	2201      	movs	r2, #1
 8005412:	4639      	mov	r1, r7
 8005414:	4628      	mov	r0, r5
 8005416:	f000 fb2b 	bl	8005a70 <__lshift>
 800541a:	46b0      	mov	r8, r6
 800541c:	4606      	mov	r6, r0
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	3301      	adds	r3, #1
 8005422:	9308      	str	r3, [sp, #32]
 8005424:	9b03      	ldr	r3, [sp, #12]
 8005426:	444b      	add	r3, r9
 8005428:	930a      	str	r3, [sp, #40]	; 0x28
 800542a:	9b04      	ldr	r3, [sp, #16]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	9309      	str	r3, [sp, #36]	; 0x24
 8005432:	9b08      	ldr	r3, [sp, #32]
 8005434:	4621      	mov	r1, r4
 8005436:	3b01      	subs	r3, #1
 8005438:	4658      	mov	r0, fp
 800543a:	9304      	str	r3, [sp, #16]
 800543c:	f7ff fa68 	bl	8004910 <quorem>
 8005440:	4603      	mov	r3, r0
 8005442:	4641      	mov	r1, r8
 8005444:	3330      	adds	r3, #48	; 0x30
 8005446:	9006      	str	r0, [sp, #24]
 8005448:	4658      	mov	r0, fp
 800544a:	930b      	str	r3, [sp, #44]	; 0x2c
 800544c:	f000 fb80 	bl	8005b50 <__mcmp>
 8005450:	4632      	mov	r2, r6
 8005452:	4681      	mov	r9, r0
 8005454:	4621      	mov	r1, r4
 8005456:	4628      	mov	r0, r5
 8005458:	f000 fb96 	bl	8005b88 <__mdiff>
 800545c:	68c2      	ldr	r2, [r0, #12]
 800545e:	4607      	mov	r7, r0
 8005460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005462:	bb02      	cbnz	r2, 80054a6 <_dtoa_r+0xa7e>
 8005464:	4601      	mov	r1, r0
 8005466:	4658      	mov	r0, fp
 8005468:	f000 fb72 	bl	8005b50 <__mcmp>
 800546c:	4602      	mov	r2, r0
 800546e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005470:	4639      	mov	r1, r7
 8005472:	4628      	mov	r0, r5
 8005474:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005478:	f000 f92c 	bl	80056d4 <_Bfree>
 800547c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800547e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005480:	9f08      	ldr	r7, [sp, #32]
 8005482:	ea43 0102 	orr.w	r1, r3, r2
 8005486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005488:	430b      	orrs	r3, r1
 800548a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800548c:	d10d      	bne.n	80054aa <_dtoa_r+0xa82>
 800548e:	2b39      	cmp	r3, #57	; 0x39
 8005490:	d029      	beq.n	80054e6 <_dtoa_r+0xabe>
 8005492:	f1b9 0f00 	cmp.w	r9, #0
 8005496:	dd01      	ble.n	800549c <_dtoa_r+0xa74>
 8005498:	9b06      	ldr	r3, [sp, #24]
 800549a:	3331      	adds	r3, #49	; 0x31
 800549c:	9a04      	ldr	r2, [sp, #16]
 800549e:	7013      	strb	r3, [r2, #0]
 80054a0:	e776      	b.n	8005390 <_dtoa_r+0x968>
 80054a2:	4630      	mov	r0, r6
 80054a4:	e7b9      	b.n	800541a <_dtoa_r+0x9f2>
 80054a6:	2201      	movs	r2, #1
 80054a8:	e7e2      	b.n	8005470 <_dtoa_r+0xa48>
 80054aa:	f1b9 0f00 	cmp.w	r9, #0
 80054ae:	db06      	blt.n	80054be <_dtoa_r+0xa96>
 80054b0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80054b2:	ea41 0909 	orr.w	r9, r1, r9
 80054b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80054b8:	ea59 0101 	orrs.w	r1, r9, r1
 80054bc:	d120      	bne.n	8005500 <_dtoa_r+0xad8>
 80054be:	2a00      	cmp	r2, #0
 80054c0:	ddec      	ble.n	800549c <_dtoa_r+0xa74>
 80054c2:	4659      	mov	r1, fp
 80054c4:	2201      	movs	r2, #1
 80054c6:	4628      	mov	r0, r5
 80054c8:	9308      	str	r3, [sp, #32]
 80054ca:	f000 fad1 	bl	8005a70 <__lshift>
 80054ce:	4621      	mov	r1, r4
 80054d0:	4683      	mov	fp, r0
 80054d2:	f000 fb3d 	bl	8005b50 <__mcmp>
 80054d6:	2800      	cmp	r0, #0
 80054d8:	9b08      	ldr	r3, [sp, #32]
 80054da:	dc02      	bgt.n	80054e2 <_dtoa_r+0xaba>
 80054dc:	d1de      	bne.n	800549c <_dtoa_r+0xa74>
 80054de:	07da      	lsls	r2, r3, #31
 80054e0:	d5dc      	bpl.n	800549c <_dtoa_r+0xa74>
 80054e2:	2b39      	cmp	r3, #57	; 0x39
 80054e4:	d1d8      	bne.n	8005498 <_dtoa_r+0xa70>
 80054e6:	2339      	movs	r3, #57	; 0x39
 80054e8:	9a04      	ldr	r2, [sp, #16]
 80054ea:	7013      	strb	r3, [r2, #0]
 80054ec:	463b      	mov	r3, r7
 80054ee:	461f      	mov	r7, r3
 80054f0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	2a39      	cmp	r2, #57	; 0x39
 80054f8:	d050      	beq.n	800559c <_dtoa_r+0xb74>
 80054fa:	3201      	adds	r2, #1
 80054fc:	701a      	strb	r2, [r3, #0]
 80054fe:	e747      	b.n	8005390 <_dtoa_r+0x968>
 8005500:	2a00      	cmp	r2, #0
 8005502:	dd03      	ble.n	800550c <_dtoa_r+0xae4>
 8005504:	2b39      	cmp	r3, #57	; 0x39
 8005506:	d0ee      	beq.n	80054e6 <_dtoa_r+0xabe>
 8005508:	3301      	adds	r3, #1
 800550a:	e7c7      	b.n	800549c <_dtoa_r+0xa74>
 800550c:	9a08      	ldr	r2, [sp, #32]
 800550e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005510:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005514:	428a      	cmp	r2, r1
 8005516:	d02a      	beq.n	800556e <_dtoa_r+0xb46>
 8005518:	4659      	mov	r1, fp
 800551a:	2300      	movs	r3, #0
 800551c:	220a      	movs	r2, #10
 800551e:	4628      	mov	r0, r5
 8005520:	f000 f8fa 	bl	8005718 <__multadd>
 8005524:	45b0      	cmp	r8, r6
 8005526:	4683      	mov	fp, r0
 8005528:	f04f 0300 	mov.w	r3, #0
 800552c:	f04f 020a 	mov.w	r2, #10
 8005530:	4641      	mov	r1, r8
 8005532:	4628      	mov	r0, r5
 8005534:	d107      	bne.n	8005546 <_dtoa_r+0xb1e>
 8005536:	f000 f8ef 	bl	8005718 <__multadd>
 800553a:	4680      	mov	r8, r0
 800553c:	4606      	mov	r6, r0
 800553e:	9b08      	ldr	r3, [sp, #32]
 8005540:	3301      	adds	r3, #1
 8005542:	9308      	str	r3, [sp, #32]
 8005544:	e775      	b.n	8005432 <_dtoa_r+0xa0a>
 8005546:	f000 f8e7 	bl	8005718 <__multadd>
 800554a:	4631      	mov	r1, r6
 800554c:	4680      	mov	r8, r0
 800554e:	2300      	movs	r3, #0
 8005550:	220a      	movs	r2, #10
 8005552:	4628      	mov	r0, r5
 8005554:	f000 f8e0 	bl	8005718 <__multadd>
 8005558:	4606      	mov	r6, r0
 800555a:	e7f0      	b.n	800553e <_dtoa_r+0xb16>
 800555c:	f1b9 0f00 	cmp.w	r9, #0
 8005560:	bfcc      	ite	gt
 8005562:	464f      	movgt	r7, r9
 8005564:	2701      	movle	r7, #1
 8005566:	f04f 0800 	mov.w	r8, #0
 800556a:	9a03      	ldr	r2, [sp, #12]
 800556c:	4417      	add	r7, r2
 800556e:	4659      	mov	r1, fp
 8005570:	2201      	movs	r2, #1
 8005572:	4628      	mov	r0, r5
 8005574:	9308      	str	r3, [sp, #32]
 8005576:	f000 fa7b 	bl	8005a70 <__lshift>
 800557a:	4621      	mov	r1, r4
 800557c:	4683      	mov	fp, r0
 800557e:	f000 fae7 	bl	8005b50 <__mcmp>
 8005582:	2800      	cmp	r0, #0
 8005584:	dcb2      	bgt.n	80054ec <_dtoa_r+0xac4>
 8005586:	d102      	bne.n	800558e <_dtoa_r+0xb66>
 8005588:	9b08      	ldr	r3, [sp, #32]
 800558a:	07db      	lsls	r3, r3, #31
 800558c:	d4ae      	bmi.n	80054ec <_dtoa_r+0xac4>
 800558e:	463b      	mov	r3, r7
 8005590:	461f      	mov	r7, r3
 8005592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005596:	2a30      	cmp	r2, #48	; 0x30
 8005598:	d0fa      	beq.n	8005590 <_dtoa_r+0xb68>
 800559a:	e6f9      	b.n	8005390 <_dtoa_r+0x968>
 800559c:	9a03      	ldr	r2, [sp, #12]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d1a5      	bne.n	80054ee <_dtoa_r+0xac6>
 80055a2:	2331      	movs	r3, #49	; 0x31
 80055a4:	f10a 0a01 	add.w	sl, sl, #1
 80055a8:	e779      	b.n	800549e <_dtoa_r+0xa76>
 80055aa:	4b14      	ldr	r3, [pc, #80]	; (80055fc <_dtoa_r+0xbd4>)
 80055ac:	f7ff baa8 	b.w	8004b00 <_dtoa_r+0xd8>
 80055b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f47f aa81 	bne.w	8004aba <_dtoa_r+0x92>
 80055b8:	4b11      	ldr	r3, [pc, #68]	; (8005600 <_dtoa_r+0xbd8>)
 80055ba:	f7ff baa1 	b.w	8004b00 <_dtoa_r+0xd8>
 80055be:	f1b9 0f00 	cmp.w	r9, #0
 80055c2:	dc03      	bgt.n	80055cc <_dtoa_r+0xba4>
 80055c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	f73f aecb 	bgt.w	8005362 <_dtoa_r+0x93a>
 80055cc:	9f03      	ldr	r7, [sp, #12]
 80055ce:	4621      	mov	r1, r4
 80055d0:	4658      	mov	r0, fp
 80055d2:	f7ff f99d 	bl	8004910 <quorem>
 80055d6:	9a03      	ldr	r2, [sp, #12]
 80055d8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80055dc:	f807 3b01 	strb.w	r3, [r7], #1
 80055e0:	1aba      	subs	r2, r7, r2
 80055e2:	4591      	cmp	r9, r2
 80055e4:	ddba      	ble.n	800555c <_dtoa_r+0xb34>
 80055e6:	4659      	mov	r1, fp
 80055e8:	2300      	movs	r3, #0
 80055ea:	220a      	movs	r2, #10
 80055ec:	4628      	mov	r0, r5
 80055ee:	f000 f893 	bl	8005718 <__multadd>
 80055f2:	4683      	mov	fp, r0
 80055f4:	e7eb      	b.n	80055ce <_dtoa_r+0xba6>
 80055f6:	bf00      	nop
 80055f8:	08006fa3 	.word	0x08006fa3
 80055fc:	08006f00 	.word	0x08006f00
 8005600:	08006f24 	.word	0x08006f24

08005604 <_localeconv_r>:
 8005604:	4800      	ldr	r0, [pc, #0]	; (8005608 <_localeconv_r+0x4>)
 8005606:	4770      	bx	lr
 8005608:	20000160 	.word	0x20000160

0800560c <malloc>:
 800560c:	4b02      	ldr	r3, [pc, #8]	; (8005618 <malloc+0xc>)
 800560e:	4601      	mov	r1, r0
 8005610:	6818      	ldr	r0, [r3, #0]
 8005612:	f000 bc1d 	b.w	8005e50 <_malloc_r>
 8005616:	bf00      	nop
 8005618:	2000000c 	.word	0x2000000c

0800561c <memchr>:
 800561c:	4603      	mov	r3, r0
 800561e:	b510      	push	{r4, lr}
 8005620:	b2c9      	uxtb	r1, r1
 8005622:	4402      	add	r2, r0
 8005624:	4293      	cmp	r3, r2
 8005626:	4618      	mov	r0, r3
 8005628:	d101      	bne.n	800562e <memchr+0x12>
 800562a:	2000      	movs	r0, #0
 800562c:	e003      	b.n	8005636 <memchr+0x1a>
 800562e:	7804      	ldrb	r4, [r0, #0]
 8005630:	3301      	adds	r3, #1
 8005632:	428c      	cmp	r4, r1
 8005634:	d1f6      	bne.n	8005624 <memchr+0x8>
 8005636:	bd10      	pop	{r4, pc}

08005638 <memcpy>:
 8005638:	440a      	add	r2, r1
 800563a:	4291      	cmp	r1, r2
 800563c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005640:	d100      	bne.n	8005644 <memcpy+0xc>
 8005642:	4770      	bx	lr
 8005644:	b510      	push	{r4, lr}
 8005646:	f811 4b01 	ldrb.w	r4, [r1], #1
 800564a:	4291      	cmp	r1, r2
 800564c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005650:	d1f9      	bne.n	8005646 <memcpy+0xe>
 8005652:	bd10      	pop	{r4, pc}

08005654 <_Balloc>:
 8005654:	b570      	push	{r4, r5, r6, lr}
 8005656:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005658:	4604      	mov	r4, r0
 800565a:	460d      	mov	r5, r1
 800565c:	b976      	cbnz	r6, 800567c <_Balloc+0x28>
 800565e:	2010      	movs	r0, #16
 8005660:	f7ff ffd4 	bl	800560c <malloc>
 8005664:	4602      	mov	r2, r0
 8005666:	6260      	str	r0, [r4, #36]	; 0x24
 8005668:	b920      	cbnz	r0, 8005674 <_Balloc+0x20>
 800566a:	2166      	movs	r1, #102	; 0x66
 800566c:	4b17      	ldr	r3, [pc, #92]	; (80056cc <_Balloc+0x78>)
 800566e:	4818      	ldr	r0, [pc, #96]	; (80056d0 <_Balloc+0x7c>)
 8005670:	f000 fdce 	bl	8006210 <__assert_func>
 8005674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005678:	6006      	str	r6, [r0, #0]
 800567a:	60c6      	str	r6, [r0, #12]
 800567c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800567e:	68f3      	ldr	r3, [r6, #12]
 8005680:	b183      	cbz	r3, 80056a4 <_Balloc+0x50>
 8005682:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800568a:	b9b8      	cbnz	r0, 80056bc <_Balloc+0x68>
 800568c:	2101      	movs	r1, #1
 800568e:	fa01 f605 	lsl.w	r6, r1, r5
 8005692:	1d72      	adds	r2, r6, #5
 8005694:	4620      	mov	r0, r4
 8005696:	0092      	lsls	r2, r2, #2
 8005698:	f000 fb5e 	bl	8005d58 <_calloc_r>
 800569c:	b160      	cbz	r0, 80056b8 <_Balloc+0x64>
 800569e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80056a2:	e00e      	b.n	80056c2 <_Balloc+0x6e>
 80056a4:	2221      	movs	r2, #33	; 0x21
 80056a6:	2104      	movs	r1, #4
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 fb55 	bl	8005d58 <_calloc_r>
 80056ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056b0:	60f0      	str	r0, [r6, #12]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e4      	bne.n	8005682 <_Balloc+0x2e>
 80056b8:	2000      	movs	r0, #0
 80056ba:	bd70      	pop	{r4, r5, r6, pc}
 80056bc:	6802      	ldr	r2, [r0, #0]
 80056be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80056c2:	2300      	movs	r3, #0
 80056c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80056c8:	e7f7      	b.n	80056ba <_Balloc+0x66>
 80056ca:	bf00      	nop
 80056cc:	08006f31 	.word	0x08006f31
 80056d0:	08006fb4 	.word	0x08006fb4

080056d4 <_Bfree>:
 80056d4:	b570      	push	{r4, r5, r6, lr}
 80056d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80056d8:	4605      	mov	r5, r0
 80056da:	460c      	mov	r4, r1
 80056dc:	b976      	cbnz	r6, 80056fc <_Bfree+0x28>
 80056de:	2010      	movs	r0, #16
 80056e0:	f7ff ff94 	bl	800560c <malloc>
 80056e4:	4602      	mov	r2, r0
 80056e6:	6268      	str	r0, [r5, #36]	; 0x24
 80056e8:	b920      	cbnz	r0, 80056f4 <_Bfree+0x20>
 80056ea:	218a      	movs	r1, #138	; 0x8a
 80056ec:	4b08      	ldr	r3, [pc, #32]	; (8005710 <_Bfree+0x3c>)
 80056ee:	4809      	ldr	r0, [pc, #36]	; (8005714 <_Bfree+0x40>)
 80056f0:	f000 fd8e 	bl	8006210 <__assert_func>
 80056f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80056f8:	6006      	str	r6, [r0, #0]
 80056fa:	60c6      	str	r6, [r0, #12]
 80056fc:	b13c      	cbz	r4, 800570e <_Bfree+0x3a>
 80056fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005700:	6862      	ldr	r2, [r4, #4]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005708:	6021      	str	r1, [r4, #0]
 800570a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800570e:	bd70      	pop	{r4, r5, r6, pc}
 8005710:	08006f31 	.word	0x08006f31
 8005714:	08006fb4 	.word	0x08006fb4

08005718 <__multadd>:
 8005718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800571c:	4607      	mov	r7, r0
 800571e:	460c      	mov	r4, r1
 8005720:	461e      	mov	r6, r3
 8005722:	2000      	movs	r0, #0
 8005724:	690d      	ldr	r5, [r1, #16]
 8005726:	f101 0c14 	add.w	ip, r1, #20
 800572a:	f8dc 3000 	ldr.w	r3, [ip]
 800572e:	3001      	adds	r0, #1
 8005730:	b299      	uxth	r1, r3
 8005732:	fb02 6101 	mla	r1, r2, r1, r6
 8005736:	0c1e      	lsrs	r6, r3, #16
 8005738:	0c0b      	lsrs	r3, r1, #16
 800573a:	fb02 3306 	mla	r3, r2, r6, r3
 800573e:	b289      	uxth	r1, r1
 8005740:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005744:	4285      	cmp	r5, r0
 8005746:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800574a:	f84c 1b04 	str.w	r1, [ip], #4
 800574e:	dcec      	bgt.n	800572a <__multadd+0x12>
 8005750:	b30e      	cbz	r6, 8005796 <__multadd+0x7e>
 8005752:	68a3      	ldr	r3, [r4, #8]
 8005754:	42ab      	cmp	r3, r5
 8005756:	dc19      	bgt.n	800578c <__multadd+0x74>
 8005758:	6861      	ldr	r1, [r4, #4]
 800575a:	4638      	mov	r0, r7
 800575c:	3101      	adds	r1, #1
 800575e:	f7ff ff79 	bl	8005654 <_Balloc>
 8005762:	4680      	mov	r8, r0
 8005764:	b928      	cbnz	r0, 8005772 <__multadd+0x5a>
 8005766:	4602      	mov	r2, r0
 8005768:	21b5      	movs	r1, #181	; 0xb5
 800576a:	4b0c      	ldr	r3, [pc, #48]	; (800579c <__multadd+0x84>)
 800576c:	480c      	ldr	r0, [pc, #48]	; (80057a0 <__multadd+0x88>)
 800576e:	f000 fd4f 	bl	8006210 <__assert_func>
 8005772:	6922      	ldr	r2, [r4, #16]
 8005774:	f104 010c 	add.w	r1, r4, #12
 8005778:	3202      	adds	r2, #2
 800577a:	0092      	lsls	r2, r2, #2
 800577c:	300c      	adds	r0, #12
 800577e:	f7ff ff5b 	bl	8005638 <memcpy>
 8005782:	4621      	mov	r1, r4
 8005784:	4638      	mov	r0, r7
 8005786:	f7ff ffa5 	bl	80056d4 <_Bfree>
 800578a:	4644      	mov	r4, r8
 800578c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005790:	3501      	adds	r5, #1
 8005792:	615e      	str	r6, [r3, #20]
 8005794:	6125      	str	r5, [r4, #16]
 8005796:	4620      	mov	r0, r4
 8005798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800579c:	08006fa3 	.word	0x08006fa3
 80057a0:	08006fb4 	.word	0x08006fb4

080057a4 <__hi0bits>:
 80057a4:	0c02      	lsrs	r2, r0, #16
 80057a6:	0412      	lsls	r2, r2, #16
 80057a8:	4603      	mov	r3, r0
 80057aa:	b9ca      	cbnz	r2, 80057e0 <__hi0bits+0x3c>
 80057ac:	0403      	lsls	r3, r0, #16
 80057ae:	2010      	movs	r0, #16
 80057b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80057b4:	bf04      	itt	eq
 80057b6:	021b      	lsleq	r3, r3, #8
 80057b8:	3008      	addeq	r0, #8
 80057ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80057be:	bf04      	itt	eq
 80057c0:	011b      	lsleq	r3, r3, #4
 80057c2:	3004      	addeq	r0, #4
 80057c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80057c8:	bf04      	itt	eq
 80057ca:	009b      	lsleq	r3, r3, #2
 80057cc:	3002      	addeq	r0, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	db05      	blt.n	80057de <__hi0bits+0x3a>
 80057d2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80057d6:	f100 0001 	add.w	r0, r0, #1
 80057da:	bf08      	it	eq
 80057dc:	2020      	moveq	r0, #32
 80057de:	4770      	bx	lr
 80057e0:	2000      	movs	r0, #0
 80057e2:	e7e5      	b.n	80057b0 <__hi0bits+0xc>

080057e4 <__lo0bits>:
 80057e4:	6803      	ldr	r3, [r0, #0]
 80057e6:	4602      	mov	r2, r0
 80057e8:	f013 0007 	ands.w	r0, r3, #7
 80057ec:	d00b      	beq.n	8005806 <__lo0bits+0x22>
 80057ee:	07d9      	lsls	r1, r3, #31
 80057f0:	d421      	bmi.n	8005836 <__lo0bits+0x52>
 80057f2:	0798      	lsls	r0, r3, #30
 80057f4:	bf49      	itett	mi
 80057f6:	085b      	lsrmi	r3, r3, #1
 80057f8:	089b      	lsrpl	r3, r3, #2
 80057fa:	2001      	movmi	r0, #1
 80057fc:	6013      	strmi	r3, [r2, #0]
 80057fe:	bf5c      	itt	pl
 8005800:	2002      	movpl	r0, #2
 8005802:	6013      	strpl	r3, [r2, #0]
 8005804:	4770      	bx	lr
 8005806:	b299      	uxth	r1, r3
 8005808:	b909      	cbnz	r1, 800580e <__lo0bits+0x2a>
 800580a:	2010      	movs	r0, #16
 800580c:	0c1b      	lsrs	r3, r3, #16
 800580e:	b2d9      	uxtb	r1, r3
 8005810:	b909      	cbnz	r1, 8005816 <__lo0bits+0x32>
 8005812:	3008      	adds	r0, #8
 8005814:	0a1b      	lsrs	r3, r3, #8
 8005816:	0719      	lsls	r1, r3, #28
 8005818:	bf04      	itt	eq
 800581a:	091b      	lsreq	r3, r3, #4
 800581c:	3004      	addeq	r0, #4
 800581e:	0799      	lsls	r1, r3, #30
 8005820:	bf04      	itt	eq
 8005822:	089b      	lsreq	r3, r3, #2
 8005824:	3002      	addeq	r0, #2
 8005826:	07d9      	lsls	r1, r3, #31
 8005828:	d403      	bmi.n	8005832 <__lo0bits+0x4e>
 800582a:	085b      	lsrs	r3, r3, #1
 800582c:	f100 0001 	add.w	r0, r0, #1
 8005830:	d003      	beq.n	800583a <__lo0bits+0x56>
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	4770      	bx	lr
 8005836:	2000      	movs	r0, #0
 8005838:	4770      	bx	lr
 800583a:	2020      	movs	r0, #32
 800583c:	4770      	bx	lr
	...

08005840 <__i2b>:
 8005840:	b510      	push	{r4, lr}
 8005842:	460c      	mov	r4, r1
 8005844:	2101      	movs	r1, #1
 8005846:	f7ff ff05 	bl	8005654 <_Balloc>
 800584a:	4602      	mov	r2, r0
 800584c:	b928      	cbnz	r0, 800585a <__i2b+0x1a>
 800584e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005852:	4b04      	ldr	r3, [pc, #16]	; (8005864 <__i2b+0x24>)
 8005854:	4804      	ldr	r0, [pc, #16]	; (8005868 <__i2b+0x28>)
 8005856:	f000 fcdb 	bl	8006210 <__assert_func>
 800585a:	2301      	movs	r3, #1
 800585c:	6144      	str	r4, [r0, #20]
 800585e:	6103      	str	r3, [r0, #16]
 8005860:	bd10      	pop	{r4, pc}
 8005862:	bf00      	nop
 8005864:	08006fa3 	.word	0x08006fa3
 8005868:	08006fb4 	.word	0x08006fb4

0800586c <__multiply>:
 800586c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005870:	4691      	mov	r9, r2
 8005872:	690a      	ldr	r2, [r1, #16]
 8005874:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005878:	460c      	mov	r4, r1
 800587a:	429a      	cmp	r2, r3
 800587c:	bfbe      	ittt	lt
 800587e:	460b      	movlt	r3, r1
 8005880:	464c      	movlt	r4, r9
 8005882:	4699      	movlt	r9, r3
 8005884:	6927      	ldr	r7, [r4, #16]
 8005886:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800588a:	68a3      	ldr	r3, [r4, #8]
 800588c:	6861      	ldr	r1, [r4, #4]
 800588e:	eb07 060a 	add.w	r6, r7, sl
 8005892:	42b3      	cmp	r3, r6
 8005894:	b085      	sub	sp, #20
 8005896:	bfb8      	it	lt
 8005898:	3101      	addlt	r1, #1
 800589a:	f7ff fedb 	bl	8005654 <_Balloc>
 800589e:	b930      	cbnz	r0, 80058ae <__multiply+0x42>
 80058a0:	4602      	mov	r2, r0
 80058a2:	f240 115d 	movw	r1, #349	; 0x15d
 80058a6:	4b43      	ldr	r3, [pc, #268]	; (80059b4 <__multiply+0x148>)
 80058a8:	4843      	ldr	r0, [pc, #268]	; (80059b8 <__multiply+0x14c>)
 80058aa:	f000 fcb1 	bl	8006210 <__assert_func>
 80058ae:	f100 0514 	add.w	r5, r0, #20
 80058b2:	462b      	mov	r3, r5
 80058b4:	2200      	movs	r2, #0
 80058b6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80058ba:	4543      	cmp	r3, r8
 80058bc:	d321      	bcc.n	8005902 <__multiply+0x96>
 80058be:	f104 0314 	add.w	r3, r4, #20
 80058c2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80058c6:	f109 0314 	add.w	r3, r9, #20
 80058ca:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80058ce:	9202      	str	r2, [sp, #8]
 80058d0:	1b3a      	subs	r2, r7, r4
 80058d2:	3a15      	subs	r2, #21
 80058d4:	f022 0203 	bic.w	r2, r2, #3
 80058d8:	3204      	adds	r2, #4
 80058da:	f104 0115 	add.w	r1, r4, #21
 80058de:	428f      	cmp	r7, r1
 80058e0:	bf38      	it	cc
 80058e2:	2204      	movcc	r2, #4
 80058e4:	9201      	str	r2, [sp, #4]
 80058e6:	9a02      	ldr	r2, [sp, #8]
 80058e8:	9303      	str	r3, [sp, #12]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d80c      	bhi.n	8005908 <__multiply+0x9c>
 80058ee:	2e00      	cmp	r6, #0
 80058f0:	dd03      	ble.n	80058fa <__multiply+0x8e>
 80058f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d059      	beq.n	80059ae <__multiply+0x142>
 80058fa:	6106      	str	r6, [r0, #16]
 80058fc:	b005      	add	sp, #20
 80058fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005902:	f843 2b04 	str.w	r2, [r3], #4
 8005906:	e7d8      	b.n	80058ba <__multiply+0x4e>
 8005908:	f8b3 a000 	ldrh.w	sl, [r3]
 800590c:	f1ba 0f00 	cmp.w	sl, #0
 8005910:	d023      	beq.n	800595a <__multiply+0xee>
 8005912:	46a9      	mov	r9, r5
 8005914:	f04f 0c00 	mov.w	ip, #0
 8005918:	f104 0e14 	add.w	lr, r4, #20
 800591c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005920:	f8d9 1000 	ldr.w	r1, [r9]
 8005924:	fa1f fb82 	uxth.w	fp, r2
 8005928:	b289      	uxth	r1, r1
 800592a:	fb0a 110b 	mla	r1, sl, fp, r1
 800592e:	4461      	add	r1, ip
 8005930:	f8d9 c000 	ldr.w	ip, [r9]
 8005934:	0c12      	lsrs	r2, r2, #16
 8005936:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800593a:	fb0a c202 	mla	r2, sl, r2, ip
 800593e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005942:	b289      	uxth	r1, r1
 8005944:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005948:	4577      	cmp	r7, lr
 800594a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800594e:	f849 1b04 	str.w	r1, [r9], #4
 8005952:	d8e3      	bhi.n	800591c <__multiply+0xb0>
 8005954:	9a01      	ldr	r2, [sp, #4]
 8005956:	f845 c002 	str.w	ip, [r5, r2]
 800595a:	9a03      	ldr	r2, [sp, #12]
 800595c:	3304      	adds	r3, #4
 800595e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005962:	f1b9 0f00 	cmp.w	r9, #0
 8005966:	d020      	beq.n	80059aa <__multiply+0x13e>
 8005968:	46ae      	mov	lr, r5
 800596a:	f04f 0a00 	mov.w	sl, #0
 800596e:	6829      	ldr	r1, [r5, #0]
 8005970:	f104 0c14 	add.w	ip, r4, #20
 8005974:	f8bc b000 	ldrh.w	fp, [ip]
 8005978:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800597c:	b289      	uxth	r1, r1
 800597e:	fb09 220b 	mla	r2, r9, fp, r2
 8005982:	4492      	add	sl, r2
 8005984:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005988:	f84e 1b04 	str.w	r1, [lr], #4
 800598c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005990:	f8be 1000 	ldrh.w	r1, [lr]
 8005994:	0c12      	lsrs	r2, r2, #16
 8005996:	fb09 1102 	mla	r1, r9, r2, r1
 800599a:	4567      	cmp	r7, ip
 800599c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80059a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80059a4:	d8e6      	bhi.n	8005974 <__multiply+0x108>
 80059a6:	9a01      	ldr	r2, [sp, #4]
 80059a8:	50a9      	str	r1, [r5, r2]
 80059aa:	3504      	adds	r5, #4
 80059ac:	e79b      	b.n	80058e6 <__multiply+0x7a>
 80059ae:	3e01      	subs	r6, #1
 80059b0:	e79d      	b.n	80058ee <__multiply+0x82>
 80059b2:	bf00      	nop
 80059b4:	08006fa3 	.word	0x08006fa3
 80059b8:	08006fb4 	.word	0x08006fb4

080059bc <__pow5mult>:
 80059bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059c0:	4615      	mov	r5, r2
 80059c2:	f012 0203 	ands.w	r2, r2, #3
 80059c6:	4606      	mov	r6, r0
 80059c8:	460f      	mov	r7, r1
 80059ca:	d007      	beq.n	80059dc <__pow5mult+0x20>
 80059cc:	4c25      	ldr	r4, [pc, #148]	; (8005a64 <__pow5mult+0xa8>)
 80059ce:	3a01      	subs	r2, #1
 80059d0:	2300      	movs	r3, #0
 80059d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80059d6:	f7ff fe9f 	bl	8005718 <__multadd>
 80059da:	4607      	mov	r7, r0
 80059dc:	10ad      	asrs	r5, r5, #2
 80059de:	d03d      	beq.n	8005a5c <__pow5mult+0xa0>
 80059e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80059e2:	b97c      	cbnz	r4, 8005a04 <__pow5mult+0x48>
 80059e4:	2010      	movs	r0, #16
 80059e6:	f7ff fe11 	bl	800560c <malloc>
 80059ea:	4602      	mov	r2, r0
 80059ec:	6270      	str	r0, [r6, #36]	; 0x24
 80059ee:	b928      	cbnz	r0, 80059fc <__pow5mult+0x40>
 80059f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80059f4:	4b1c      	ldr	r3, [pc, #112]	; (8005a68 <__pow5mult+0xac>)
 80059f6:	481d      	ldr	r0, [pc, #116]	; (8005a6c <__pow5mult+0xb0>)
 80059f8:	f000 fc0a 	bl	8006210 <__assert_func>
 80059fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a00:	6004      	str	r4, [r0, #0]
 8005a02:	60c4      	str	r4, [r0, #12]
 8005a04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005a08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005a0c:	b94c      	cbnz	r4, 8005a22 <__pow5mult+0x66>
 8005a0e:	f240 2171 	movw	r1, #625	; 0x271
 8005a12:	4630      	mov	r0, r6
 8005a14:	f7ff ff14 	bl	8005840 <__i2b>
 8005a18:	2300      	movs	r3, #0
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005a20:	6003      	str	r3, [r0, #0]
 8005a22:	f04f 0900 	mov.w	r9, #0
 8005a26:	07eb      	lsls	r3, r5, #31
 8005a28:	d50a      	bpl.n	8005a40 <__pow5mult+0x84>
 8005a2a:	4639      	mov	r1, r7
 8005a2c:	4622      	mov	r2, r4
 8005a2e:	4630      	mov	r0, r6
 8005a30:	f7ff ff1c 	bl	800586c <__multiply>
 8005a34:	4680      	mov	r8, r0
 8005a36:	4639      	mov	r1, r7
 8005a38:	4630      	mov	r0, r6
 8005a3a:	f7ff fe4b 	bl	80056d4 <_Bfree>
 8005a3e:	4647      	mov	r7, r8
 8005a40:	106d      	asrs	r5, r5, #1
 8005a42:	d00b      	beq.n	8005a5c <__pow5mult+0xa0>
 8005a44:	6820      	ldr	r0, [r4, #0]
 8005a46:	b938      	cbnz	r0, 8005a58 <__pow5mult+0x9c>
 8005a48:	4622      	mov	r2, r4
 8005a4a:	4621      	mov	r1, r4
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	f7ff ff0d 	bl	800586c <__multiply>
 8005a52:	6020      	str	r0, [r4, #0]
 8005a54:	f8c0 9000 	str.w	r9, [r0]
 8005a58:	4604      	mov	r4, r0
 8005a5a:	e7e4      	b.n	8005a26 <__pow5mult+0x6a>
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a62:	bf00      	nop
 8005a64:	08007100 	.word	0x08007100
 8005a68:	08006f31 	.word	0x08006f31
 8005a6c:	08006fb4 	.word	0x08006fb4

08005a70 <__lshift>:
 8005a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a74:	460c      	mov	r4, r1
 8005a76:	4607      	mov	r7, r0
 8005a78:	4691      	mov	r9, r2
 8005a7a:	6923      	ldr	r3, [r4, #16]
 8005a7c:	6849      	ldr	r1, [r1, #4]
 8005a7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005a82:	68a3      	ldr	r3, [r4, #8]
 8005a84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005a88:	f108 0601 	add.w	r6, r8, #1
 8005a8c:	42b3      	cmp	r3, r6
 8005a8e:	db0b      	blt.n	8005aa8 <__lshift+0x38>
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7ff fddf 	bl	8005654 <_Balloc>
 8005a96:	4605      	mov	r5, r0
 8005a98:	b948      	cbnz	r0, 8005aae <__lshift+0x3e>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005aa0:	4b29      	ldr	r3, [pc, #164]	; (8005b48 <__lshift+0xd8>)
 8005aa2:	482a      	ldr	r0, [pc, #168]	; (8005b4c <__lshift+0xdc>)
 8005aa4:	f000 fbb4 	bl	8006210 <__assert_func>
 8005aa8:	3101      	adds	r1, #1
 8005aaa:	005b      	lsls	r3, r3, #1
 8005aac:	e7ee      	b.n	8005a8c <__lshift+0x1c>
 8005aae:	2300      	movs	r3, #0
 8005ab0:	f100 0114 	add.w	r1, r0, #20
 8005ab4:	f100 0210 	add.w	r2, r0, #16
 8005ab8:	4618      	mov	r0, r3
 8005aba:	4553      	cmp	r3, sl
 8005abc:	db37      	blt.n	8005b2e <__lshift+0xbe>
 8005abe:	6920      	ldr	r0, [r4, #16]
 8005ac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ac4:	f104 0314 	add.w	r3, r4, #20
 8005ac8:	f019 091f 	ands.w	r9, r9, #31
 8005acc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ad0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005ad4:	d02f      	beq.n	8005b36 <__lshift+0xc6>
 8005ad6:	468a      	mov	sl, r1
 8005ad8:	f04f 0c00 	mov.w	ip, #0
 8005adc:	f1c9 0e20 	rsb	lr, r9, #32
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	fa02 f209 	lsl.w	r2, r2, r9
 8005ae6:	ea42 020c 	orr.w	r2, r2, ip
 8005aea:	f84a 2b04 	str.w	r2, [sl], #4
 8005aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8005af2:	4298      	cmp	r0, r3
 8005af4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005af8:	d8f2      	bhi.n	8005ae0 <__lshift+0x70>
 8005afa:	1b03      	subs	r3, r0, r4
 8005afc:	3b15      	subs	r3, #21
 8005afe:	f023 0303 	bic.w	r3, r3, #3
 8005b02:	3304      	adds	r3, #4
 8005b04:	f104 0215 	add.w	r2, r4, #21
 8005b08:	4290      	cmp	r0, r2
 8005b0a:	bf38      	it	cc
 8005b0c:	2304      	movcc	r3, #4
 8005b0e:	f841 c003 	str.w	ip, [r1, r3]
 8005b12:	f1bc 0f00 	cmp.w	ip, #0
 8005b16:	d001      	beq.n	8005b1c <__lshift+0xac>
 8005b18:	f108 0602 	add.w	r6, r8, #2
 8005b1c:	3e01      	subs	r6, #1
 8005b1e:	4638      	mov	r0, r7
 8005b20:	4621      	mov	r1, r4
 8005b22:	612e      	str	r6, [r5, #16]
 8005b24:	f7ff fdd6 	bl	80056d4 <_Bfree>
 8005b28:	4628      	mov	r0, r5
 8005b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005b32:	3301      	adds	r3, #1
 8005b34:	e7c1      	b.n	8005aba <__lshift+0x4a>
 8005b36:	3904      	subs	r1, #4
 8005b38:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b3c:	4298      	cmp	r0, r3
 8005b3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005b42:	d8f9      	bhi.n	8005b38 <__lshift+0xc8>
 8005b44:	e7ea      	b.n	8005b1c <__lshift+0xac>
 8005b46:	bf00      	nop
 8005b48:	08006fa3 	.word	0x08006fa3
 8005b4c:	08006fb4 	.word	0x08006fb4

08005b50 <__mcmp>:
 8005b50:	4603      	mov	r3, r0
 8005b52:	690a      	ldr	r2, [r1, #16]
 8005b54:	6900      	ldr	r0, [r0, #16]
 8005b56:	b530      	push	{r4, r5, lr}
 8005b58:	1a80      	subs	r0, r0, r2
 8005b5a:	d10d      	bne.n	8005b78 <__mcmp+0x28>
 8005b5c:	3314      	adds	r3, #20
 8005b5e:	3114      	adds	r1, #20
 8005b60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005b64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005b68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005b6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005b70:	4295      	cmp	r5, r2
 8005b72:	d002      	beq.n	8005b7a <__mcmp+0x2a>
 8005b74:	d304      	bcc.n	8005b80 <__mcmp+0x30>
 8005b76:	2001      	movs	r0, #1
 8005b78:	bd30      	pop	{r4, r5, pc}
 8005b7a:	42a3      	cmp	r3, r4
 8005b7c:	d3f4      	bcc.n	8005b68 <__mcmp+0x18>
 8005b7e:	e7fb      	b.n	8005b78 <__mcmp+0x28>
 8005b80:	f04f 30ff 	mov.w	r0, #4294967295
 8005b84:	e7f8      	b.n	8005b78 <__mcmp+0x28>
	...

08005b88 <__mdiff>:
 8005b88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b8c:	460d      	mov	r5, r1
 8005b8e:	4607      	mov	r7, r0
 8005b90:	4611      	mov	r1, r2
 8005b92:	4628      	mov	r0, r5
 8005b94:	4614      	mov	r4, r2
 8005b96:	f7ff ffdb 	bl	8005b50 <__mcmp>
 8005b9a:	1e06      	subs	r6, r0, #0
 8005b9c:	d111      	bne.n	8005bc2 <__mdiff+0x3a>
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	4638      	mov	r0, r7
 8005ba2:	f7ff fd57 	bl	8005654 <_Balloc>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	b928      	cbnz	r0, 8005bb6 <__mdiff+0x2e>
 8005baa:	f240 2132 	movw	r1, #562	; 0x232
 8005bae:	4b3a      	ldr	r3, [pc, #232]	; (8005c98 <__mdiff+0x110>)
 8005bb0:	483a      	ldr	r0, [pc, #232]	; (8005c9c <__mdiff+0x114>)
 8005bb2:	f000 fb2d 	bl	8006210 <__assert_func>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc2:	bfa4      	itt	ge
 8005bc4:	4623      	movge	r3, r4
 8005bc6:	462c      	movge	r4, r5
 8005bc8:	4638      	mov	r0, r7
 8005bca:	6861      	ldr	r1, [r4, #4]
 8005bcc:	bfa6      	itte	ge
 8005bce:	461d      	movge	r5, r3
 8005bd0:	2600      	movge	r6, #0
 8005bd2:	2601      	movlt	r6, #1
 8005bd4:	f7ff fd3e 	bl	8005654 <_Balloc>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	b918      	cbnz	r0, 8005be4 <__mdiff+0x5c>
 8005bdc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005be0:	4b2d      	ldr	r3, [pc, #180]	; (8005c98 <__mdiff+0x110>)
 8005be2:	e7e5      	b.n	8005bb0 <__mdiff+0x28>
 8005be4:	f102 0814 	add.w	r8, r2, #20
 8005be8:	46c2      	mov	sl, r8
 8005bea:	f04f 0c00 	mov.w	ip, #0
 8005bee:	6927      	ldr	r7, [r4, #16]
 8005bf0:	60c6      	str	r6, [r0, #12]
 8005bf2:	692e      	ldr	r6, [r5, #16]
 8005bf4:	f104 0014 	add.w	r0, r4, #20
 8005bf8:	f105 0914 	add.w	r9, r5, #20
 8005bfc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005c00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005c04:	3410      	adds	r4, #16
 8005c06:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005c0a:	f859 3b04 	ldr.w	r3, [r9], #4
 8005c0e:	fa1f f18b 	uxth.w	r1, fp
 8005c12:	448c      	add	ip, r1
 8005c14:	b299      	uxth	r1, r3
 8005c16:	0c1b      	lsrs	r3, r3, #16
 8005c18:	ebac 0101 	sub.w	r1, ip, r1
 8005c1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005c20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005c24:	b289      	uxth	r1, r1
 8005c26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005c2a:	454e      	cmp	r6, r9
 8005c2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005c30:	f84a 3b04 	str.w	r3, [sl], #4
 8005c34:	d8e7      	bhi.n	8005c06 <__mdiff+0x7e>
 8005c36:	1b73      	subs	r3, r6, r5
 8005c38:	3b15      	subs	r3, #21
 8005c3a:	f023 0303 	bic.w	r3, r3, #3
 8005c3e:	3515      	adds	r5, #21
 8005c40:	3304      	adds	r3, #4
 8005c42:	42ae      	cmp	r6, r5
 8005c44:	bf38      	it	cc
 8005c46:	2304      	movcc	r3, #4
 8005c48:	4418      	add	r0, r3
 8005c4a:	4443      	add	r3, r8
 8005c4c:	461e      	mov	r6, r3
 8005c4e:	4605      	mov	r5, r0
 8005c50:	4575      	cmp	r5, lr
 8005c52:	d30e      	bcc.n	8005c72 <__mdiff+0xea>
 8005c54:	f10e 0103 	add.w	r1, lr, #3
 8005c58:	1a09      	subs	r1, r1, r0
 8005c5a:	f021 0103 	bic.w	r1, r1, #3
 8005c5e:	3803      	subs	r0, #3
 8005c60:	4586      	cmp	lr, r0
 8005c62:	bf38      	it	cc
 8005c64:	2100      	movcc	r1, #0
 8005c66:	4419      	add	r1, r3
 8005c68:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005c6c:	b18b      	cbz	r3, 8005c92 <__mdiff+0x10a>
 8005c6e:	6117      	str	r7, [r2, #16]
 8005c70:	e7a4      	b.n	8005bbc <__mdiff+0x34>
 8005c72:	f855 8b04 	ldr.w	r8, [r5], #4
 8005c76:	fa1f f188 	uxth.w	r1, r8
 8005c7a:	4461      	add	r1, ip
 8005c7c:	140c      	asrs	r4, r1, #16
 8005c7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005c82:	b289      	uxth	r1, r1
 8005c84:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005c88:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005c8c:	f846 1b04 	str.w	r1, [r6], #4
 8005c90:	e7de      	b.n	8005c50 <__mdiff+0xc8>
 8005c92:	3f01      	subs	r7, #1
 8005c94:	e7e8      	b.n	8005c68 <__mdiff+0xe0>
 8005c96:	bf00      	nop
 8005c98:	08006fa3 	.word	0x08006fa3
 8005c9c:	08006fb4 	.word	0x08006fb4

08005ca0 <__d2b>:
 8005ca0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005caa:	4690      	mov	r8, r2
 8005cac:	461d      	mov	r5, r3
 8005cae:	f7ff fcd1 	bl	8005654 <_Balloc>
 8005cb2:	4604      	mov	r4, r0
 8005cb4:	b930      	cbnz	r0, 8005cc4 <__d2b+0x24>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	f240 310a 	movw	r1, #778	; 0x30a
 8005cbc:	4b24      	ldr	r3, [pc, #144]	; (8005d50 <__d2b+0xb0>)
 8005cbe:	4825      	ldr	r0, [pc, #148]	; (8005d54 <__d2b+0xb4>)
 8005cc0:	f000 faa6 	bl	8006210 <__assert_func>
 8005cc4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005cc8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005ccc:	bb2d      	cbnz	r5, 8005d1a <__d2b+0x7a>
 8005cce:	9301      	str	r3, [sp, #4]
 8005cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8005cd4:	d026      	beq.n	8005d24 <__d2b+0x84>
 8005cd6:	4668      	mov	r0, sp
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	f7ff fd83 	bl	80057e4 <__lo0bits>
 8005cde:	9900      	ldr	r1, [sp, #0]
 8005ce0:	b1f0      	cbz	r0, 8005d20 <__d2b+0x80>
 8005ce2:	9a01      	ldr	r2, [sp, #4]
 8005ce4:	f1c0 0320 	rsb	r3, r0, #32
 8005ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cec:	430b      	orrs	r3, r1
 8005cee:	40c2      	lsrs	r2, r0
 8005cf0:	6163      	str	r3, [r4, #20]
 8005cf2:	9201      	str	r2, [sp, #4]
 8005cf4:	9b01      	ldr	r3, [sp, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bf14      	ite	ne
 8005cfa:	2102      	movne	r1, #2
 8005cfc:	2101      	moveq	r1, #1
 8005cfe:	61a3      	str	r3, [r4, #24]
 8005d00:	6121      	str	r1, [r4, #16]
 8005d02:	b1c5      	cbz	r5, 8005d36 <__d2b+0x96>
 8005d04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005d08:	4405      	add	r5, r0
 8005d0a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005d0e:	603d      	str	r5, [r7, #0]
 8005d10:	6030      	str	r0, [r6, #0]
 8005d12:	4620      	mov	r0, r4
 8005d14:	b002      	add	sp, #8
 8005d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d1e:	e7d6      	b.n	8005cce <__d2b+0x2e>
 8005d20:	6161      	str	r1, [r4, #20]
 8005d22:	e7e7      	b.n	8005cf4 <__d2b+0x54>
 8005d24:	a801      	add	r0, sp, #4
 8005d26:	f7ff fd5d 	bl	80057e4 <__lo0bits>
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	9b01      	ldr	r3, [sp, #4]
 8005d2e:	6121      	str	r1, [r4, #16]
 8005d30:	6163      	str	r3, [r4, #20]
 8005d32:	3020      	adds	r0, #32
 8005d34:	e7e5      	b.n	8005d02 <__d2b+0x62>
 8005d36:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005d3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005d3e:	6038      	str	r0, [r7, #0]
 8005d40:	6918      	ldr	r0, [r3, #16]
 8005d42:	f7ff fd2f 	bl	80057a4 <__hi0bits>
 8005d46:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005d4a:	6031      	str	r1, [r6, #0]
 8005d4c:	e7e1      	b.n	8005d12 <__d2b+0x72>
 8005d4e:	bf00      	nop
 8005d50:	08006fa3 	.word	0x08006fa3
 8005d54:	08006fb4 	.word	0x08006fb4

08005d58 <_calloc_r>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	fba1 5402 	umull	r5, r4, r1, r2
 8005d5e:	b934      	cbnz	r4, 8005d6e <_calloc_r+0x16>
 8005d60:	4629      	mov	r1, r5
 8005d62:	f000 f875 	bl	8005e50 <_malloc_r>
 8005d66:	4606      	mov	r6, r0
 8005d68:	b928      	cbnz	r0, 8005d76 <_calloc_r+0x1e>
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	bd70      	pop	{r4, r5, r6, pc}
 8005d6e:	220c      	movs	r2, #12
 8005d70:	2600      	movs	r6, #0
 8005d72:	6002      	str	r2, [r0, #0]
 8005d74:	e7f9      	b.n	8005d6a <_calloc_r+0x12>
 8005d76:	462a      	mov	r2, r5
 8005d78:	4621      	mov	r1, r4
 8005d7a:	f7fe f941 	bl	8004000 <memset>
 8005d7e:	e7f4      	b.n	8005d6a <_calloc_r+0x12>

08005d80 <_free_r>:
 8005d80:	b538      	push	{r3, r4, r5, lr}
 8005d82:	4605      	mov	r5, r0
 8005d84:	2900      	cmp	r1, #0
 8005d86:	d040      	beq.n	8005e0a <_free_r+0x8a>
 8005d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d8c:	1f0c      	subs	r4, r1, #4
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	bfb8      	it	lt
 8005d92:	18e4      	addlt	r4, r4, r3
 8005d94:	f000 fa98 	bl	80062c8 <__malloc_lock>
 8005d98:	4a1c      	ldr	r2, [pc, #112]	; (8005e0c <_free_r+0x8c>)
 8005d9a:	6813      	ldr	r3, [r2, #0]
 8005d9c:	b933      	cbnz	r3, 8005dac <_free_r+0x2c>
 8005d9e:	6063      	str	r3, [r4, #4]
 8005da0:	6014      	str	r4, [r2, #0]
 8005da2:	4628      	mov	r0, r5
 8005da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005da8:	f000 ba94 	b.w	80062d4 <__malloc_unlock>
 8005dac:	42a3      	cmp	r3, r4
 8005dae:	d908      	bls.n	8005dc2 <_free_r+0x42>
 8005db0:	6820      	ldr	r0, [r4, #0]
 8005db2:	1821      	adds	r1, r4, r0
 8005db4:	428b      	cmp	r3, r1
 8005db6:	bf01      	itttt	eq
 8005db8:	6819      	ldreq	r1, [r3, #0]
 8005dba:	685b      	ldreq	r3, [r3, #4]
 8005dbc:	1809      	addeq	r1, r1, r0
 8005dbe:	6021      	streq	r1, [r4, #0]
 8005dc0:	e7ed      	b.n	8005d9e <_free_r+0x1e>
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	b10b      	cbz	r3, 8005dcc <_free_r+0x4c>
 8005dc8:	42a3      	cmp	r3, r4
 8005dca:	d9fa      	bls.n	8005dc2 <_free_r+0x42>
 8005dcc:	6811      	ldr	r1, [r2, #0]
 8005dce:	1850      	adds	r0, r2, r1
 8005dd0:	42a0      	cmp	r0, r4
 8005dd2:	d10b      	bne.n	8005dec <_free_r+0x6c>
 8005dd4:	6820      	ldr	r0, [r4, #0]
 8005dd6:	4401      	add	r1, r0
 8005dd8:	1850      	adds	r0, r2, r1
 8005dda:	4283      	cmp	r3, r0
 8005ddc:	6011      	str	r1, [r2, #0]
 8005dde:	d1e0      	bne.n	8005da2 <_free_r+0x22>
 8005de0:	6818      	ldr	r0, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	4401      	add	r1, r0
 8005de6:	6011      	str	r1, [r2, #0]
 8005de8:	6053      	str	r3, [r2, #4]
 8005dea:	e7da      	b.n	8005da2 <_free_r+0x22>
 8005dec:	d902      	bls.n	8005df4 <_free_r+0x74>
 8005dee:	230c      	movs	r3, #12
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	e7d6      	b.n	8005da2 <_free_r+0x22>
 8005df4:	6820      	ldr	r0, [r4, #0]
 8005df6:	1821      	adds	r1, r4, r0
 8005df8:	428b      	cmp	r3, r1
 8005dfa:	bf01      	itttt	eq
 8005dfc:	6819      	ldreq	r1, [r3, #0]
 8005dfe:	685b      	ldreq	r3, [r3, #4]
 8005e00:	1809      	addeq	r1, r1, r0
 8005e02:	6021      	streq	r1, [r4, #0]
 8005e04:	6063      	str	r3, [r4, #4]
 8005e06:	6054      	str	r4, [r2, #4]
 8005e08:	e7cb      	b.n	8005da2 <_free_r+0x22>
 8005e0a:	bd38      	pop	{r3, r4, r5, pc}
 8005e0c:	200002bc 	.word	0x200002bc

08005e10 <sbrk_aligned>:
 8005e10:	b570      	push	{r4, r5, r6, lr}
 8005e12:	4e0e      	ldr	r6, [pc, #56]	; (8005e4c <sbrk_aligned+0x3c>)
 8005e14:	460c      	mov	r4, r1
 8005e16:	6831      	ldr	r1, [r6, #0]
 8005e18:	4605      	mov	r5, r0
 8005e1a:	b911      	cbnz	r1, 8005e22 <sbrk_aligned+0x12>
 8005e1c:	f000 f9e8 	bl	80061f0 <_sbrk_r>
 8005e20:	6030      	str	r0, [r6, #0]
 8005e22:	4621      	mov	r1, r4
 8005e24:	4628      	mov	r0, r5
 8005e26:	f000 f9e3 	bl	80061f0 <_sbrk_r>
 8005e2a:	1c43      	adds	r3, r0, #1
 8005e2c:	d00a      	beq.n	8005e44 <sbrk_aligned+0x34>
 8005e2e:	1cc4      	adds	r4, r0, #3
 8005e30:	f024 0403 	bic.w	r4, r4, #3
 8005e34:	42a0      	cmp	r0, r4
 8005e36:	d007      	beq.n	8005e48 <sbrk_aligned+0x38>
 8005e38:	1a21      	subs	r1, r4, r0
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f000 f9d8 	bl	80061f0 <_sbrk_r>
 8005e40:	3001      	adds	r0, #1
 8005e42:	d101      	bne.n	8005e48 <sbrk_aligned+0x38>
 8005e44:	f04f 34ff 	mov.w	r4, #4294967295
 8005e48:	4620      	mov	r0, r4
 8005e4a:	bd70      	pop	{r4, r5, r6, pc}
 8005e4c:	200002c0 	.word	0x200002c0

08005e50 <_malloc_r>:
 8005e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e54:	1ccd      	adds	r5, r1, #3
 8005e56:	f025 0503 	bic.w	r5, r5, #3
 8005e5a:	3508      	adds	r5, #8
 8005e5c:	2d0c      	cmp	r5, #12
 8005e5e:	bf38      	it	cc
 8005e60:	250c      	movcc	r5, #12
 8005e62:	2d00      	cmp	r5, #0
 8005e64:	4607      	mov	r7, r0
 8005e66:	db01      	blt.n	8005e6c <_malloc_r+0x1c>
 8005e68:	42a9      	cmp	r1, r5
 8005e6a:	d905      	bls.n	8005e78 <_malloc_r+0x28>
 8005e6c:	230c      	movs	r3, #12
 8005e6e:	2600      	movs	r6, #0
 8005e70:	603b      	str	r3, [r7, #0]
 8005e72:	4630      	mov	r0, r6
 8005e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e78:	4e2e      	ldr	r6, [pc, #184]	; (8005f34 <_malloc_r+0xe4>)
 8005e7a:	f000 fa25 	bl	80062c8 <__malloc_lock>
 8005e7e:	6833      	ldr	r3, [r6, #0]
 8005e80:	461c      	mov	r4, r3
 8005e82:	bb34      	cbnz	r4, 8005ed2 <_malloc_r+0x82>
 8005e84:	4629      	mov	r1, r5
 8005e86:	4638      	mov	r0, r7
 8005e88:	f7ff ffc2 	bl	8005e10 <sbrk_aligned>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	4604      	mov	r4, r0
 8005e90:	d14d      	bne.n	8005f2e <_malloc_r+0xde>
 8005e92:	6834      	ldr	r4, [r6, #0]
 8005e94:	4626      	mov	r6, r4
 8005e96:	2e00      	cmp	r6, #0
 8005e98:	d140      	bne.n	8005f1c <_malloc_r+0xcc>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	eb04 0803 	add.w	r8, r4, r3
 8005ea4:	f000 f9a4 	bl	80061f0 <_sbrk_r>
 8005ea8:	4580      	cmp	r8, r0
 8005eaa:	d13a      	bne.n	8005f22 <_malloc_r+0xd2>
 8005eac:	6821      	ldr	r1, [r4, #0]
 8005eae:	3503      	adds	r5, #3
 8005eb0:	1a6d      	subs	r5, r5, r1
 8005eb2:	f025 0503 	bic.w	r5, r5, #3
 8005eb6:	3508      	adds	r5, #8
 8005eb8:	2d0c      	cmp	r5, #12
 8005eba:	bf38      	it	cc
 8005ebc:	250c      	movcc	r5, #12
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	f7ff ffa5 	bl	8005e10 <sbrk_aligned>
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d02b      	beq.n	8005f22 <_malloc_r+0xd2>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	442b      	add	r3, r5
 8005ece:	6023      	str	r3, [r4, #0]
 8005ed0:	e00e      	b.n	8005ef0 <_malloc_r+0xa0>
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	1b52      	subs	r2, r2, r5
 8005ed6:	d41e      	bmi.n	8005f16 <_malloc_r+0xc6>
 8005ed8:	2a0b      	cmp	r2, #11
 8005eda:	d916      	bls.n	8005f0a <_malloc_r+0xba>
 8005edc:	1961      	adds	r1, r4, r5
 8005ede:	42a3      	cmp	r3, r4
 8005ee0:	6025      	str	r5, [r4, #0]
 8005ee2:	bf18      	it	ne
 8005ee4:	6059      	strne	r1, [r3, #4]
 8005ee6:	6863      	ldr	r3, [r4, #4]
 8005ee8:	bf08      	it	eq
 8005eea:	6031      	streq	r1, [r6, #0]
 8005eec:	5162      	str	r2, [r4, r5]
 8005eee:	604b      	str	r3, [r1, #4]
 8005ef0:	4638      	mov	r0, r7
 8005ef2:	f104 060b 	add.w	r6, r4, #11
 8005ef6:	f000 f9ed 	bl	80062d4 <__malloc_unlock>
 8005efa:	f026 0607 	bic.w	r6, r6, #7
 8005efe:	1d23      	adds	r3, r4, #4
 8005f00:	1af2      	subs	r2, r6, r3
 8005f02:	d0b6      	beq.n	8005e72 <_malloc_r+0x22>
 8005f04:	1b9b      	subs	r3, r3, r6
 8005f06:	50a3      	str	r3, [r4, r2]
 8005f08:	e7b3      	b.n	8005e72 <_malloc_r+0x22>
 8005f0a:	6862      	ldr	r2, [r4, #4]
 8005f0c:	42a3      	cmp	r3, r4
 8005f0e:	bf0c      	ite	eq
 8005f10:	6032      	streq	r2, [r6, #0]
 8005f12:	605a      	strne	r2, [r3, #4]
 8005f14:	e7ec      	b.n	8005ef0 <_malloc_r+0xa0>
 8005f16:	4623      	mov	r3, r4
 8005f18:	6864      	ldr	r4, [r4, #4]
 8005f1a:	e7b2      	b.n	8005e82 <_malloc_r+0x32>
 8005f1c:	4634      	mov	r4, r6
 8005f1e:	6876      	ldr	r6, [r6, #4]
 8005f20:	e7b9      	b.n	8005e96 <_malloc_r+0x46>
 8005f22:	230c      	movs	r3, #12
 8005f24:	4638      	mov	r0, r7
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	f000 f9d4 	bl	80062d4 <__malloc_unlock>
 8005f2c:	e7a1      	b.n	8005e72 <_malloc_r+0x22>
 8005f2e:	6025      	str	r5, [r4, #0]
 8005f30:	e7de      	b.n	8005ef0 <_malloc_r+0xa0>
 8005f32:	bf00      	nop
 8005f34:	200002bc 	.word	0x200002bc

08005f38 <__ssputs_r>:
 8005f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f3c:	688e      	ldr	r6, [r1, #8]
 8005f3e:	4682      	mov	sl, r0
 8005f40:	429e      	cmp	r6, r3
 8005f42:	460c      	mov	r4, r1
 8005f44:	4690      	mov	r8, r2
 8005f46:	461f      	mov	r7, r3
 8005f48:	d838      	bhi.n	8005fbc <__ssputs_r+0x84>
 8005f4a:	898a      	ldrh	r2, [r1, #12]
 8005f4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f50:	d032      	beq.n	8005fb8 <__ssputs_r+0x80>
 8005f52:	6825      	ldr	r5, [r4, #0]
 8005f54:	6909      	ldr	r1, [r1, #16]
 8005f56:	3301      	adds	r3, #1
 8005f58:	eba5 0901 	sub.w	r9, r5, r1
 8005f5c:	6965      	ldr	r5, [r4, #20]
 8005f5e:	444b      	add	r3, r9
 8005f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f68:	106d      	asrs	r5, r5, #1
 8005f6a:	429d      	cmp	r5, r3
 8005f6c:	bf38      	it	cc
 8005f6e:	461d      	movcc	r5, r3
 8005f70:	0553      	lsls	r3, r2, #21
 8005f72:	d531      	bpl.n	8005fd8 <__ssputs_r+0xa0>
 8005f74:	4629      	mov	r1, r5
 8005f76:	f7ff ff6b 	bl	8005e50 <_malloc_r>
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	b950      	cbnz	r0, 8005f94 <__ssputs_r+0x5c>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	f04f 30ff 	mov.w	r0, #4294967295
 8005f84:	f8ca 3000 	str.w	r3, [sl]
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f8e:	81a3      	strh	r3, [r4, #12]
 8005f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f94:	464a      	mov	r2, r9
 8005f96:	6921      	ldr	r1, [r4, #16]
 8005f98:	f7ff fb4e 	bl	8005638 <memcpy>
 8005f9c:	89a3      	ldrh	r3, [r4, #12]
 8005f9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fa6:	81a3      	strh	r3, [r4, #12]
 8005fa8:	6126      	str	r6, [r4, #16]
 8005faa:	444e      	add	r6, r9
 8005fac:	6026      	str	r6, [r4, #0]
 8005fae:	463e      	mov	r6, r7
 8005fb0:	6165      	str	r5, [r4, #20]
 8005fb2:	eba5 0509 	sub.w	r5, r5, r9
 8005fb6:	60a5      	str	r5, [r4, #8]
 8005fb8:	42be      	cmp	r6, r7
 8005fba:	d900      	bls.n	8005fbe <__ssputs_r+0x86>
 8005fbc:	463e      	mov	r6, r7
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	4641      	mov	r1, r8
 8005fc2:	6820      	ldr	r0, [r4, #0]
 8005fc4:	f000 f966 	bl	8006294 <memmove>
 8005fc8:	68a3      	ldr	r3, [r4, #8]
 8005fca:	2000      	movs	r0, #0
 8005fcc:	1b9b      	subs	r3, r3, r6
 8005fce:	60a3      	str	r3, [r4, #8]
 8005fd0:	6823      	ldr	r3, [r4, #0]
 8005fd2:	4433      	add	r3, r6
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	e7db      	b.n	8005f90 <__ssputs_r+0x58>
 8005fd8:	462a      	mov	r2, r5
 8005fda:	f000 f981 	bl	80062e0 <_realloc_r>
 8005fde:	4606      	mov	r6, r0
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d1e1      	bne.n	8005fa8 <__ssputs_r+0x70>
 8005fe4:	4650      	mov	r0, sl
 8005fe6:	6921      	ldr	r1, [r4, #16]
 8005fe8:	f7ff feca 	bl	8005d80 <_free_r>
 8005fec:	e7c7      	b.n	8005f7e <__ssputs_r+0x46>
	...

08005ff0 <_svfiprintf_r>:
 8005ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff4:	4698      	mov	r8, r3
 8005ff6:	898b      	ldrh	r3, [r1, #12]
 8005ff8:	4607      	mov	r7, r0
 8005ffa:	061b      	lsls	r3, r3, #24
 8005ffc:	460d      	mov	r5, r1
 8005ffe:	4614      	mov	r4, r2
 8006000:	b09d      	sub	sp, #116	; 0x74
 8006002:	d50e      	bpl.n	8006022 <_svfiprintf_r+0x32>
 8006004:	690b      	ldr	r3, [r1, #16]
 8006006:	b963      	cbnz	r3, 8006022 <_svfiprintf_r+0x32>
 8006008:	2140      	movs	r1, #64	; 0x40
 800600a:	f7ff ff21 	bl	8005e50 <_malloc_r>
 800600e:	6028      	str	r0, [r5, #0]
 8006010:	6128      	str	r0, [r5, #16]
 8006012:	b920      	cbnz	r0, 800601e <_svfiprintf_r+0x2e>
 8006014:	230c      	movs	r3, #12
 8006016:	603b      	str	r3, [r7, #0]
 8006018:	f04f 30ff 	mov.w	r0, #4294967295
 800601c:	e0d1      	b.n	80061c2 <_svfiprintf_r+0x1d2>
 800601e:	2340      	movs	r3, #64	; 0x40
 8006020:	616b      	str	r3, [r5, #20]
 8006022:	2300      	movs	r3, #0
 8006024:	9309      	str	r3, [sp, #36]	; 0x24
 8006026:	2320      	movs	r3, #32
 8006028:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800602c:	2330      	movs	r3, #48	; 0x30
 800602e:	f04f 0901 	mov.w	r9, #1
 8006032:	f8cd 800c 	str.w	r8, [sp, #12]
 8006036:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80061dc <_svfiprintf_r+0x1ec>
 800603a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800603e:	4623      	mov	r3, r4
 8006040:	469a      	mov	sl, r3
 8006042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006046:	b10a      	cbz	r2, 800604c <_svfiprintf_r+0x5c>
 8006048:	2a25      	cmp	r2, #37	; 0x25
 800604a:	d1f9      	bne.n	8006040 <_svfiprintf_r+0x50>
 800604c:	ebba 0b04 	subs.w	fp, sl, r4
 8006050:	d00b      	beq.n	800606a <_svfiprintf_r+0x7a>
 8006052:	465b      	mov	r3, fp
 8006054:	4622      	mov	r2, r4
 8006056:	4629      	mov	r1, r5
 8006058:	4638      	mov	r0, r7
 800605a:	f7ff ff6d 	bl	8005f38 <__ssputs_r>
 800605e:	3001      	adds	r0, #1
 8006060:	f000 80aa 	beq.w	80061b8 <_svfiprintf_r+0x1c8>
 8006064:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006066:	445a      	add	r2, fp
 8006068:	9209      	str	r2, [sp, #36]	; 0x24
 800606a:	f89a 3000 	ldrb.w	r3, [sl]
 800606e:	2b00      	cmp	r3, #0
 8006070:	f000 80a2 	beq.w	80061b8 <_svfiprintf_r+0x1c8>
 8006074:	2300      	movs	r3, #0
 8006076:	f04f 32ff 	mov.w	r2, #4294967295
 800607a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800607e:	f10a 0a01 	add.w	sl, sl, #1
 8006082:	9304      	str	r3, [sp, #16]
 8006084:	9307      	str	r3, [sp, #28]
 8006086:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800608a:	931a      	str	r3, [sp, #104]	; 0x68
 800608c:	4654      	mov	r4, sl
 800608e:	2205      	movs	r2, #5
 8006090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006094:	4851      	ldr	r0, [pc, #324]	; (80061dc <_svfiprintf_r+0x1ec>)
 8006096:	f7ff fac1 	bl	800561c <memchr>
 800609a:	9a04      	ldr	r2, [sp, #16]
 800609c:	b9d8      	cbnz	r0, 80060d6 <_svfiprintf_r+0xe6>
 800609e:	06d0      	lsls	r0, r2, #27
 80060a0:	bf44      	itt	mi
 80060a2:	2320      	movmi	r3, #32
 80060a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060a8:	0711      	lsls	r1, r2, #28
 80060aa:	bf44      	itt	mi
 80060ac:	232b      	movmi	r3, #43	; 0x2b
 80060ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060b2:	f89a 3000 	ldrb.w	r3, [sl]
 80060b6:	2b2a      	cmp	r3, #42	; 0x2a
 80060b8:	d015      	beq.n	80060e6 <_svfiprintf_r+0xf6>
 80060ba:	4654      	mov	r4, sl
 80060bc:	2000      	movs	r0, #0
 80060be:	f04f 0c0a 	mov.w	ip, #10
 80060c2:	9a07      	ldr	r2, [sp, #28]
 80060c4:	4621      	mov	r1, r4
 80060c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ca:	3b30      	subs	r3, #48	; 0x30
 80060cc:	2b09      	cmp	r3, #9
 80060ce:	d94e      	bls.n	800616e <_svfiprintf_r+0x17e>
 80060d0:	b1b0      	cbz	r0, 8006100 <_svfiprintf_r+0x110>
 80060d2:	9207      	str	r2, [sp, #28]
 80060d4:	e014      	b.n	8006100 <_svfiprintf_r+0x110>
 80060d6:	eba0 0308 	sub.w	r3, r0, r8
 80060da:	fa09 f303 	lsl.w	r3, r9, r3
 80060de:	4313      	orrs	r3, r2
 80060e0:	46a2      	mov	sl, r4
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	e7d2      	b.n	800608c <_svfiprintf_r+0x9c>
 80060e6:	9b03      	ldr	r3, [sp, #12]
 80060e8:	1d19      	adds	r1, r3, #4
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	9103      	str	r1, [sp, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	bfbb      	ittet	lt
 80060f2:	425b      	neglt	r3, r3
 80060f4:	f042 0202 	orrlt.w	r2, r2, #2
 80060f8:	9307      	strge	r3, [sp, #28]
 80060fa:	9307      	strlt	r3, [sp, #28]
 80060fc:	bfb8      	it	lt
 80060fe:	9204      	strlt	r2, [sp, #16]
 8006100:	7823      	ldrb	r3, [r4, #0]
 8006102:	2b2e      	cmp	r3, #46	; 0x2e
 8006104:	d10c      	bne.n	8006120 <_svfiprintf_r+0x130>
 8006106:	7863      	ldrb	r3, [r4, #1]
 8006108:	2b2a      	cmp	r3, #42	; 0x2a
 800610a:	d135      	bne.n	8006178 <_svfiprintf_r+0x188>
 800610c:	9b03      	ldr	r3, [sp, #12]
 800610e:	3402      	adds	r4, #2
 8006110:	1d1a      	adds	r2, r3, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	9203      	str	r2, [sp, #12]
 8006116:	2b00      	cmp	r3, #0
 8006118:	bfb8      	it	lt
 800611a:	f04f 33ff 	movlt.w	r3, #4294967295
 800611e:	9305      	str	r3, [sp, #20]
 8006120:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80061e0 <_svfiprintf_r+0x1f0>
 8006124:	2203      	movs	r2, #3
 8006126:	4650      	mov	r0, sl
 8006128:	7821      	ldrb	r1, [r4, #0]
 800612a:	f7ff fa77 	bl	800561c <memchr>
 800612e:	b140      	cbz	r0, 8006142 <_svfiprintf_r+0x152>
 8006130:	2340      	movs	r3, #64	; 0x40
 8006132:	eba0 000a 	sub.w	r0, r0, sl
 8006136:	fa03 f000 	lsl.w	r0, r3, r0
 800613a:	9b04      	ldr	r3, [sp, #16]
 800613c:	3401      	adds	r4, #1
 800613e:	4303      	orrs	r3, r0
 8006140:	9304      	str	r3, [sp, #16]
 8006142:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006146:	2206      	movs	r2, #6
 8006148:	4826      	ldr	r0, [pc, #152]	; (80061e4 <_svfiprintf_r+0x1f4>)
 800614a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800614e:	f7ff fa65 	bl	800561c <memchr>
 8006152:	2800      	cmp	r0, #0
 8006154:	d038      	beq.n	80061c8 <_svfiprintf_r+0x1d8>
 8006156:	4b24      	ldr	r3, [pc, #144]	; (80061e8 <_svfiprintf_r+0x1f8>)
 8006158:	bb1b      	cbnz	r3, 80061a2 <_svfiprintf_r+0x1b2>
 800615a:	9b03      	ldr	r3, [sp, #12]
 800615c:	3307      	adds	r3, #7
 800615e:	f023 0307 	bic.w	r3, r3, #7
 8006162:	3308      	adds	r3, #8
 8006164:	9303      	str	r3, [sp, #12]
 8006166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006168:	4433      	add	r3, r6
 800616a:	9309      	str	r3, [sp, #36]	; 0x24
 800616c:	e767      	b.n	800603e <_svfiprintf_r+0x4e>
 800616e:	460c      	mov	r4, r1
 8006170:	2001      	movs	r0, #1
 8006172:	fb0c 3202 	mla	r2, ip, r2, r3
 8006176:	e7a5      	b.n	80060c4 <_svfiprintf_r+0xd4>
 8006178:	2300      	movs	r3, #0
 800617a:	f04f 0c0a 	mov.w	ip, #10
 800617e:	4619      	mov	r1, r3
 8006180:	3401      	adds	r4, #1
 8006182:	9305      	str	r3, [sp, #20]
 8006184:	4620      	mov	r0, r4
 8006186:	f810 2b01 	ldrb.w	r2, [r0], #1
 800618a:	3a30      	subs	r2, #48	; 0x30
 800618c:	2a09      	cmp	r2, #9
 800618e:	d903      	bls.n	8006198 <_svfiprintf_r+0x1a8>
 8006190:	2b00      	cmp	r3, #0
 8006192:	d0c5      	beq.n	8006120 <_svfiprintf_r+0x130>
 8006194:	9105      	str	r1, [sp, #20]
 8006196:	e7c3      	b.n	8006120 <_svfiprintf_r+0x130>
 8006198:	4604      	mov	r4, r0
 800619a:	2301      	movs	r3, #1
 800619c:	fb0c 2101 	mla	r1, ip, r1, r2
 80061a0:	e7f0      	b.n	8006184 <_svfiprintf_r+0x194>
 80061a2:	ab03      	add	r3, sp, #12
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	462a      	mov	r2, r5
 80061a8:	4638      	mov	r0, r7
 80061aa:	4b10      	ldr	r3, [pc, #64]	; (80061ec <_svfiprintf_r+0x1fc>)
 80061ac:	a904      	add	r1, sp, #16
 80061ae:	f7fd ffcd 	bl	800414c <_printf_float>
 80061b2:	1c42      	adds	r2, r0, #1
 80061b4:	4606      	mov	r6, r0
 80061b6:	d1d6      	bne.n	8006166 <_svfiprintf_r+0x176>
 80061b8:	89ab      	ldrh	r3, [r5, #12]
 80061ba:	065b      	lsls	r3, r3, #25
 80061bc:	f53f af2c 	bmi.w	8006018 <_svfiprintf_r+0x28>
 80061c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061c2:	b01d      	add	sp, #116	; 0x74
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c8:	ab03      	add	r3, sp, #12
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	462a      	mov	r2, r5
 80061ce:	4638      	mov	r0, r7
 80061d0:	4b06      	ldr	r3, [pc, #24]	; (80061ec <_svfiprintf_r+0x1fc>)
 80061d2:	a904      	add	r1, sp, #16
 80061d4:	f7fe fa56 	bl	8004684 <_printf_i>
 80061d8:	e7eb      	b.n	80061b2 <_svfiprintf_r+0x1c2>
 80061da:	bf00      	nop
 80061dc:	0800710c 	.word	0x0800710c
 80061e0:	08007112 	.word	0x08007112
 80061e4:	08007116 	.word	0x08007116
 80061e8:	0800414d 	.word	0x0800414d
 80061ec:	08005f39 	.word	0x08005f39

080061f0 <_sbrk_r>:
 80061f0:	b538      	push	{r3, r4, r5, lr}
 80061f2:	2300      	movs	r3, #0
 80061f4:	4d05      	ldr	r5, [pc, #20]	; (800620c <_sbrk_r+0x1c>)
 80061f6:	4604      	mov	r4, r0
 80061f8:	4608      	mov	r0, r1
 80061fa:	602b      	str	r3, [r5, #0]
 80061fc:	f7fb fd4c 	bl	8001c98 <_sbrk>
 8006200:	1c43      	adds	r3, r0, #1
 8006202:	d102      	bne.n	800620a <_sbrk_r+0x1a>
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	b103      	cbz	r3, 800620a <_sbrk_r+0x1a>
 8006208:	6023      	str	r3, [r4, #0]
 800620a:	bd38      	pop	{r3, r4, r5, pc}
 800620c:	200002c4 	.word	0x200002c4

08006210 <__assert_func>:
 8006210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006212:	4614      	mov	r4, r2
 8006214:	461a      	mov	r2, r3
 8006216:	4b09      	ldr	r3, [pc, #36]	; (800623c <__assert_func+0x2c>)
 8006218:	4605      	mov	r5, r0
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68d8      	ldr	r0, [r3, #12]
 800621e:	b14c      	cbz	r4, 8006234 <__assert_func+0x24>
 8006220:	4b07      	ldr	r3, [pc, #28]	; (8006240 <__assert_func+0x30>)
 8006222:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006226:	9100      	str	r1, [sp, #0]
 8006228:	462b      	mov	r3, r5
 800622a:	4906      	ldr	r1, [pc, #24]	; (8006244 <__assert_func+0x34>)
 800622c:	f000 f80e 	bl	800624c <fiprintf>
 8006230:	f000 faaa 	bl	8006788 <abort>
 8006234:	4b04      	ldr	r3, [pc, #16]	; (8006248 <__assert_func+0x38>)
 8006236:	461c      	mov	r4, r3
 8006238:	e7f3      	b.n	8006222 <__assert_func+0x12>
 800623a:	bf00      	nop
 800623c:	2000000c 	.word	0x2000000c
 8006240:	0800711d 	.word	0x0800711d
 8006244:	0800712a 	.word	0x0800712a
 8006248:	08007158 	.word	0x08007158

0800624c <fiprintf>:
 800624c:	b40e      	push	{r1, r2, r3}
 800624e:	b503      	push	{r0, r1, lr}
 8006250:	4601      	mov	r1, r0
 8006252:	ab03      	add	r3, sp, #12
 8006254:	4805      	ldr	r0, [pc, #20]	; (800626c <fiprintf+0x20>)
 8006256:	f853 2b04 	ldr.w	r2, [r3], #4
 800625a:	6800      	ldr	r0, [r0, #0]
 800625c:	9301      	str	r3, [sp, #4]
 800625e:	f000 f895 	bl	800638c <_vfiprintf_r>
 8006262:	b002      	add	sp, #8
 8006264:	f85d eb04 	ldr.w	lr, [sp], #4
 8006268:	b003      	add	sp, #12
 800626a:	4770      	bx	lr
 800626c:	2000000c 	.word	0x2000000c

08006270 <__ascii_mbtowc>:
 8006270:	b082      	sub	sp, #8
 8006272:	b901      	cbnz	r1, 8006276 <__ascii_mbtowc+0x6>
 8006274:	a901      	add	r1, sp, #4
 8006276:	b142      	cbz	r2, 800628a <__ascii_mbtowc+0x1a>
 8006278:	b14b      	cbz	r3, 800628e <__ascii_mbtowc+0x1e>
 800627a:	7813      	ldrb	r3, [r2, #0]
 800627c:	600b      	str	r3, [r1, #0]
 800627e:	7812      	ldrb	r2, [r2, #0]
 8006280:	1e10      	subs	r0, r2, #0
 8006282:	bf18      	it	ne
 8006284:	2001      	movne	r0, #1
 8006286:	b002      	add	sp, #8
 8006288:	4770      	bx	lr
 800628a:	4610      	mov	r0, r2
 800628c:	e7fb      	b.n	8006286 <__ascii_mbtowc+0x16>
 800628e:	f06f 0001 	mvn.w	r0, #1
 8006292:	e7f8      	b.n	8006286 <__ascii_mbtowc+0x16>

08006294 <memmove>:
 8006294:	4288      	cmp	r0, r1
 8006296:	b510      	push	{r4, lr}
 8006298:	eb01 0402 	add.w	r4, r1, r2
 800629c:	d902      	bls.n	80062a4 <memmove+0x10>
 800629e:	4284      	cmp	r4, r0
 80062a0:	4623      	mov	r3, r4
 80062a2:	d807      	bhi.n	80062b4 <memmove+0x20>
 80062a4:	1e43      	subs	r3, r0, #1
 80062a6:	42a1      	cmp	r1, r4
 80062a8:	d008      	beq.n	80062bc <memmove+0x28>
 80062aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062b2:	e7f8      	b.n	80062a6 <memmove+0x12>
 80062b4:	4601      	mov	r1, r0
 80062b6:	4402      	add	r2, r0
 80062b8:	428a      	cmp	r2, r1
 80062ba:	d100      	bne.n	80062be <memmove+0x2a>
 80062bc:	bd10      	pop	{r4, pc}
 80062be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80062c6:	e7f7      	b.n	80062b8 <memmove+0x24>

080062c8 <__malloc_lock>:
 80062c8:	4801      	ldr	r0, [pc, #4]	; (80062d0 <__malloc_lock+0x8>)
 80062ca:	f000 bc19 	b.w	8006b00 <__retarget_lock_acquire_recursive>
 80062ce:	bf00      	nop
 80062d0:	200002c8 	.word	0x200002c8

080062d4 <__malloc_unlock>:
 80062d4:	4801      	ldr	r0, [pc, #4]	; (80062dc <__malloc_unlock+0x8>)
 80062d6:	f000 bc14 	b.w	8006b02 <__retarget_lock_release_recursive>
 80062da:	bf00      	nop
 80062dc:	200002c8 	.word	0x200002c8

080062e0 <_realloc_r>:
 80062e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062e4:	4680      	mov	r8, r0
 80062e6:	4614      	mov	r4, r2
 80062e8:	460e      	mov	r6, r1
 80062ea:	b921      	cbnz	r1, 80062f6 <_realloc_r+0x16>
 80062ec:	4611      	mov	r1, r2
 80062ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062f2:	f7ff bdad 	b.w	8005e50 <_malloc_r>
 80062f6:	b92a      	cbnz	r2, 8006304 <_realloc_r+0x24>
 80062f8:	f7ff fd42 	bl	8005d80 <_free_r>
 80062fc:	4625      	mov	r5, r4
 80062fe:	4628      	mov	r0, r5
 8006300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006304:	f000 fc64 	bl	8006bd0 <_malloc_usable_size_r>
 8006308:	4284      	cmp	r4, r0
 800630a:	4607      	mov	r7, r0
 800630c:	d802      	bhi.n	8006314 <_realloc_r+0x34>
 800630e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006312:	d812      	bhi.n	800633a <_realloc_r+0x5a>
 8006314:	4621      	mov	r1, r4
 8006316:	4640      	mov	r0, r8
 8006318:	f7ff fd9a 	bl	8005e50 <_malloc_r>
 800631c:	4605      	mov	r5, r0
 800631e:	2800      	cmp	r0, #0
 8006320:	d0ed      	beq.n	80062fe <_realloc_r+0x1e>
 8006322:	42bc      	cmp	r4, r7
 8006324:	4622      	mov	r2, r4
 8006326:	4631      	mov	r1, r6
 8006328:	bf28      	it	cs
 800632a:	463a      	movcs	r2, r7
 800632c:	f7ff f984 	bl	8005638 <memcpy>
 8006330:	4631      	mov	r1, r6
 8006332:	4640      	mov	r0, r8
 8006334:	f7ff fd24 	bl	8005d80 <_free_r>
 8006338:	e7e1      	b.n	80062fe <_realloc_r+0x1e>
 800633a:	4635      	mov	r5, r6
 800633c:	e7df      	b.n	80062fe <_realloc_r+0x1e>

0800633e <__sfputc_r>:
 800633e:	6893      	ldr	r3, [r2, #8]
 8006340:	b410      	push	{r4}
 8006342:	3b01      	subs	r3, #1
 8006344:	2b00      	cmp	r3, #0
 8006346:	6093      	str	r3, [r2, #8]
 8006348:	da07      	bge.n	800635a <__sfputc_r+0x1c>
 800634a:	6994      	ldr	r4, [r2, #24]
 800634c:	42a3      	cmp	r3, r4
 800634e:	db01      	blt.n	8006354 <__sfputc_r+0x16>
 8006350:	290a      	cmp	r1, #10
 8006352:	d102      	bne.n	800635a <__sfputc_r+0x1c>
 8006354:	bc10      	pop	{r4}
 8006356:	f000 b949 	b.w	80065ec <__swbuf_r>
 800635a:	6813      	ldr	r3, [r2, #0]
 800635c:	1c58      	adds	r0, r3, #1
 800635e:	6010      	str	r0, [r2, #0]
 8006360:	7019      	strb	r1, [r3, #0]
 8006362:	4608      	mov	r0, r1
 8006364:	bc10      	pop	{r4}
 8006366:	4770      	bx	lr

08006368 <__sfputs_r>:
 8006368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800636a:	4606      	mov	r6, r0
 800636c:	460f      	mov	r7, r1
 800636e:	4614      	mov	r4, r2
 8006370:	18d5      	adds	r5, r2, r3
 8006372:	42ac      	cmp	r4, r5
 8006374:	d101      	bne.n	800637a <__sfputs_r+0x12>
 8006376:	2000      	movs	r0, #0
 8006378:	e007      	b.n	800638a <__sfputs_r+0x22>
 800637a:	463a      	mov	r2, r7
 800637c:	4630      	mov	r0, r6
 800637e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006382:	f7ff ffdc 	bl	800633e <__sfputc_r>
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	d1f3      	bne.n	8006372 <__sfputs_r+0xa>
 800638a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800638c <_vfiprintf_r>:
 800638c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006390:	460d      	mov	r5, r1
 8006392:	4614      	mov	r4, r2
 8006394:	4698      	mov	r8, r3
 8006396:	4606      	mov	r6, r0
 8006398:	b09d      	sub	sp, #116	; 0x74
 800639a:	b118      	cbz	r0, 80063a4 <_vfiprintf_r+0x18>
 800639c:	6983      	ldr	r3, [r0, #24]
 800639e:	b90b      	cbnz	r3, 80063a4 <_vfiprintf_r+0x18>
 80063a0:	f000 fb10 	bl	80069c4 <__sinit>
 80063a4:	4b89      	ldr	r3, [pc, #548]	; (80065cc <_vfiprintf_r+0x240>)
 80063a6:	429d      	cmp	r5, r3
 80063a8:	d11b      	bne.n	80063e2 <_vfiprintf_r+0x56>
 80063aa:	6875      	ldr	r5, [r6, #4]
 80063ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063ae:	07d9      	lsls	r1, r3, #31
 80063b0:	d405      	bmi.n	80063be <_vfiprintf_r+0x32>
 80063b2:	89ab      	ldrh	r3, [r5, #12]
 80063b4:	059a      	lsls	r2, r3, #22
 80063b6:	d402      	bmi.n	80063be <_vfiprintf_r+0x32>
 80063b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063ba:	f000 fba1 	bl	8006b00 <__retarget_lock_acquire_recursive>
 80063be:	89ab      	ldrh	r3, [r5, #12]
 80063c0:	071b      	lsls	r3, r3, #28
 80063c2:	d501      	bpl.n	80063c8 <_vfiprintf_r+0x3c>
 80063c4:	692b      	ldr	r3, [r5, #16]
 80063c6:	b9eb      	cbnz	r3, 8006404 <_vfiprintf_r+0x78>
 80063c8:	4629      	mov	r1, r5
 80063ca:	4630      	mov	r0, r6
 80063cc:	f000 f96e 	bl	80066ac <__swsetup_r>
 80063d0:	b1c0      	cbz	r0, 8006404 <_vfiprintf_r+0x78>
 80063d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063d4:	07dc      	lsls	r4, r3, #31
 80063d6:	d50e      	bpl.n	80063f6 <_vfiprintf_r+0x6a>
 80063d8:	f04f 30ff 	mov.w	r0, #4294967295
 80063dc:	b01d      	add	sp, #116	; 0x74
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e2:	4b7b      	ldr	r3, [pc, #492]	; (80065d0 <_vfiprintf_r+0x244>)
 80063e4:	429d      	cmp	r5, r3
 80063e6:	d101      	bne.n	80063ec <_vfiprintf_r+0x60>
 80063e8:	68b5      	ldr	r5, [r6, #8]
 80063ea:	e7df      	b.n	80063ac <_vfiprintf_r+0x20>
 80063ec:	4b79      	ldr	r3, [pc, #484]	; (80065d4 <_vfiprintf_r+0x248>)
 80063ee:	429d      	cmp	r5, r3
 80063f0:	bf08      	it	eq
 80063f2:	68f5      	ldreq	r5, [r6, #12]
 80063f4:	e7da      	b.n	80063ac <_vfiprintf_r+0x20>
 80063f6:	89ab      	ldrh	r3, [r5, #12]
 80063f8:	0598      	lsls	r0, r3, #22
 80063fa:	d4ed      	bmi.n	80063d8 <_vfiprintf_r+0x4c>
 80063fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063fe:	f000 fb80 	bl	8006b02 <__retarget_lock_release_recursive>
 8006402:	e7e9      	b.n	80063d8 <_vfiprintf_r+0x4c>
 8006404:	2300      	movs	r3, #0
 8006406:	9309      	str	r3, [sp, #36]	; 0x24
 8006408:	2320      	movs	r3, #32
 800640a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800640e:	2330      	movs	r3, #48	; 0x30
 8006410:	f04f 0901 	mov.w	r9, #1
 8006414:	f8cd 800c 	str.w	r8, [sp, #12]
 8006418:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80065d8 <_vfiprintf_r+0x24c>
 800641c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006420:	4623      	mov	r3, r4
 8006422:	469a      	mov	sl, r3
 8006424:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006428:	b10a      	cbz	r2, 800642e <_vfiprintf_r+0xa2>
 800642a:	2a25      	cmp	r2, #37	; 0x25
 800642c:	d1f9      	bne.n	8006422 <_vfiprintf_r+0x96>
 800642e:	ebba 0b04 	subs.w	fp, sl, r4
 8006432:	d00b      	beq.n	800644c <_vfiprintf_r+0xc0>
 8006434:	465b      	mov	r3, fp
 8006436:	4622      	mov	r2, r4
 8006438:	4629      	mov	r1, r5
 800643a:	4630      	mov	r0, r6
 800643c:	f7ff ff94 	bl	8006368 <__sfputs_r>
 8006440:	3001      	adds	r0, #1
 8006442:	f000 80aa 	beq.w	800659a <_vfiprintf_r+0x20e>
 8006446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006448:	445a      	add	r2, fp
 800644a:	9209      	str	r2, [sp, #36]	; 0x24
 800644c:	f89a 3000 	ldrb.w	r3, [sl]
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80a2 	beq.w	800659a <_vfiprintf_r+0x20e>
 8006456:	2300      	movs	r3, #0
 8006458:	f04f 32ff 	mov.w	r2, #4294967295
 800645c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006460:	f10a 0a01 	add.w	sl, sl, #1
 8006464:	9304      	str	r3, [sp, #16]
 8006466:	9307      	str	r3, [sp, #28]
 8006468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800646c:	931a      	str	r3, [sp, #104]	; 0x68
 800646e:	4654      	mov	r4, sl
 8006470:	2205      	movs	r2, #5
 8006472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006476:	4858      	ldr	r0, [pc, #352]	; (80065d8 <_vfiprintf_r+0x24c>)
 8006478:	f7ff f8d0 	bl	800561c <memchr>
 800647c:	9a04      	ldr	r2, [sp, #16]
 800647e:	b9d8      	cbnz	r0, 80064b8 <_vfiprintf_r+0x12c>
 8006480:	06d1      	lsls	r1, r2, #27
 8006482:	bf44      	itt	mi
 8006484:	2320      	movmi	r3, #32
 8006486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800648a:	0713      	lsls	r3, r2, #28
 800648c:	bf44      	itt	mi
 800648e:	232b      	movmi	r3, #43	; 0x2b
 8006490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006494:	f89a 3000 	ldrb.w	r3, [sl]
 8006498:	2b2a      	cmp	r3, #42	; 0x2a
 800649a:	d015      	beq.n	80064c8 <_vfiprintf_r+0x13c>
 800649c:	4654      	mov	r4, sl
 800649e:	2000      	movs	r0, #0
 80064a0:	f04f 0c0a 	mov.w	ip, #10
 80064a4:	9a07      	ldr	r2, [sp, #28]
 80064a6:	4621      	mov	r1, r4
 80064a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064ac:	3b30      	subs	r3, #48	; 0x30
 80064ae:	2b09      	cmp	r3, #9
 80064b0:	d94e      	bls.n	8006550 <_vfiprintf_r+0x1c4>
 80064b2:	b1b0      	cbz	r0, 80064e2 <_vfiprintf_r+0x156>
 80064b4:	9207      	str	r2, [sp, #28]
 80064b6:	e014      	b.n	80064e2 <_vfiprintf_r+0x156>
 80064b8:	eba0 0308 	sub.w	r3, r0, r8
 80064bc:	fa09 f303 	lsl.w	r3, r9, r3
 80064c0:	4313      	orrs	r3, r2
 80064c2:	46a2      	mov	sl, r4
 80064c4:	9304      	str	r3, [sp, #16]
 80064c6:	e7d2      	b.n	800646e <_vfiprintf_r+0xe2>
 80064c8:	9b03      	ldr	r3, [sp, #12]
 80064ca:	1d19      	adds	r1, r3, #4
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	9103      	str	r1, [sp, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	bfbb      	ittet	lt
 80064d4:	425b      	neglt	r3, r3
 80064d6:	f042 0202 	orrlt.w	r2, r2, #2
 80064da:	9307      	strge	r3, [sp, #28]
 80064dc:	9307      	strlt	r3, [sp, #28]
 80064de:	bfb8      	it	lt
 80064e0:	9204      	strlt	r2, [sp, #16]
 80064e2:	7823      	ldrb	r3, [r4, #0]
 80064e4:	2b2e      	cmp	r3, #46	; 0x2e
 80064e6:	d10c      	bne.n	8006502 <_vfiprintf_r+0x176>
 80064e8:	7863      	ldrb	r3, [r4, #1]
 80064ea:	2b2a      	cmp	r3, #42	; 0x2a
 80064ec:	d135      	bne.n	800655a <_vfiprintf_r+0x1ce>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	3402      	adds	r4, #2
 80064f2:	1d1a      	adds	r2, r3, #4
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	9203      	str	r2, [sp, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	bfb8      	it	lt
 80064fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006500:	9305      	str	r3, [sp, #20]
 8006502:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80065dc <_vfiprintf_r+0x250>
 8006506:	2203      	movs	r2, #3
 8006508:	4650      	mov	r0, sl
 800650a:	7821      	ldrb	r1, [r4, #0]
 800650c:	f7ff f886 	bl	800561c <memchr>
 8006510:	b140      	cbz	r0, 8006524 <_vfiprintf_r+0x198>
 8006512:	2340      	movs	r3, #64	; 0x40
 8006514:	eba0 000a 	sub.w	r0, r0, sl
 8006518:	fa03 f000 	lsl.w	r0, r3, r0
 800651c:	9b04      	ldr	r3, [sp, #16]
 800651e:	3401      	adds	r4, #1
 8006520:	4303      	orrs	r3, r0
 8006522:	9304      	str	r3, [sp, #16]
 8006524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006528:	2206      	movs	r2, #6
 800652a:	482d      	ldr	r0, [pc, #180]	; (80065e0 <_vfiprintf_r+0x254>)
 800652c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006530:	f7ff f874 	bl	800561c <memchr>
 8006534:	2800      	cmp	r0, #0
 8006536:	d03f      	beq.n	80065b8 <_vfiprintf_r+0x22c>
 8006538:	4b2a      	ldr	r3, [pc, #168]	; (80065e4 <_vfiprintf_r+0x258>)
 800653a:	bb1b      	cbnz	r3, 8006584 <_vfiprintf_r+0x1f8>
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	3307      	adds	r3, #7
 8006540:	f023 0307 	bic.w	r3, r3, #7
 8006544:	3308      	adds	r3, #8
 8006546:	9303      	str	r3, [sp, #12]
 8006548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800654a:	443b      	add	r3, r7
 800654c:	9309      	str	r3, [sp, #36]	; 0x24
 800654e:	e767      	b.n	8006420 <_vfiprintf_r+0x94>
 8006550:	460c      	mov	r4, r1
 8006552:	2001      	movs	r0, #1
 8006554:	fb0c 3202 	mla	r2, ip, r2, r3
 8006558:	e7a5      	b.n	80064a6 <_vfiprintf_r+0x11a>
 800655a:	2300      	movs	r3, #0
 800655c:	f04f 0c0a 	mov.w	ip, #10
 8006560:	4619      	mov	r1, r3
 8006562:	3401      	adds	r4, #1
 8006564:	9305      	str	r3, [sp, #20]
 8006566:	4620      	mov	r0, r4
 8006568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800656c:	3a30      	subs	r2, #48	; 0x30
 800656e:	2a09      	cmp	r2, #9
 8006570:	d903      	bls.n	800657a <_vfiprintf_r+0x1ee>
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0c5      	beq.n	8006502 <_vfiprintf_r+0x176>
 8006576:	9105      	str	r1, [sp, #20]
 8006578:	e7c3      	b.n	8006502 <_vfiprintf_r+0x176>
 800657a:	4604      	mov	r4, r0
 800657c:	2301      	movs	r3, #1
 800657e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006582:	e7f0      	b.n	8006566 <_vfiprintf_r+0x1da>
 8006584:	ab03      	add	r3, sp, #12
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	462a      	mov	r2, r5
 800658a:	4630      	mov	r0, r6
 800658c:	4b16      	ldr	r3, [pc, #88]	; (80065e8 <_vfiprintf_r+0x25c>)
 800658e:	a904      	add	r1, sp, #16
 8006590:	f7fd fddc 	bl	800414c <_printf_float>
 8006594:	4607      	mov	r7, r0
 8006596:	1c78      	adds	r0, r7, #1
 8006598:	d1d6      	bne.n	8006548 <_vfiprintf_r+0x1bc>
 800659a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800659c:	07d9      	lsls	r1, r3, #31
 800659e:	d405      	bmi.n	80065ac <_vfiprintf_r+0x220>
 80065a0:	89ab      	ldrh	r3, [r5, #12]
 80065a2:	059a      	lsls	r2, r3, #22
 80065a4:	d402      	bmi.n	80065ac <_vfiprintf_r+0x220>
 80065a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065a8:	f000 faab 	bl	8006b02 <__retarget_lock_release_recursive>
 80065ac:	89ab      	ldrh	r3, [r5, #12]
 80065ae:	065b      	lsls	r3, r3, #25
 80065b0:	f53f af12 	bmi.w	80063d8 <_vfiprintf_r+0x4c>
 80065b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065b6:	e711      	b.n	80063dc <_vfiprintf_r+0x50>
 80065b8:	ab03      	add	r3, sp, #12
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	462a      	mov	r2, r5
 80065be:	4630      	mov	r0, r6
 80065c0:	4b09      	ldr	r3, [pc, #36]	; (80065e8 <_vfiprintf_r+0x25c>)
 80065c2:	a904      	add	r1, sp, #16
 80065c4:	f7fe f85e 	bl	8004684 <_printf_i>
 80065c8:	e7e4      	b.n	8006594 <_vfiprintf_r+0x208>
 80065ca:	bf00      	nop
 80065cc:	08007284 	.word	0x08007284
 80065d0:	080072a4 	.word	0x080072a4
 80065d4:	08007264 	.word	0x08007264
 80065d8:	0800710c 	.word	0x0800710c
 80065dc:	08007112 	.word	0x08007112
 80065e0:	08007116 	.word	0x08007116
 80065e4:	0800414d 	.word	0x0800414d
 80065e8:	08006369 	.word	0x08006369

080065ec <__swbuf_r>:
 80065ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ee:	460e      	mov	r6, r1
 80065f0:	4614      	mov	r4, r2
 80065f2:	4605      	mov	r5, r0
 80065f4:	b118      	cbz	r0, 80065fe <__swbuf_r+0x12>
 80065f6:	6983      	ldr	r3, [r0, #24]
 80065f8:	b90b      	cbnz	r3, 80065fe <__swbuf_r+0x12>
 80065fa:	f000 f9e3 	bl	80069c4 <__sinit>
 80065fe:	4b21      	ldr	r3, [pc, #132]	; (8006684 <__swbuf_r+0x98>)
 8006600:	429c      	cmp	r4, r3
 8006602:	d12b      	bne.n	800665c <__swbuf_r+0x70>
 8006604:	686c      	ldr	r4, [r5, #4]
 8006606:	69a3      	ldr	r3, [r4, #24]
 8006608:	60a3      	str	r3, [r4, #8]
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	071a      	lsls	r2, r3, #28
 800660e:	d52f      	bpl.n	8006670 <__swbuf_r+0x84>
 8006610:	6923      	ldr	r3, [r4, #16]
 8006612:	b36b      	cbz	r3, 8006670 <__swbuf_r+0x84>
 8006614:	6923      	ldr	r3, [r4, #16]
 8006616:	6820      	ldr	r0, [r4, #0]
 8006618:	b2f6      	uxtb	r6, r6
 800661a:	1ac0      	subs	r0, r0, r3
 800661c:	6963      	ldr	r3, [r4, #20]
 800661e:	4637      	mov	r7, r6
 8006620:	4283      	cmp	r3, r0
 8006622:	dc04      	bgt.n	800662e <__swbuf_r+0x42>
 8006624:	4621      	mov	r1, r4
 8006626:	4628      	mov	r0, r5
 8006628:	f000 f938 	bl	800689c <_fflush_r>
 800662c:	bb30      	cbnz	r0, 800667c <__swbuf_r+0x90>
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	3001      	adds	r0, #1
 8006632:	3b01      	subs	r3, #1
 8006634:	60a3      	str	r3, [r4, #8]
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	6022      	str	r2, [r4, #0]
 800663c:	701e      	strb	r6, [r3, #0]
 800663e:	6963      	ldr	r3, [r4, #20]
 8006640:	4283      	cmp	r3, r0
 8006642:	d004      	beq.n	800664e <__swbuf_r+0x62>
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d506      	bpl.n	8006658 <__swbuf_r+0x6c>
 800664a:	2e0a      	cmp	r6, #10
 800664c:	d104      	bne.n	8006658 <__swbuf_r+0x6c>
 800664e:	4621      	mov	r1, r4
 8006650:	4628      	mov	r0, r5
 8006652:	f000 f923 	bl	800689c <_fflush_r>
 8006656:	b988      	cbnz	r0, 800667c <__swbuf_r+0x90>
 8006658:	4638      	mov	r0, r7
 800665a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800665c:	4b0a      	ldr	r3, [pc, #40]	; (8006688 <__swbuf_r+0x9c>)
 800665e:	429c      	cmp	r4, r3
 8006660:	d101      	bne.n	8006666 <__swbuf_r+0x7a>
 8006662:	68ac      	ldr	r4, [r5, #8]
 8006664:	e7cf      	b.n	8006606 <__swbuf_r+0x1a>
 8006666:	4b09      	ldr	r3, [pc, #36]	; (800668c <__swbuf_r+0xa0>)
 8006668:	429c      	cmp	r4, r3
 800666a:	bf08      	it	eq
 800666c:	68ec      	ldreq	r4, [r5, #12]
 800666e:	e7ca      	b.n	8006606 <__swbuf_r+0x1a>
 8006670:	4621      	mov	r1, r4
 8006672:	4628      	mov	r0, r5
 8006674:	f000 f81a 	bl	80066ac <__swsetup_r>
 8006678:	2800      	cmp	r0, #0
 800667a:	d0cb      	beq.n	8006614 <__swbuf_r+0x28>
 800667c:	f04f 37ff 	mov.w	r7, #4294967295
 8006680:	e7ea      	b.n	8006658 <__swbuf_r+0x6c>
 8006682:	bf00      	nop
 8006684:	08007284 	.word	0x08007284
 8006688:	080072a4 	.word	0x080072a4
 800668c:	08007264 	.word	0x08007264

08006690 <__ascii_wctomb>:
 8006690:	4603      	mov	r3, r0
 8006692:	4608      	mov	r0, r1
 8006694:	b141      	cbz	r1, 80066a8 <__ascii_wctomb+0x18>
 8006696:	2aff      	cmp	r2, #255	; 0xff
 8006698:	d904      	bls.n	80066a4 <__ascii_wctomb+0x14>
 800669a:	228a      	movs	r2, #138	; 0x8a
 800669c:	f04f 30ff 	mov.w	r0, #4294967295
 80066a0:	601a      	str	r2, [r3, #0]
 80066a2:	4770      	bx	lr
 80066a4:	2001      	movs	r0, #1
 80066a6:	700a      	strb	r2, [r1, #0]
 80066a8:	4770      	bx	lr
	...

080066ac <__swsetup_r>:
 80066ac:	4b32      	ldr	r3, [pc, #200]	; (8006778 <__swsetup_r+0xcc>)
 80066ae:	b570      	push	{r4, r5, r6, lr}
 80066b0:	681d      	ldr	r5, [r3, #0]
 80066b2:	4606      	mov	r6, r0
 80066b4:	460c      	mov	r4, r1
 80066b6:	b125      	cbz	r5, 80066c2 <__swsetup_r+0x16>
 80066b8:	69ab      	ldr	r3, [r5, #24]
 80066ba:	b913      	cbnz	r3, 80066c2 <__swsetup_r+0x16>
 80066bc:	4628      	mov	r0, r5
 80066be:	f000 f981 	bl	80069c4 <__sinit>
 80066c2:	4b2e      	ldr	r3, [pc, #184]	; (800677c <__swsetup_r+0xd0>)
 80066c4:	429c      	cmp	r4, r3
 80066c6:	d10f      	bne.n	80066e8 <__swsetup_r+0x3c>
 80066c8:	686c      	ldr	r4, [r5, #4]
 80066ca:	89a3      	ldrh	r3, [r4, #12]
 80066cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066d0:	0719      	lsls	r1, r3, #28
 80066d2:	d42c      	bmi.n	800672e <__swsetup_r+0x82>
 80066d4:	06dd      	lsls	r5, r3, #27
 80066d6:	d411      	bmi.n	80066fc <__swsetup_r+0x50>
 80066d8:	2309      	movs	r3, #9
 80066da:	6033      	str	r3, [r6, #0]
 80066dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066e0:	f04f 30ff 	mov.w	r0, #4294967295
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	e03e      	b.n	8006766 <__swsetup_r+0xba>
 80066e8:	4b25      	ldr	r3, [pc, #148]	; (8006780 <__swsetup_r+0xd4>)
 80066ea:	429c      	cmp	r4, r3
 80066ec:	d101      	bne.n	80066f2 <__swsetup_r+0x46>
 80066ee:	68ac      	ldr	r4, [r5, #8]
 80066f0:	e7eb      	b.n	80066ca <__swsetup_r+0x1e>
 80066f2:	4b24      	ldr	r3, [pc, #144]	; (8006784 <__swsetup_r+0xd8>)
 80066f4:	429c      	cmp	r4, r3
 80066f6:	bf08      	it	eq
 80066f8:	68ec      	ldreq	r4, [r5, #12]
 80066fa:	e7e6      	b.n	80066ca <__swsetup_r+0x1e>
 80066fc:	0758      	lsls	r0, r3, #29
 80066fe:	d512      	bpl.n	8006726 <__swsetup_r+0x7a>
 8006700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006702:	b141      	cbz	r1, 8006716 <__swsetup_r+0x6a>
 8006704:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006708:	4299      	cmp	r1, r3
 800670a:	d002      	beq.n	8006712 <__swsetup_r+0x66>
 800670c:	4630      	mov	r0, r6
 800670e:	f7ff fb37 	bl	8005d80 <_free_r>
 8006712:	2300      	movs	r3, #0
 8006714:	6363      	str	r3, [r4, #52]	; 0x34
 8006716:	89a3      	ldrh	r3, [r4, #12]
 8006718:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	2300      	movs	r3, #0
 8006720:	6063      	str	r3, [r4, #4]
 8006722:	6923      	ldr	r3, [r4, #16]
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	f043 0308 	orr.w	r3, r3, #8
 800672c:	81a3      	strh	r3, [r4, #12]
 800672e:	6923      	ldr	r3, [r4, #16]
 8006730:	b94b      	cbnz	r3, 8006746 <__swsetup_r+0x9a>
 8006732:	89a3      	ldrh	r3, [r4, #12]
 8006734:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800673c:	d003      	beq.n	8006746 <__swsetup_r+0x9a>
 800673e:	4621      	mov	r1, r4
 8006740:	4630      	mov	r0, r6
 8006742:	f000 fa05 	bl	8006b50 <__smakebuf_r>
 8006746:	89a0      	ldrh	r0, [r4, #12]
 8006748:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800674c:	f010 0301 	ands.w	r3, r0, #1
 8006750:	d00a      	beq.n	8006768 <__swsetup_r+0xbc>
 8006752:	2300      	movs	r3, #0
 8006754:	60a3      	str	r3, [r4, #8]
 8006756:	6963      	ldr	r3, [r4, #20]
 8006758:	425b      	negs	r3, r3
 800675a:	61a3      	str	r3, [r4, #24]
 800675c:	6923      	ldr	r3, [r4, #16]
 800675e:	b943      	cbnz	r3, 8006772 <__swsetup_r+0xc6>
 8006760:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006764:	d1ba      	bne.n	80066dc <__swsetup_r+0x30>
 8006766:	bd70      	pop	{r4, r5, r6, pc}
 8006768:	0781      	lsls	r1, r0, #30
 800676a:	bf58      	it	pl
 800676c:	6963      	ldrpl	r3, [r4, #20]
 800676e:	60a3      	str	r3, [r4, #8]
 8006770:	e7f4      	b.n	800675c <__swsetup_r+0xb0>
 8006772:	2000      	movs	r0, #0
 8006774:	e7f7      	b.n	8006766 <__swsetup_r+0xba>
 8006776:	bf00      	nop
 8006778:	2000000c 	.word	0x2000000c
 800677c:	08007284 	.word	0x08007284
 8006780:	080072a4 	.word	0x080072a4
 8006784:	08007264 	.word	0x08007264

08006788 <abort>:
 8006788:	2006      	movs	r0, #6
 800678a:	b508      	push	{r3, lr}
 800678c:	f000 fa50 	bl	8006c30 <raise>
 8006790:	2001      	movs	r0, #1
 8006792:	f7fb fa0e 	bl	8001bb2 <_exit>
	...

08006798 <__sflush_r>:
 8006798:	898a      	ldrh	r2, [r1, #12]
 800679a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800679c:	4605      	mov	r5, r0
 800679e:	0710      	lsls	r0, r2, #28
 80067a0:	460c      	mov	r4, r1
 80067a2:	d457      	bmi.n	8006854 <__sflush_r+0xbc>
 80067a4:	684b      	ldr	r3, [r1, #4]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	dc04      	bgt.n	80067b4 <__sflush_r+0x1c>
 80067aa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dc01      	bgt.n	80067b4 <__sflush_r+0x1c>
 80067b0:	2000      	movs	r0, #0
 80067b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067b6:	2e00      	cmp	r6, #0
 80067b8:	d0fa      	beq.n	80067b0 <__sflush_r+0x18>
 80067ba:	2300      	movs	r3, #0
 80067bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067c0:	682f      	ldr	r7, [r5, #0]
 80067c2:	602b      	str	r3, [r5, #0]
 80067c4:	d032      	beq.n	800682c <__sflush_r+0x94>
 80067c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	075a      	lsls	r2, r3, #29
 80067cc:	d505      	bpl.n	80067da <__sflush_r+0x42>
 80067ce:	6863      	ldr	r3, [r4, #4]
 80067d0:	1ac0      	subs	r0, r0, r3
 80067d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067d4:	b10b      	cbz	r3, 80067da <__sflush_r+0x42>
 80067d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067d8:	1ac0      	subs	r0, r0, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	4602      	mov	r2, r0
 80067de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067e0:	4628      	mov	r0, r5
 80067e2:	6a21      	ldr	r1, [r4, #32]
 80067e4:	47b0      	blx	r6
 80067e6:	1c43      	adds	r3, r0, #1
 80067e8:	89a3      	ldrh	r3, [r4, #12]
 80067ea:	d106      	bne.n	80067fa <__sflush_r+0x62>
 80067ec:	6829      	ldr	r1, [r5, #0]
 80067ee:	291d      	cmp	r1, #29
 80067f0:	d82c      	bhi.n	800684c <__sflush_r+0xb4>
 80067f2:	4a29      	ldr	r2, [pc, #164]	; (8006898 <__sflush_r+0x100>)
 80067f4:	40ca      	lsrs	r2, r1
 80067f6:	07d6      	lsls	r6, r2, #31
 80067f8:	d528      	bpl.n	800684c <__sflush_r+0xb4>
 80067fa:	2200      	movs	r2, #0
 80067fc:	6062      	str	r2, [r4, #4]
 80067fe:	6922      	ldr	r2, [r4, #16]
 8006800:	04d9      	lsls	r1, r3, #19
 8006802:	6022      	str	r2, [r4, #0]
 8006804:	d504      	bpl.n	8006810 <__sflush_r+0x78>
 8006806:	1c42      	adds	r2, r0, #1
 8006808:	d101      	bne.n	800680e <__sflush_r+0x76>
 800680a:	682b      	ldr	r3, [r5, #0]
 800680c:	b903      	cbnz	r3, 8006810 <__sflush_r+0x78>
 800680e:	6560      	str	r0, [r4, #84]	; 0x54
 8006810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006812:	602f      	str	r7, [r5, #0]
 8006814:	2900      	cmp	r1, #0
 8006816:	d0cb      	beq.n	80067b0 <__sflush_r+0x18>
 8006818:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800681c:	4299      	cmp	r1, r3
 800681e:	d002      	beq.n	8006826 <__sflush_r+0x8e>
 8006820:	4628      	mov	r0, r5
 8006822:	f7ff faad 	bl	8005d80 <_free_r>
 8006826:	2000      	movs	r0, #0
 8006828:	6360      	str	r0, [r4, #52]	; 0x34
 800682a:	e7c2      	b.n	80067b2 <__sflush_r+0x1a>
 800682c:	6a21      	ldr	r1, [r4, #32]
 800682e:	2301      	movs	r3, #1
 8006830:	4628      	mov	r0, r5
 8006832:	47b0      	blx	r6
 8006834:	1c41      	adds	r1, r0, #1
 8006836:	d1c7      	bne.n	80067c8 <__sflush_r+0x30>
 8006838:	682b      	ldr	r3, [r5, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d0c4      	beq.n	80067c8 <__sflush_r+0x30>
 800683e:	2b1d      	cmp	r3, #29
 8006840:	d001      	beq.n	8006846 <__sflush_r+0xae>
 8006842:	2b16      	cmp	r3, #22
 8006844:	d101      	bne.n	800684a <__sflush_r+0xb2>
 8006846:	602f      	str	r7, [r5, #0]
 8006848:	e7b2      	b.n	80067b0 <__sflush_r+0x18>
 800684a:	89a3      	ldrh	r3, [r4, #12]
 800684c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006850:	81a3      	strh	r3, [r4, #12]
 8006852:	e7ae      	b.n	80067b2 <__sflush_r+0x1a>
 8006854:	690f      	ldr	r7, [r1, #16]
 8006856:	2f00      	cmp	r7, #0
 8006858:	d0aa      	beq.n	80067b0 <__sflush_r+0x18>
 800685a:	0793      	lsls	r3, r2, #30
 800685c:	bf18      	it	ne
 800685e:	2300      	movne	r3, #0
 8006860:	680e      	ldr	r6, [r1, #0]
 8006862:	bf08      	it	eq
 8006864:	694b      	ldreq	r3, [r1, #20]
 8006866:	1bf6      	subs	r6, r6, r7
 8006868:	600f      	str	r7, [r1, #0]
 800686a:	608b      	str	r3, [r1, #8]
 800686c:	2e00      	cmp	r6, #0
 800686e:	dd9f      	ble.n	80067b0 <__sflush_r+0x18>
 8006870:	4633      	mov	r3, r6
 8006872:	463a      	mov	r2, r7
 8006874:	4628      	mov	r0, r5
 8006876:	6a21      	ldr	r1, [r4, #32]
 8006878:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800687c:	47e0      	blx	ip
 800687e:	2800      	cmp	r0, #0
 8006880:	dc06      	bgt.n	8006890 <__sflush_r+0xf8>
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	f04f 30ff 	mov.w	r0, #4294967295
 8006888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800688c:	81a3      	strh	r3, [r4, #12]
 800688e:	e790      	b.n	80067b2 <__sflush_r+0x1a>
 8006890:	4407      	add	r7, r0
 8006892:	1a36      	subs	r6, r6, r0
 8006894:	e7ea      	b.n	800686c <__sflush_r+0xd4>
 8006896:	bf00      	nop
 8006898:	20400001 	.word	0x20400001

0800689c <_fflush_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	690b      	ldr	r3, [r1, #16]
 80068a0:	4605      	mov	r5, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	b913      	cbnz	r3, 80068ac <_fflush_r+0x10>
 80068a6:	2500      	movs	r5, #0
 80068a8:	4628      	mov	r0, r5
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	b118      	cbz	r0, 80068b6 <_fflush_r+0x1a>
 80068ae:	6983      	ldr	r3, [r0, #24]
 80068b0:	b90b      	cbnz	r3, 80068b6 <_fflush_r+0x1a>
 80068b2:	f000 f887 	bl	80069c4 <__sinit>
 80068b6:	4b14      	ldr	r3, [pc, #80]	; (8006908 <_fflush_r+0x6c>)
 80068b8:	429c      	cmp	r4, r3
 80068ba:	d11b      	bne.n	80068f4 <_fflush_r+0x58>
 80068bc:	686c      	ldr	r4, [r5, #4]
 80068be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d0ef      	beq.n	80068a6 <_fflush_r+0xa>
 80068c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80068c8:	07d0      	lsls	r0, r2, #31
 80068ca:	d404      	bmi.n	80068d6 <_fflush_r+0x3a>
 80068cc:	0599      	lsls	r1, r3, #22
 80068ce:	d402      	bmi.n	80068d6 <_fflush_r+0x3a>
 80068d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068d2:	f000 f915 	bl	8006b00 <__retarget_lock_acquire_recursive>
 80068d6:	4628      	mov	r0, r5
 80068d8:	4621      	mov	r1, r4
 80068da:	f7ff ff5d 	bl	8006798 <__sflush_r>
 80068de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80068e0:	4605      	mov	r5, r0
 80068e2:	07da      	lsls	r2, r3, #31
 80068e4:	d4e0      	bmi.n	80068a8 <_fflush_r+0xc>
 80068e6:	89a3      	ldrh	r3, [r4, #12]
 80068e8:	059b      	lsls	r3, r3, #22
 80068ea:	d4dd      	bmi.n	80068a8 <_fflush_r+0xc>
 80068ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068ee:	f000 f908 	bl	8006b02 <__retarget_lock_release_recursive>
 80068f2:	e7d9      	b.n	80068a8 <_fflush_r+0xc>
 80068f4:	4b05      	ldr	r3, [pc, #20]	; (800690c <_fflush_r+0x70>)
 80068f6:	429c      	cmp	r4, r3
 80068f8:	d101      	bne.n	80068fe <_fflush_r+0x62>
 80068fa:	68ac      	ldr	r4, [r5, #8]
 80068fc:	e7df      	b.n	80068be <_fflush_r+0x22>
 80068fe:	4b04      	ldr	r3, [pc, #16]	; (8006910 <_fflush_r+0x74>)
 8006900:	429c      	cmp	r4, r3
 8006902:	bf08      	it	eq
 8006904:	68ec      	ldreq	r4, [r5, #12]
 8006906:	e7da      	b.n	80068be <_fflush_r+0x22>
 8006908:	08007284 	.word	0x08007284
 800690c:	080072a4 	.word	0x080072a4
 8006910:	08007264 	.word	0x08007264

08006914 <std>:
 8006914:	2300      	movs	r3, #0
 8006916:	b510      	push	{r4, lr}
 8006918:	4604      	mov	r4, r0
 800691a:	e9c0 3300 	strd	r3, r3, [r0]
 800691e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006922:	6083      	str	r3, [r0, #8]
 8006924:	8181      	strh	r1, [r0, #12]
 8006926:	6643      	str	r3, [r0, #100]	; 0x64
 8006928:	81c2      	strh	r2, [r0, #14]
 800692a:	6183      	str	r3, [r0, #24]
 800692c:	4619      	mov	r1, r3
 800692e:	2208      	movs	r2, #8
 8006930:	305c      	adds	r0, #92	; 0x5c
 8006932:	f7fd fb65 	bl	8004000 <memset>
 8006936:	4b05      	ldr	r3, [pc, #20]	; (800694c <std+0x38>)
 8006938:	6224      	str	r4, [r4, #32]
 800693a:	6263      	str	r3, [r4, #36]	; 0x24
 800693c:	4b04      	ldr	r3, [pc, #16]	; (8006950 <std+0x3c>)
 800693e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006940:	4b04      	ldr	r3, [pc, #16]	; (8006954 <std+0x40>)
 8006942:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006944:	4b04      	ldr	r3, [pc, #16]	; (8006958 <std+0x44>)
 8006946:	6323      	str	r3, [r4, #48]	; 0x30
 8006948:	bd10      	pop	{r4, pc}
 800694a:	bf00      	nop
 800694c:	08006c69 	.word	0x08006c69
 8006950:	08006c8b 	.word	0x08006c8b
 8006954:	08006cc3 	.word	0x08006cc3
 8006958:	08006ce7 	.word	0x08006ce7

0800695c <_cleanup_r>:
 800695c:	4901      	ldr	r1, [pc, #4]	; (8006964 <_cleanup_r+0x8>)
 800695e:	f000 b8af 	b.w	8006ac0 <_fwalk_reent>
 8006962:	bf00      	nop
 8006964:	0800689d 	.word	0x0800689d

08006968 <__sfmoreglue>:
 8006968:	2268      	movs	r2, #104	; 0x68
 800696a:	b570      	push	{r4, r5, r6, lr}
 800696c:	1e4d      	subs	r5, r1, #1
 800696e:	4355      	muls	r5, r2
 8006970:	460e      	mov	r6, r1
 8006972:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006976:	f7ff fa6b 	bl	8005e50 <_malloc_r>
 800697a:	4604      	mov	r4, r0
 800697c:	b140      	cbz	r0, 8006990 <__sfmoreglue+0x28>
 800697e:	2100      	movs	r1, #0
 8006980:	e9c0 1600 	strd	r1, r6, [r0]
 8006984:	300c      	adds	r0, #12
 8006986:	60a0      	str	r0, [r4, #8]
 8006988:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800698c:	f7fd fb38 	bl	8004000 <memset>
 8006990:	4620      	mov	r0, r4
 8006992:	bd70      	pop	{r4, r5, r6, pc}

08006994 <__sfp_lock_acquire>:
 8006994:	4801      	ldr	r0, [pc, #4]	; (800699c <__sfp_lock_acquire+0x8>)
 8006996:	f000 b8b3 	b.w	8006b00 <__retarget_lock_acquire_recursive>
 800699a:	bf00      	nop
 800699c:	200002c9 	.word	0x200002c9

080069a0 <__sfp_lock_release>:
 80069a0:	4801      	ldr	r0, [pc, #4]	; (80069a8 <__sfp_lock_release+0x8>)
 80069a2:	f000 b8ae 	b.w	8006b02 <__retarget_lock_release_recursive>
 80069a6:	bf00      	nop
 80069a8:	200002c9 	.word	0x200002c9

080069ac <__sinit_lock_acquire>:
 80069ac:	4801      	ldr	r0, [pc, #4]	; (80069b4 <__sinit_lock_acquire+0x8>)
 80069ae:	f000 b8a7 	b.w	8006b00 <__retarget_lock_acquire_recursive>
 80069b2:	bf00      	nop
 80069b4:	200002ca 	.word	0x200002ca

080069b8 <__sinit_lock_release>:
 80069b8:	4801      	ldr	r0, [pc, #4]	; (80069c0 <__sinit_lock_release+0x8>)
 80069ba:	f000 b8a2 	b.w	8006b02 <__retarget_lock_release_recursive>
 80069be:	bf00      	nop
 80069c0:	200002ca 	.word	0x200002ca

080069c4 <__sinit>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	4604      	mov	r4, r0
 80069c8:	f7ff fff0 	bl	80069ac <__sinit_lock_acquire>
 80069cc:	69a3      	ldr	r3, [r4, #24]
 80069ce:	b11b      	cbz	r3, 80069d8 <__sinit+0x14>
 80069d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069d4:	f7ff bff0 	b.w	80069b8 <__sinit_lock_release>
 80069d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80069dc:	6523      	str	r3, [r4, #80]	; 0x50
 80069de:	4b13      	ldr	r3, [pc, #76]	; (8006a2c <__sinit+0x68>)
 80069e0:	4a13      	ldr	r2, [pc, #76]	; (8006a30 <__sinit+0x6c>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80069e6:	42a3      	cmp	r3, r4
 80069e8:	bf08      	it	eq
 80069ea:	2301      	moveq	r3, #1
 80069ec:	4620      	mov	r0, r4
 80069ee:	bf08      	it	eq
 80069f0:	61a3      	streq	r3, [r4, #24]
 80069f2:	f000 f81f 	bl	8006a34 <__sfp>
 80069f6:	6060      	str	r0, [r4, #4]
 80069f8:	4620      	mov	r0, r4
 80069fa:	f000 f81b 	bl	8006a34 <__sfp>
 80069fe:	60a0      	str	r0, [r4, #8]
 8006a00:	4620      	mov	r0, r4
 8006a02:	f000 f817 	bl	8006a34 <__sfp>
 8006a06:	2200      	movs	r2, #0
 8006a08:	2104      	movs	r1, #4
 8006a0a:	60e0      	str	r0, [r4, #12]
 8006a0c:	6860      	ldr	r0, [r4, #4]
 8006a0e:	f7ff ff81 	bl	8006914 <std>
 8006a12:	2201      	movs	r2, #1
 8006a14:	2109      	movs	r1, #9
 8006a16:	68a0      	ldr	r0, [r4, #8]
 8006a18:	f7ff ff7c 	bl	8006914 <std>
 8006a1c:	2202      	movs	r2, #2
 8006a1e:	2112      	movs	r1, #18
 8006a20:	68e0      	ldr	r0, [r4, #12]
 8006a22:	f7ff ff77 	bl	8006914 <std>
 8006a26:	2301      	movs	r3, #1
 8006a28:	61a3      	str	r3, [r4, #24]
 8006a2a:	e7d1      	b.n	80069d0 <__sinit+0xc>
 8006a2c:	08006eec 	.word	0x08006eec
 8006a30:	0800695d 	.word	0x0800695d

08006a34 <__sfp>:
 8006a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a36:	4607      	mov	r7, r0
 8006a38:	f7ff ffac 	bl	8006994 <__sfp_lock_acquire>
 8006a3c:	4b1e      	ldr	r3, [pc, #120]	; (8006ab8 <__sfp+0x84>)
 8006a3e:	681e      	ldr	r6, [r3, #0]
 8006a40:	69b3      	ldr	r3, [r6, #24]
 8006a42:	b913      	cbnz	r3, 8006a4a <__sfp+0x16>
 8006a44:	4630      	mov	r0, r6
 8006a46:	f7ff ffbd 	bl	80069c4 <__sinit>
 8006a4a:	3648      	adds	r6, #72	; 0x48
 8006a4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a50:	3b01      	subs	r3, #1
 8006a52:	d503      	bpl.n	8006a5c <__sfp+0x28>
 8006a54:	6833      	ldr	r3, [r6, #0]
 8006a56:	b30b      	cbz	r3, 8006a9c <__sfp+0x68>
 8006a58:	6836      	ldr	r6, [r6, #0]
 8006a5a:	e7f7      	b.n	8006a4c <__sfp+0x18>
 8006a5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a60:	b9d5      	cbnz	r5, 8006a98 <__sfp+0x64>
 8006a62:	4b16      	ldr	r3, [pc, #88]	; (8006abc <__sfp+0x88>)
 8006a64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a68:	60e3      	str	r3, [r4, #12]
 8006a6a:	6665      	str	r5, [r4, #100]	; 0x64
 8006a6c:	f000 f847 	bl	8006afe <__retarget_lock_init_recursive>
 8006a70:	f7ff ff96 	bl	80069a0 <__sfp_lock_release>
 8006a74:	2208      	movs	r2, #8
 8006a76:	4629      	mov	r1, r5
 8006a78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006a7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006a80:	6025      	str	r5, [r4, #0]
 8006a82:	61a5      	str	r5, [r4, #24]
 8006a84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a88:	f7fd faba 	bl	8004000 <memset>
 8006a8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a94:	4620      	mov	r0, r4
 8006a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a98:	3468      	adds	r4, #104	; 0x68
 8006a9a:	e7d9      	b.n	8006a50 <__sfp+0x1c>
 8006a9c:	2104      	movs	r1, #4
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	f7ff ff62 	bl	8006968 <__sfmoreglue>
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	6030      	str	r0, [r6, #0]
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d1d5      	bne.n	8006a58 <__sfp+0x24>
 8006aac:	f7ff ff78 	bl	80069a0 <__sfp_lock_release>
 8006ab0:	230c      	movs	r3, #12
 8006ab2:	603b      	str	r3, [r7, #0]
 8006ab4:	e7ee      	b.n	8006a94 <__sfp+0x60>
 8006ab6:	bf00      	nop
 8006ab8:	08006eec 	.word	0x08006eec
 8006abc:	ffff0001 	.word	0xffff0001

08006ac0 <_fwalk_reent>:
 8006ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ac4:	4606      	mov	r6, r0
 8006ac6:	4688      	mov	r8, r1
 8006ac8:	2700      	movs	r7, #0
 8006aca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006ace:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ad2:	f1b9 0901 	subs.w	r9, r9, #1
 8006ad6:	d505      	bpl.n	8006ae4 <_fwalk_reent+0x24>
 8006ad8:	6824      	ldr	r4, [r4, #0]
 8006ada:	2c00      	cmp	r4, #0
 8006adc:	d1f7      	bne.n	8006ace <_fwalk_reent+0xe>
 8006ade:	4638      	mov	r0, r7
 8006ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ae4:	89ab      	ldrh	r3, [r5, #12]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d907      	bls.n	8006afa <_fwalk_reent+0x3a>
 8006aea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006aee:	3301      	adds	r3, #1
 8006af0:	d003      	beq.n	8006afa <_fwalk_reent+0x3a>
 8006af2:	4629      	mov	r1, r5
 8006af4:	4630      	mov	r0, r6
 8006af6:	47c0      	blx	r8
 8006af8:	4307      	orrs	r7, r0
 8006afa:	3568      	adds	r5, #104	; 0x68
 8006afc:	e7e9      	b.n	8006ad2 <_fwalk_reent+0x12>

08006afe <__retarget_lock_init_recursive>:
 8006afe:	4770      	bx	lr

08006b00 <__retarget_lock_acquire_recursive>:
 8006b00:	4770      	bx	lr

08006b02 <__retarget_lock_release_recursive>:
 8006b02:	4770      	bx	lr

08006b04 <__swhatbuf_r>:
 8006b04:	b570      	push	{r4, r5, r6, lr}
 8006b06:	460e      	mov	r6, r1
 8006b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b0c:	4614      	mov	r4, r2
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	461d      	mov	r5, r3
 8006b12:	b096      	sub	sp, #88	; 0x58
 8006b14:	da08      	bge.n	8006b28 <__swhatbuf_r+0x24>
 8006b16:	2200      	movs	r2, #0
 8006b18:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006b1c:	602a      	str	r2, [r5, #0]
 8006b1e:	061a      	lsls	r2, r3, #24
 8006b20:	d410      	bmi.n	8006b44 <__swhatbuf_r+0x40>
 8006b22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b26:	e00e      	b.n	8006b46 <__swhatbuf_r+0x42>
 8006b28:	466a      	mov	r2, sp
 8006b2a:	f000 f903 	bl	8006d34 <_fstat_r>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	dbf1      	blt.n	8006b16 <__swhatbuf_r+0x12>
 8006b32:	9a01      	ldr	r2, [sp, #4]
 8006b34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006b38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006b3c:	425a      	negs	r2, r3
 8006b3e:	415a      	adcs	r2, r3
 8006b40:	602a      	str	r2, [r5, #0]
 8006b42:	e7ee      	b.n	8006b22 <__swhatbuf_r+0x1e>
 8006b44:	2340      	movs	r3, #64	; 0x40
 8006b46:	2000      	movs	r0, #0
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	b016      	add	sp, #88	; 0x58
 8006b4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b50 <__smakebuf_r>:
 8006b50:	898b      	ldrh	r3, [r1, #12]
 8006b52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b54:	079d      	lsls	r5, r3, #30
 8006b56:	4606      	mov	r6, r0
 8006b58:	460c      	mov	r4, r1
 8006b5a:	d507      	bpl.n	8006b6c <__smakebuf_r+0x1c>
 8006b5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b60:	6023      	str	r3, [r4, #0]
 8006b62:	6123      	str	r3, [r4, #16]
 8006b64:	2301      	movs	r3, #1
 8006b66:	6163      	str	r3, [r4, #20]
 8006b68:	b002      	add	sp, #8
 8006b6a:	bd70      	pop	{r4, r5, r6, pc}
 8006b6c:	466a      	mov	r2, sp
 8006b6e:	ab01      	add	r3, sp, #4
 8006b70:	f7ff ffc8 	bl	8006b04 <__swhatbuf_r>
 8006b74:	9900      	ldr	r1, [sp, #0]
 8006b76:	4605      	mov	r5, r0
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f7ff f969 	bl	8005e50 <_malloc_r>
 8006b7e:	b948      	cbnz	r0, 8006b94 <__smakebuf_r+0x44>
 8006b80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b84:	059a      	lsls	r2, r3, #22
 8006b86:	d4ef      	bmi.n	8006b68 <__smakebuf_r+0x18>
 8006b88:	f023 0303 	bic.w	r3, r3, #3
 8006b8c:	f043 0302 	orr.w	r3, r3, #2
 8006b90:	81a3      	strh	r3, [r4, #12]
 8006b92:	e7e3      	b.n	8006b5c <__smakebuf_r+0xc>
 8006b94:	4b0d      	ldr	r3, [pc, #52]	; (8006bcc <__smakebuf_r+0x7c>)
 8006b96:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b98:	89a3      	ldrh	r3, [r4, #12]
 8006b9a:	6020      	str	r0, [r4, #0]
 8006b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ba0:	81a3      	strh	r3, [r4, #12]
 8006ba2:	9b00      	ldr	r3, [sp, #0]
 8006ba4:	6120      	str	r0, [r4, #16]
 8006ba6:	6163      	str	r3, [r4, #20]
 8006ba8:	9b01      	ldr	r3, [sp, #4]
 8006baa:	b15b      	cbz	r3, 8006bc4 <__smakebuf_r+0x74>
 8006bac:	4630      	mov	r0, r6
 8006bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bb2:	f000 f8d1 	bl	8006d58 <_isatty_r>
 8006bb6:	b128      	cbz	r0, 8006bc4 <__smakebuf_r+0x74>
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	f023 0303 	bic.w	r3, r3, #3
 8006bbe:	f043 0301 	orr.w	r3, r3, #1
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	89a0      	ldrh	r0, [r4, #12]
 8006bc6:	4305      	orrs	r5, r0
 8006bc8:	81a5      	strh	r5, [r4, #12]
 8006bca:	e7cd      	b.n	8006b68 <__smakebuf_r+0x18>
 8006bcc:	0800695d 	.word	0x0800695d

08006bd0 <_malloc_usable_size_r>:
 8006bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bd4:	1f18      	subs	r0, r3, #4
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	bfbc      	itt	lt
 8006bda:	580b      	ldrlt	r3, [r1, r0]
 8006bdc:	18c0      	addlt	r0, r0, r3
 8006bde:	4770      	bx	lr

08006be0 <_raise_r>:
 8006be0:	291f      	cmp	r1, #31
 8006be2:	b538      	push	{r3, r4, r5, lr}
 8006be4:	4604      	mov	r4, r0
 8006be6:	460d      	mov	r5, r1
 8006be8:	d904      	bls.n	8006bf4 <_raise_r+0x14>
 8006bea:	2316      	movs	r3, #22
 8006bec:	6003      	str	r3, [r0, #0]
 8006bee:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf2:	bd38      	pop	{r3, r4, r5, pc}
 8006bf4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bf6:	b112      	cbz	r2, 8006bfe <_raise_r+0x1e>
 8006bf8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bfc:	b94b      	cbnz	r3, 8006c12 <_raise_r+0x32>
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f000 f830 	bl	8006c64 <_getpid_r>
 8006c04:	462a      	mov	r2, r5
 8006c06:	4601      	mov	r1, r0
 8006c08:	4620      	mov	r0, r4
 8006c0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c0e:	f000 b817 	b.w	8006c40 <_kill_r>
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d00a      	beq.n	8006c2c <_raise_r+0x4c>
 8006c16:	1c59      	adds	r1, r3, #1
 8006c18:	d103      	bne.n	8006c22 <_raise_r+0x42>
 8006c1a:	2316      	movs	r3, #22
 8006c1c:	6003      	str	r3, [r0, #0]
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7e7      	b.n	8006bf2 <_raise_r+0x12>
 8006c22:	2400      	movs	r4, #0
 8006c24:	4628      	mov	r0, r5
 8006c26:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c2a:	4798      	blx	r3
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	e7e0      	b.n	8006bf2 <_raise_r+0x12>

08006c30 <raise>:
 8006c30:	4b02      	ldr	r3, [pc, #8]	; (8006c3c <raise+0xc>)
 8006c32:	4601      	mov	r1, r0
 8006c34:	6818      	ldr	r0, [r3, #0]
 8006c36:	f7ff bfd3 	b.w	8006be0 <_raise_r>
 8006c3a:	bf00      	nop
 8006c3c:	2000000c 	.word	0x2000000c

08006c40 <_kill_r>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	2300      	movs	r3, #0
 8006c44:	4d06      	ldr	r5, [pc, #24]	; (8006c60 <_kill_r+0x20>)
 8006c46:	4604      	mov	r4, r0
 8006c48:	4608      	mov	r0, r1
 8006c4a:	4611      	mov	r1, r2
 8006c4c:	602b      	str	r3, [r5, #0]
 8006c4e:	f7fa ffa0 	bl	8001b92 <_kill>
 8006c52:	1c43      	adds	r3, r0, #1
 8006c54:	d102      	bne.n	8006c5c <_kill_r+0x1c>
 8006c56:	682b      	ldr	r3, [r5, #0]
 8006c58:	b103      	cbz	r3, 8006c5c <_kill_r+0x1c>
 8006c5a:	6023      	str	r3, [r4, #0]
 8006c5c:	bd38      	pop	{r3, r4, r5, pc}
 8006c5e:	bf00      	nop
 8006c60:	200002c4 	.word	0x200002c4

08006c64 <_getpid_r>:
 8006c64:	f7fa bf8e 	b.w	8001b84 <_getpid>

08006c68 <__sread>:
 8006c68:	b510      	push	{r4, lr}
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c70:	f000 f894 	bl	8006d9c <_read_r>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	bfab      	itete	ge
 8006c78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c7c:	181b      	addge	r3, r3, r0
 8006c7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c82:	bfac      	ite	ge
 8006c84:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c86:	81a3      	strhlt	r3, [r4, #12]
 8006c88:	bd10      	pop	{r4, pc}

08006c8a <__swrite>:
 8006c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8e:	461f      	mov	r7, r3
 8006c90:	898b      	ldrh	r3, [r1, #12]
 8006c92:	4605      	mov	r5, r0
 8006c94:	05db      	lsls	r3, r3, #23
 8006c96:	460c      	mov	r4, r1
 8006c98:	4616      	mov	r6, r2
 8006c9a:	d505      	bpl.n	8006ca8 <__swrite+0x1e>
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ca4:	f000 f868 	bl	8006d78 <_lseek_r>
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	4632      	mov	r2, r6
 8006cac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cb0:	81a3      	strh	r3, [r4, #12]
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	463b      	mov	r3, r7
 8006cb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cbe:	f000 b817 	b.w	8006cf0 <_write_r>

08006cc2 <__sseek>:
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	460c      	mov	r4, r1
 8006cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cca:	f000 f855 	bl	8006d78 <_lseek_r>
 8006cce:	1c43      	adds	r3, r0, #1
 8006cd0:	89a3      	ldrh	r3, [r4, #12]
 8006cd2:	bf15      	itete	ne
 8006cd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cde:	81a3      	strheq	r3, [r4, #12]
 8006ce0:	bf18      	it	ne
 8006ce2:	81a3      	strhne	r3, [r4, #12]
 8006ce4:	bd10      	pop	{r4, pc}

08006ce6 <__sclose>:
 8006ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cea:	f000 b813 	b.w	8006d14 <_close_r>
	...

08006cf0 <_write_r>:
 8006cf0:	b538      	push	{r3, r4, r5, lr}
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	4608      	mov	r0, r1
 8006cf6:	4611      	mov	r1, r2
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	4d05      	ldr	r5, [pc, #20]	; (8006d10 <_write_r+0x20>)
 8006cfc:	602a      	str	r2, [r5, #0]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	f7fa ff7e 	bl	8001c00 <_write>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d102      	bne.n	8006d0e <_write_r+0x1e>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	b103      	cbz	r3, 8006d0e <_write_r+0x1e>
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	bd38      	pop	{r3, r4, r5, pc}
 8006d10:	200002c4 	.word	0x200002c4

08006d14 <_close_r>:
 8006d14:	b538      	push	{r3, r4, r5, lr}
 8006d16:	2300      	movs	r3, #0
 8006d18:	4d05      	ldr	r5, [pc, #20]	; (8006d30 <_close_r+0x1c>)
 8006d1a:	4604      	mov	r4, r0
 8006d1c:	4608      	mov	r0, r1
 8006d1e:	602b      	str	r3, [r5, #0]
 8006d20:	f7fa ff8a 	bl	8001c38 <_close>
 8006d24:	1c43      	adds	r3, r0, #1
 8006d26:	d102      	bne.n	8006d2e <_close_r+0x1a>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	b103      	cbz	r3, 8006d2e <_close_r+0x1a>
 8006d2c:	6023      	str	r3, [r4, #0]
 8006d2e:	bd38      	pop	{r3, r4, r5, pc}
 8006d30:	200002c4 	.word	0x200002c4

08006d34 <_fstat_r>:
 8006d34:	b538      	push	{r3, r4, r5, lr}
 8006d36:	2300      	movs	r3, #0
 8006d38:	4d06      	ldr	r5, [pc, #24]	; (8006d54 <_fstat_r+0x20>)
 8006d3a:	4604      	mov	r4, r0
 8006d3c:	4608      	mov	r0, r1
 8006d3e:	4611      	mov	r1, r2
 8006d40:	602b      	str	r3, [r5, #0]
 8006d42:	f7fa ff84 	bl	8001c4e <_fstat>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	d102      	bne.n	8006d50 <_fstat_r+0x1c>
 8006d4a:	682b      	ldr	r3, [r5, #0]
 8006d4c:	b103      	cbz	r3, 8006d50 <_fstat_r+0x1c>
 8006d4e:	6023      	str	r3, [r4, #0]
 8006d50:	bd38      	pop	{r3, r4, r5, pc}
 8006d52:	bf00      	nop
 8006d54:	200002c4 	.word	0x200002c4

08006d58 <_isatty_r>:
 8006d58:	b538      	push	{r3, r4, r5, lr}
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	4d05      	ldr	r5, [pc, #20]	; (8006d74 <_isatty_r+0x1c>)
 8006d5e:	4604      	mov	r4, r0
 8006d60:	4608      	mov	r0, r1
 8006d62:	602b      	str	r3, [r5, #0]
 8006d64:	f7fa ff82 	bl	8001c6c <_isatty>
 8006d68:	1c43      	adds	r3, r0, #1
 8006d6a:	d102      	bne.n	8006d72 <_isatty_r+0x1a>
 8006d6c:	682b      	ldr	r3, [r5, #0]
 8006d6e:	b103      	cbz	r3, 8006d72 <_isatty_r+0x1a>
 8006d70:	6023      	str	r3, [r4, #0]
 8006d72:	bd38      	pop	{r3, r4, r5, pc}
 8006d74:	200002c4 	.word	0x200002c4

08006d78 <_lseek_r>:
 8006d78:	b538      	push	{r3, r4, r5, lr}
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	4608      	mov	r0, r1
 8006d7e:	4611      	mov	r1, r2
 8006d80:	2200      	movs	r2, #0
 8006d82:	4d05      	ldr	r5, [pc, #20]	; (8006d98 <_lseek_r+0x20>)
 8006d84:	602a      	str	r2, [r5, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	f7fa ff7a 	bl	8001c80 <_lseek>
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	d102      	bne.n	8006d96 <_lseek_r+0x1e>
 8006d90:	682b      	ldr	r3, [r5, #0]
 8006d92:	b103      	cbz	r3, 8006d96 <_lseek_r+0x1e>
 8006d94:	6023      	str	r3, [r4, #0]
 8006d96:	bd38      	pop	{r3, r4, r5, pc}
 8006d98:	200002c4 	.word	0x200002c4

08006d9c <_read_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4604      	mov	r4, r0
 8006da0:	4608      	mov	r0, r1
 8006da2:	4611      	mov	r1, r2
 8006da4:	2200      	movs	r2, #0
 8006da6:	4d05      	ldr	r5, [pc, #20]	; (8006dbc <_read_r+0x20>)
 8006da8:	602a      	str	r2, [r5, #0]
 8006daa:	461a      	mov	r2, r3
 8006dac:	f7fa ff0b 	bl	8001bc6 <_read>
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d102      	bne.n	8006dba <_read_r+0x1e>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b103      	cbz	r3, 8006dba <_read_r+0x1e>
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	bd38      	pop	{r3, r4, r5, pc}
 8006dbc:	200002c4 	.word	0x200002c4

08006dc0 <_init>:
 8006dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc2:	bf00      	nop
 8006dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dc6:	bc08      	pop	{r3}
 8006dc8:	469e      	mov	lr, r3
 8006dca:	4770      	bx	lr

08006dcc <_fini>:
 8006dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dce:	bf00      	nop
 8006dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dd2:	bc08      	pop	{r3}
 8006dd4:	469e      	mov	lr, r3
 8006dd6:	4770      	bx	lr
