library verilog;
use verilog.vl_types.all;
entity bram is
    port(
        addra           : in     vl_logic_vector(8 downto 0);
        addrb           : in     vl_logic_vector(8 downto 0);
        clka            : in     vl_logic;
        clkb            : in     vl_logic;
        dina            : in     vl_logic_vector(127 downto 0);
        doutb           : out    vl_logic_vector(127 downto 0);
        wea             : in     vl_logic
    );
end bram;
