0.6
2019.1
May 24 2019
15:06:07
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sim_1/new/ram_tb.sv,1573445742,systemVerilog,,,,ram_tb,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sim_1/new/rasterize_integration_tb.sv,1573413623,systemVerilog,,,,rasterize_integration_tb,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sim_1/new/rasterize_tb.sv,1573093062,systemVerilog,,,,rasterize_tb,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/frame_buffer_1/sim/frame_buffer.v,1573417591,verilog,,,,frame_buffer,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/ip/z_interp_divider/sim/z_interp_divider.vhd,1573363199,vhdl,,,,z_interp_divider,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/external_ram.sv,1573451809,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv,,frame_buffer_manager,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/pipeline.sv,1573416284,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv,,pipeline,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/rasterize.sv,1573449384,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/synchronize.sv,,get_area;get_max;get_min;rasterize,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/synchronize.sv,1573416203,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv,,synchronize,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/top_level.sv,1573432080,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/xvga.sv,,top_level,,,,,,,,
C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sources_1/new/xvga.sv,1573434332,systemVerilog,,C:/Users/Jeremy/tabletop_hologram/tabletop_hologram.srcs/sim_1/new/rasterize_integration_tb.sv,,xvga,,,,,,,,
