// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pool1_pool1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=428743,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=7572,HLS_SYN_LUT=5529,HLS_VERSION=2024_2}" *)

module pool1 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] inp_img;
wire   [63:0] out_img;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state20;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state4;
reg   [63:0] inp_img_read_reg_1755;
reg   [61:0] trunc_ln_reg_2091;
reg   [18:0] phi_mul_load_reg_2102;
wire    ap_CS_fsm_state3;
reg   [61:0] trunc_ln1_reg_2110;
reg   [31:0] p_load29_reg_2286;
wire    ap_CS_fsm_state13;
reg   [31:0] p_load28_reg_2291;
reg   [31:0] p_load27_reg_2296;
wire    grp_pool1_Pipeline_L4_fu_583_ap_start;
wire    grp_pool1_Pipeline_L4_fu_583_ap_done;
wire    grp_pool1_Pipeline_L4_fu_583_ap_idle;
wire    grp_pool1_Pipeline_L4_fu_583_ap_ready;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWID;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWUSER;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WVALID;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WDATA;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WSTRB;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WLAST;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WID;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WUSER;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARID;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARUSER;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY;
wire    grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_BREADY;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_p_out;
wire    grp_pool1_Pipeline_L4_fu_583_p_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_942_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_942_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_735_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_735_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_528_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_528_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_321_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_321_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_583_mux_case_114_out;
wire    grp_pool1_Pipeline_L4_fu_583_mux_case_114_out_ap_vld;
wire    grp_pool1_Pipeline_L5_L6_fu_700_ap_start;
wire    grp_pool1_Pipeline_L5_L6_fu_700_ap_done;
wire    grp_pool1_Pipeline_L5_L6_fu_700_ap_idle;
wire    grp_pool1_Pipeline_L5_L6_fu_700_ap_ready;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWID;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWUSER;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WLAST;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WID;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WUSER;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARID;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARUSER;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY;
wire    grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out;
wire    grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out;
wire    grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out;
wire    grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_p_out;
wire    grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_p_out1;
wire    grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_700_p_out2;
wire    grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld;
reg    gmem_0_AWVALID;
wire    gmem_0_AWREADY;
reg   [63:0] gmem_0_AWADDR;
reg   [31:0] gmem_0_AWLEN;
reg    gmem_0_WVALID;
wire    gmem_0_WREADY;
reg    gmem_0_ARVALID;
wire    gmem_0_ARREADY;
reg   [63:0] gmem_0_ARADDR;
reg   [31:0] gmem_0_ARLEN;
wire    gmem_0_RVALID;
reg    gmem_0_RREADY;
wire   [31:0] gmem_0_RDATA;
wire   [8:0] gmem_0_RFIFONUM;
wire    gmem_0_BVALID;
reg    gmem_0_BREADY;
reg    grp_pool1_Pipeline_L4_fu_583_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg   [31:0] empty_39_fu_332;
reg   [31:0] mux_case_54386_fu_328;
reg   [31:0] mux_case_52379_fu_324;
reg   [31:0] mux_case_50372_fu_320;
reg   [31:0] mux_case_48365_fu_316;
reg   [31:0] mux_case_46358_fu_312;
reg   [31:0] mux_case_44351_fu_308;
reg   [31:0] mux_case_42344_fu_304;
reg   [31:0] mux_case_40337_fu_300;
reg   [31:0] mux_case_38330_fu_296;
reg   [31:0] mux_case_36323_fu_292;
reg   [31:0] mux_case_34316_fu_288;
reg   [31:0] mux_case_32309_fu_284;
reg   [31:0] mux_case_30302_fu_280;
reg   [31:0] mux_case_28295_fu_276;
reg   [31:0] mux_case_26288_fu_272;
reg   [31:0] mux_case_24281_fu_268;
reg   [31:0] mux_case_22274_fu_264;
reg   [31:0] mux_case_20267_fu_260;
reg   [31:0] mux_case_18260_fu_256;
reg   [31:0] mux_case_16253_fu_252;
reg   [31:0] mux_case_14246_fu_248;
reg   [31:0] mux_case_12239_fu_244;
reg   [31:0] mux_case_10232_fu_240;
reg   [31:0] mux_case_8225_fu_236;
reg   [31:0] mux_case_6218_fu_232;
reg   [31:0] mux_case_4211_fu_228;
reg   [31:0] mux_case_2204_fu_224;
reg   [31:0] mux_case_53197_fu_220;
reg   [31:0] mux_case_51190_fu_216;
reg   [31:0] mux_case_49183_fu_212;
reg   [31:0] mux_case_47176_fu_208;
reg   [31:0] mux_case_45169_fu_204;
reg   [31:0] mux_case_43162_fu_200;
reg   [31:0] mux_case_41155_fu_196;
reg   [31:0] mux_case_39148_fu_192;
reg   [31:0] mux_case_37141_fu_188;
reg   [31:0] mux_case_35134_fu_184;
reg   [31:0] mux_case_33127_fu_180;
reg   [31:0] mux_case_31120_fu_176;
reg   [31:0] mux_case_29113_fu_172;
reg   [31:0] mux_case_27106_fu_168;
reg   [31:0] mux_case_2599_fu_164;
reg   [31:0] mux_case_2392_fu_160;
reg   [31:0] mux_case_2185_fu_156;
reg   [31:0] mux_case_1978_fu_152;
reg   [31:0] mux_case_1771_fu_148;
reg   [31:0] mux_case_1564_fu_144;
reg   [31:0] mux_case_1357_fu_140;
reg   [31:0] mux_case_1150_fu_136;
reg   [31:0] mux_case_943_fu_132;
reg   [31:0] mux_case_736_fu_128;
reg   [31:0] mux_case_529_fu_124;
reg   [31:0] mux_case_322_fu_120;
reg   [31:0] mux_case_115_fu_116;
reg   [31:0] empty_38_fu_108;
reg   [31:0] empty_37_fu_104;
reg   [31:0] empty_fu_100;
wire  signed [63:0] sext_ln51_fu_850_p1;
wire  signed [63:0] sext_ln57_fu_927_p1;
reg   [20:0] phi_mul16_fu_92;
wire   [20:0] add_ln51_1_fu_869_p2;
wire   [0:0] icmp_ln51_fu_881_p2;
reg   [18:0] phi_mul_fu_96;
wire   [18:0] add_ln51_2_fu_875_p2;
reg   [6:0] c_fu_112;
wire   [6:0] add_ln51_fu_887_p2;
wire   [63:0] p_cast9_fu_893_p1;
wire   [63:0] empty_41_fu_897_p2;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_pool1_Pipeline_L4_fu_583_ap_start_reg = 1'b0;
#0 grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg = 1'b0;
#0 phi_mul16_fu_92 = 21'd0;
#0 phi_mul_fu_96 = 19'd0;
#0 c_fu_112 = 7'd0;
end

pool1_pool1_Pipeline_L4 grp_pool1_Pipeline_L4_fu_583(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_pool1_Pipeline_L4_fu_583_ap_start),
    .ap_done(grp_pool1_Pipeline_L4_fu_583_ap_done),
    .ap_idle(grp_pool1_Pipeline_L4_fu_583_ap_idle),
    .ap_ready(grp_pool1_Pipeline_L4_fu_583_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .empty(empty_39_fu_332),
    .mux_case_54386(mux_case_54386_fu_328),
    .mux_case_52379(mux_case_52379_fu_324),
    .mux_case_50372(mux_case_50372_fu_320),
    .mux_case_48365(mux_case_48365_fu_316),
    .mux_case_46358(mux_case_46358_fu_312),
    .mux_case_44351(mux_case_44351_fu_308),
    .mux_case_42344(mux_case_42344_fu_304),
    .mux_case_40337(mux_case_40337_fu_300),
    .mux_case_38330(mux_case_38330_fu_296),
    .mux_case_36323(mux_case_36323_fu_292),
    .mux_case_34316(mux_case_34316_fu_288),
    .mux_case_32309(mux_case_32309_fu_284),
    .mux_case_30302(mux_case_30302_fu_280),
    .mux_case_28295(mux_case_28295_fu_276),
    .mux_case_26288(mux_case_26288_fu_272),
    .mux_case_24281(mux_case_24281_fu_268),
    .mux_case_22274(mux_case_22274_fu_264),
    .mux_case_20267(mux_case_20267_fu_260),
    .mux_case_18260(mux_case_18260_fu_256),
    .mux_case_16253(mux_case_16253_fu_252),
    .mux_case_14246(mux_case_14246_fu_248),
    .mux_case_12239(mux_case_12239_fu_244),
    .mux_case_10232(mux_case_10232_fu_240),
    .mux_case_8225(mux_case_8225_fu_236),
    .mux_case_6218(mux_case_6218_fu_232),
    .mux_case_4211(mux_case_4211_fu_228),
    .mux_case_2204(mux_case_2204_fu_224),
    .mux_case_53197(mux_case_53197_fu_220),
    .mux_case_51190(mux_case_51190_fu_216),
    .mux_case_49183(mux_case_49183_fu_212),
    .mux_case_47176(mux_case_47176_fu_208),
    .mux_case_45169(mux_case_45169_fu_204),
    .mux_case_43162(mux_case_43162_fu_200),
    .mux_case_41155(mux_case_41155_fu_196),
    .mux_case_39148(mux_case_39148_fu_192),
    .mux_case_37141(mux_case_37141_fu_188),
    .mux_case_35134(mux_case_35134_fu_184),
    .mux_case_33127(mux_case_33127_fu_180),
    .mux_case_31120(mux_case_31120_fu_176),
    .mux_case_29113(mux_case_29113_fu_172),
    .mux_case_27106(mux_case_27106_fu_168),
    .mux_case_2599(mux_case_2599_fu_164),
    .mux_case_2392(mux_case_2392_fu_160),
    .mux_case_2185(mux_case_2185_fu_156),
    .mux_case_1978(mux_case_1978_fu_152),
    .mux_case_1771(mux_case_1771_fu_148),
    .mux_case_1564(mux_case_1564_fu_144),
    .mux_case_1357(mux_case_1357_fu_140),
    .mux_case_1150(mux_case_1150_fu_136),
    .mux_case_943(mux_case_943_fu_132),
    .mux_case_736(mux_case_736_fu_128),
    .mux_case_529(mux_case_529_fu_124),
    .mux_case_322(mux_case_322_fu_120),
    .mux_case_115(mux_case_115_fu_116),
    .sext_ln57(trunc_ln1_reg_2110),
    .p_out(grp_pool1_Pipeline_L4_fu_583_p_out),
    .p_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_p_out_ap_vld),
    .mux_case_54385_out(grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out),
    .mux_case_54385_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out_ap_vld),
    .mux_case_52378_out(grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out),
    .mux_case_52378_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out_ap_vld),
    .mux_case_50371_out(grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out),
    .mux_case_50371_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out_ap_vld),
    .mux_case_48364_out(grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out),
    .mux_case_48364_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out_ap_vld),
    .mux_case_46357_out(grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out),
    .mux_case_46357_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out_ap_vld),
    .mux_case_44350_out(grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out),
    .mux_case_44350_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out_ap_vld),
    .mux_case_42343_out(grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out),
    .mux_case_42343_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out_ap_vld),
    .mux_case_40336_out(grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out),
    .mux_case_40336_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out_ap_vld),
    .mux_case_38329_out(grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out),
    .mux_case_38329_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out_ap_vld),
    .mux_case_36322_out(grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out),
    .mux_case_36322_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out_ap_vld),
    .mux_case_34315_out(grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out),
    .mux_case_34315_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out_ap_vld),
    .mux_case_32308_out(grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out),
    .mux_case_32308_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out_ap_vld),
    .mux_case_30301_out(grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out),
    .mux_case_30301_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out_ap_vld),
    .mux_case_28294_out(grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out),
    .mux_case_28294_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out_ap_vld),
    .mux_case_26287_out(grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out),
    .mux_case_26287_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out_ap_vld),
    .mux_case_24280_out(grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out),
    .mux_case_24280_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out_ap_vld),
    .mux_case_22273_out(grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out),
    .mux_case_22273_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out_ap_vld),
    .mux_case_20266_out(grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out),
    .mux_case_20266_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out_ap_vld),
    .mux_case_18259_out(grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out),
    .mux_case_18259_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out_ap_vld),
    .mux_case_16252_out(grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out),
    .mux_case_16252_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out_ap_vld),
    .mux_case_14245_out(grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out),
    .mux_case_14245_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out_ap_vld),
    .mux_case_12238_out(grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out),
    .mux_case_12238_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out_ap_vld),
    .mux_case_10231_out(grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out),
    .mux_case_10231_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out_ap_vld),
    .mux_case_8224_out(grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out),
    .mux_case_8224_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out_ap_vld),
    .mux_case_6217_out(grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out),
    .mux_case_6217_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out_ap_vld),
    .mux_case_4210_out(grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out),
    .mux_case_4210_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out_ap_vld),
    .mux_case_2203_out(grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out),
    .mux_case_2203_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out_ap_vld),
    .mux_case_53196_out(grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out),
    .mux_case_53196_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out_ap_vld),
    .mux_case_51189_out(grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out),
    .mux_case_51189_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out_ap_vld),
    .mux_case_49182_out(grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out),
    .mux_case_49182_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out_ap_vld),
    .mux_case_47175_out(grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out),
    .mux_case_47175_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out_ap_vld),
    .mux_case_45168_out(grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out),
    .mux_case_45168_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out_ap_vld),
    .mux_case_43161_out(grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out),
    .mux_case_43161_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out_ap_vld),
    .mux_case_41154_out(grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out),
    .mux_case_41154_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out_ap_vld),
    .mux_case_39147_out(grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out),
    .mux_case_39147_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out_ap_vld),
    .mux_case_37140_out(grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out),
    .mux_case_37140_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out_ap_vld),
    .mux_case_35133_out(grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out),
    .mux_case_35133_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out_ap_vld),
    .mux_case_33126_out(grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out),
    .mux_case_33126_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out_ap_vld),
    .mux_case_31119_out(grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out),
    .mux_case_31119_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out_ap_vld),
    .mux_case_29112_out(grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out),
    .mux_case_29112_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out_ap_vld),
    .mux_case_27105_out(grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out),
    .mux_case_27105_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out_ap_vld),
    .mux_case_2598_out(grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out),
    .mux_case_2598_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out_ap_vld),
    .mux_case_2391_out(grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out),
    .mux_case_2391_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out_ap_vld),
    .mux_case_2184_out(grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out),
    .mux_case_2184_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out_ap_vld),
    .mux_case_1977_out(grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out),
    .mux_case_1977_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out_ap_vld),
    .mux_case_1770_out(grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out),
    .mux_case_1770_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out_ap_vld),
    .mux_case_1563_out(grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out),
    .mux_case_1563_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out_ap_vld),
    .mux_case_1356_out(grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out),
    .mux_case_1356_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out_ap_vld),
    .mux_case_1149_out(grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out),
    .mux_case_1149_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out_ap_vld),
    .mux_case_942_out(grp_pool1_Pipeline_L4_fu_583_mux_case_942_out),
    .mux_case_942_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_942_out_ap_vld),
    .mux_case_735_out(grp_pool1_Pipeline_L4_fu_583_mux_case_735_out),
    .mux_case_735_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_735_out_ap_vld),
    .mux_case_528_out(grp_pool1_Pipeline_L4_fu_583_mux_case_528_out),
    .mux_case_528_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_528_out_ap_vld),
    .mux_case_321_out(grp_pool1_Pipeline_L4_fu_583_mux_case_321_out),
    .mux_case_321_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_321_out_ap_vld),
    .mux_case_114_out(grp_pool1_Pipeline_L4_fu_583_mux_case_114_out),
    .mux_case_114_out_ap_vld(grp_pool1_Pipeline_L4_fu_583_mux_case_114_out_ap_vld)
);

pool1_pool1_Pipeline_L5_L6 grp_pool1_Pipeline_L5_L6_fu_700(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_pool1_Pipeline_L5_L6_fu_700_ap_start),
    .ap_done(grp_pool1_Pipeline_L5_L6_fu_700_ap_done),
    .ap_idle(grp_pool1_Pipeline_L5_L6_fu_700_ap_idle),
    .ap_ready(grp_pool1_Pipeline_L5_L6_fu_700_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(gmem_0_AWREADY),
    .m_axi_gmem_0_AWADDR(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(gmem_0_WREADY),
    .m_axi_gmem_0_WDATA(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(gmem_0_BVALID),
    .m_axi_gmem_0_BREADY(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .p_reload(grp_pool1_Pipeline_L4_fu_583_p_out),
    .mux_case_54385_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_54385_out),
    .mux_case_52378_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_52378_out),
    .mux_case_50371_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_50371_out),
    .mux_case_48364_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_48364_out),
    .mux_case_46357_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_46357_out),
    .mux_case_44350_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_44350_out),
    .mux_case_42343_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_42343_out),
    .mux_case_40336_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_40336_out),
    .mux_case_38329_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_38329_out),
    .mux_case_36322_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_36322_out),
    .mux_case_34315_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_34315_out),
    .mux_case_32308_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_32308_out),
    .mux_case_30301_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_30301_out),
    .mux_case_28294_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_28294_out),
    .mux_case_26287_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_26287_out),
    .mux_case_24280_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_24280_out),
    .mux_case_22273_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_22273_out),
    .mux_case_20266_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_20266_out),
    .mux_case_18259_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_18259_out),
    .mux_case_16252_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_16252_out),
    .mux_case_14245_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_14245_out),
    .mux_case_12238_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_12238_out),
    .mux_case_10231_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_10231_out),
    .mux_case_8224_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_8224_out),
    .mux_case_6217_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_6217_out),
    .mux_case_4210_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_4210_out),
    .mux_case_2203_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_2203_out),
    .mux_case_53196_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_53196_out),
    .mux_case_51189_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_51189_out),
    .mux_case_49182_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_49182_out),
    .mux_case_47175_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_47175_out),
    .mux_case_45168_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_45168_out),
    .mux_case_43161_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_43161_out),
    .mux_case_41154_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_41154_out),
    .mux_case_39147_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_39147_out),
    .mux_case_37140_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_37140_out),
    .mux_case_35133_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_35133_out),
    .mux_case_33126_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_33126_out),
    .mux_case_31119_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_31119_out),
    .mux_case_29112_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_29112_out),
    .mux_case_27105_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_27105_out),
    .mux_case_2598_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_2598_out),
    .mux_case_2391_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_2391_out),
    .mux_case_2184_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_2184_out),
    .mux_case_1977_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_1977_out),
    .mux_case_1770_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_1770_out),
    .mux_case_1563_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_1563_out),
    .mux_case_1356_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_1356_out),
    .mux_case_1149_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_1149_out),
    .mux_case_942_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_942_out),
    .mux_case_735_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_735_out),
    .mux_case_528_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_528_out),
    .mux_case_321_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_321_out),
    .mux_case_114_reload(grp_pool1_Pipeline_L4_fu_583_mux_case_114_out),
    .empty_13(p_load27_reg_2296),
    .empty_14(p_load28_reg_2291),
    .empty(p_load29_reg_2286),
    .sext_ln51(trunc_ln_reg_2091),
    .phi_mul(phi_mul_load_reg_2102),
    .inp_img(inp_img_read_reg_1755),
    .line_buffer_2D_1_out(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out),
    .line_buffer_2D_1_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld),
    .mux_case_54_out_i(mux_case_54386_fu_328),
    .mux_case_54_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o),
    .mux_case_54_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld),
    .mux_case_52_out_i(mux_case_52379_fu_324),
    .mux_case_52_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o),
    .mux_case_52_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld),
    .mux_case_50_out_i(mux_case_50372_fu_320),
    .mux_case_50_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o),
    .mux_case_50_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld),
    .mux_case_48_out_i(mux_case_48365_fu_316),
    .mux_case_48_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o),
    .mux_case_48_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld),
    .mux_case_46_out_i(mux_case_46358_fu_312),
    .mux_case_46_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o),
    .mux_case_46_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld),
    .mux_case_44_out_i(mux_case_44351_fu_308),
    .mux_case_44_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o),
    .mux_case_44_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld),
    .mux_case_42_out_i(mux_case_42344_fu_304),
    .mux_case_42_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o),
    .mux_case_42_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld),
    .mux_case_40_out_i(mux_case_40337_fu_300),
    .mux_case_40_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o),
    .mux_case_40_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld),
    .mux_case_38_out_i(mux_case_38330_fu_296),
    .mux_case_38_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o),
    .mux_case_38_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld),
    .mux_case_36_out_i(mux_case_36323_fu_292),
    .mux_case_36_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o),
    .mux_case_36_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld),
    .mux_case_34_out_i(mux_case_34316_fu_288),
    .mux_case_34_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o),
    .mux_case_34_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld),
    .mux_case_32_out_i(mux_case_32309_fu_284),
    .mux_case_32_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o),
    .mux_case_32_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld),
    .mux_case_30_out_i(mux_case_30302_fu_280),
    .mux_case_30_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o),
    .mux_case_30_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld),
    .mux_case_28_out_i(mux_case_28295_fu_276),
    .mux_case_28_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o),
    .mux_case_28_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld),
    .mux_case_26_out_i(mux_case_26288_fu_272),
    .mux_case_26_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o),
    .mux_case_26_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld),
    .mux_case_24_out_i(mux_case_24281_fu_268),
    .mux_case_24_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o),
    .mux_case_24_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld),
    .mux_case_22_out_i(mux_case_22274_fu_264),
    .mux_case_22_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o),
    .mux_case_22_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld),
    .mux_case_20_out_i(mux_case_20267_fu_260),
    .mux_case_20_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o),
    .mux_case_20_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld),
    .mux_case_18_out_i(mux_case_18260_fu_256),
    .mux_case_18_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o),
    .mux_case_18_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld),
    .mux_case_16_out_i(mux_case_16253_fu_252),
    .mux_case_16_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o),
    .mux_case_16_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld),
    .mux_case_14_out_i(mux_case_14246_fu_248),
    .mux_case_14_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o),
    .mux_case_14_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld),
    .mux_case_12_out_i(mux_case_12239_fu_244),
    .mux_case_12_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o),
    .mux_case_12_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld),
    .mux_case_10_out_i(mux_case_10232_fu_240),
    .mux_case_10_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o),
    .mux_case_10_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld),
    .mux_case_8_out_i(mux_case_8225_fu_236),
    .mux_case_8_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o),
    .mux_case_8_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld),
    .mux_case_6_out_i(mux_case_6218_fu_232),
    .mux_case_6_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o),
    .mux_case_6_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld),
    .mux_case_4_out_i(mux_case_4211_fu_228),
    .mux_case_4_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o),
    .mux_case_4_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld),
    .line_buffer_2D_3_out(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out),
    .line_buffer_2D_3_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld),
    .mux_case_53_out_i(mux_case_53197_fu_220),
    .mux_case_53_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o),
    .mux_case_53_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld),
    .mux_case_51_out_i(mux_case_51190_fu_216),
    .mux_case_51_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o),
    .mux_case_51_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld),
    .mux_case_49_out_i(mux_case_49183_fu_212),
    .mux_case_49_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o),
    .mux_case_49_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld),
    .mux_case_47_out_i(mux_case_47176_fu_208),
    .mux_case_47_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o),
    .mux_case_47_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld),
    .mux_case_45_out_i(mux_case_45169_fu_204),
    .mux_case_45_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o),
    .mux_case_45_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld),
    .mux_case_43_out_i(mux_case_43162_fu_200),
    .mux_case_43_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o),
    .mux_case_43_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld),
    .mux_case_41_out_i(mux_case_41155_fu_196),
    .mux_case_41_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o),
    .mux_case_41_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld),
    .mux_case_39_out_i(mux_case_39148_fu_192),
    .mux_case_39_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o),
    .mux_case_39_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld),
    .mux_case_37_out_i(mux_case_37141_fu_188),
    .mux_case_37_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o),
    .mux_case_37_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld),
    .mux_case_35_out_i(mux_case_35134_fu_184),
    .mux_case_35_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o),
    .mux_case_35_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld),
    .mux_case_33_out_i(mux_case_33127_fu_180),
    .mux_case_33_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o),
    .mux_case_33_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld),
    .mux_case_31_out_i(mux_case_31120_fu_176),
    .mux_case_31_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o),
    .mux_case_31_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld),
    .mux_case_29_out_i(mux_case_29113_fu_172),
    .mux_case_29_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o),
    .mux_case_29_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld),
    .mux_case_27_out_i(mux_case_27106_fu_168),
    .mux_case_27_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o),
    .mux_case_27_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld),
    .mux_case_25_out_i(mux_case_2599_fu_164),
    .mux_case_25_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o),
    .mux_case_25_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld),
    .mux_case_23_out_i(mux_case_2392_fu_160),
    .mux_case_23_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o),
    .mux_case_23_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld),
    .mux_case_21_out_i(mux_case_2185_fu_156),
    .mux_case_21_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o),
    .mux_case_21_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld),
    .mux_case_19_out_i(mux_case_1978_fu_152),
    .mux_case_19_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o),
    .mux_case_19_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld),
    .mux_case_17_out_i(mux_case_1771_fu_148),
    .mux_case_17_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o),
    .mux_case_17_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld),
    .mux_case_15_out_i(mux_case_1564_fu_144),
    .mux_case_15_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o),
    .mux_case_15_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld),
    .mux_case_13_out_i(mux_case_1357_fu_140),
    .mux_case_13_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o),
    .mux_case_13_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld),
    .mux_case_11_out_i(mux_case_1150_fu_136),
    .mux_case_11_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o),
    .mux_case_11_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld),
    .mux_case_9_out_i(mux_case_943_fu_132),
    .mux_case_9_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o),
    .mux_case_9_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld),
    .mux_case_7_out_i(mux_case_736_fu_128),
    .mux_case_7_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o),
    .mux_case_7_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld),
    .mux_case_5_out_i(mux_case_529_fu_124),
    .mux_case_5_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o),
    .mux_case_5_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld),
    .mux_case_3_out_i(mux_case_322_fu_120),
    .mux_case_3_out_o(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o),
    .mux_case_3_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld),
    .line_buffer_2D_2_out(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out),
    .line_buffer_2D_2_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld),
    .p_out(grp_pool1_Pipeline_L5_L6_fu_700_p_out),
    .p_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld),
    .p_out1(grp_pool1_Pipeline_L5_L6_fu_700_p_out1),
    .p_out1_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld),
    .p_out2(grp_pool1_Pipeline_L5_L6_fu_700_p_out2),
    .p_out2_ap_vld(grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld)
);

pool1_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .inp_img(inp_img),
    .out_img(out_img),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

pool1_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(gmem_0_ARADDR),
    .I_CH0_ARLEN(gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(gmem_0_AWADDR),
    .I_CH0_AWLEN(gmem_0_AWLEN),
    .I_CH0_WVALID(gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WDATA),
    .I_CH0_WSTRB(grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(gmem_0_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= 1'b1;
        end else if ((grp_pool1_Pipeline_L4_fu_583_ap_ready == 1'b1)) begin
            grp_pool1_Pipeline_L4_fu_583_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= 1'b1;
        end else if ((grp_pool1_Pipeline_L5_L6_fu_700_ap_ready == 1'b1)) begin
            grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_112 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln51_fu_881_p2 == 1'd0))) begin
        c_fu_112 <= add_ln51_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul16_fu_92 <= 21'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln51_fu_881_p2 == 1'd0))) begin
        phi_mul16_fu_92 <= add_ln51_1_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_96 <= 19'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln51_fu_881_p2 == 1'd0))) begin
        phi_mul_fu_96 <= add_ln51_2_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        empty_37_fu_104 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        empty_38_fu_108 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        empty_39_fu_332 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_p_out2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        empty_fu_100 <= grp_pool1_Pipeline_L5_L6_fu_700_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        inp_img_read_reg_1755 <= inp_img;
        trunc_ln_reg_2091 <= {{out_img[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_10232_fu_240 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_10_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_1150_fu_136 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_11_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_115_fu_116 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_12239_fu_244 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_12_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_1357_fu_140 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_13_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_14246_fu_248 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_14_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_1564_fu_144 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_15_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_16253_fu_252 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_1771_fu_148 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_18260_fu_256 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_1978_fu_152 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_20267_fu_260 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_20_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_2185_fu_156 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_21_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_2204_fu_224 <= grp_pool1_Pipeline_L5_L6_fu_700_line_buffer_2D_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_22274_fu_264 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_22_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_2392_fu_160 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_23_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_24281_fu_268 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_24_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_2599_fu_164 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_25_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_26288_fu_272 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_26_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_27106_fu_168 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_27_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_28295_fu_276 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_28_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_29113_fu_172 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_29_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_30302_fu_280 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_30_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_31120_fu_176 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_31_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_322_fu_120 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_32309_fu_284 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_32_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_33127_fu_180 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_33_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_34316_fu_288 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_34_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_35134_fu_184 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_35_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_36323_fu_292 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_36_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_37141_fu_188 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_37_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_38330_fu_296 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_38_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_39148_fu_192 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_39_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_40337_fu_300 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_40_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_41155_fu_196 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_41_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_4211_fu_228 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_4_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_42344_fu_304 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_42_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_43162_fu_200 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_43_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_44351_fu_308 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_44_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_45169_fu_204 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_45_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_46358_fu_312 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_46_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_47176_fu_208 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_47_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_48365_fu_316 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_48_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_49183_fu_212 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_49_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_50372_fu_320 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_50_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_51190_fu_216 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_51_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_52379_fu_324 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_52_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_529_fu_124 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_53197_fu_220 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_53_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_54386_fu_328 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_54_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_6218_fu_232 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_736_fu_128 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_7_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_8225_fu_236 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mux_case_943_fu_132 <= grp_pool1_Pipeline_L5_L6_fu_700_mux_case_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_load27_reg_2296 <= empty_38_fu_108;
        p_load28_reg_2291 <= empty_37_fu_104;
        p_load29_reg_2286 <= empty_fu_100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        phi_mul_load_reg_2102 <= phi_mul_fu_96;
        trunc_ln1_reg_2110 <= {{empty_41_fu_897_p2[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_pool1_Pipeline_L4_fu_583_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_pool1_Pipeline_L5_L6_fu_700_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_0_ARADDR = sext_ln57_fu_927_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_ARADDR = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARADDR = grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARADDR;
    end else begin
        gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_0_ARLEN = 64'd55;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_ARLEN = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARLEN = grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARLEN;
    end else begin
        gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        gmem_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_ARVALID = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_ARVALID = grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_ARVALID;
    end else begin
        gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_0_AWADDR = sext_ln51_fu_850_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_AWADDR = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWADDR;
    end else begin
        gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_0_AWLEN = 64'd69984;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_AWLEN = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWLEN;
    end else begin
        gmem_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_AWVALID = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_AWVALID;
    end else begin
        gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        gmem_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_BREADY = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_BREADY;
    end else begin
        gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_RREADY = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_0_RREADY = grp_pool1_Pipeline_L4_fu_583_m_axi_gmem_0_RREADY;
    end else begin
        gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_0_WVALID = grp_pool1_Pipeline_L5_L6_fu_700_m_axi_gmem_0_WVALID;
    end else begin
        gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln51_fu_881_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_pool1_Pipeline_L4_fu_583_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_pool1_Pipeline_L5_L6_fu_700_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_1_fu_869_p2 = (phi_mul16_fu_92 + 21'd12100);

assign add_ln51_2_fu_875_p2 = (phi_mul_fu_96 + 19'd3025);

assign add_ln51_fu_887_p2 = (c_fu_112 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_41_fu_897_p2 = (p_cast9_fu_893_p1 + inp_img_read_reg_1755);

assign grp_pool1_Pipeline_L4_fu_583_ap_start = grp_pool1_Pipeline_L4_fu_583_ap_start_reg;

assign grp_pool1_Pipeline_L5_L6_fu_700_ap_start = grp_pool1_Pipeline_L5_L6_fu_700_ap_start_reg;

assign icmp_ln51_fu_881_p2 = ((c_fu_112 == 7'd96) ? 1'b1 : 1'b0);

assign p_cast9_fu_893_p1 = phi_mul16_fu_92;

assign sext_ln51_fu_850_p1 = $signed(trunc_ln_reg_2091);

assign sext_ln57_fu_927_p1 = $signed(trunc_ln1_reg_2110);

endmodule //pool1
