#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 25 19:18:00 2019
# Process ID: 18384
# Current directory: C:/Users/14029/Desktop/project_1_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17244 C:\Users\14029\Desktop\project_1_10\project_1.xpr
# Log file: C:/Users/14029/Desktop/project_1_10/vivado.log
# Journal file: C:/Users/14029/Desktop/project_1_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/14029/Desktop/project_1_10/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/14029/Desktop/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/organize/ip_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/xinlin/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 715.367 ; gain = 66.297
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/14029/Desktop/project_1_10/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/14029/Desktop/project_1_10/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Sat May 25 19:51:09 2019] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/14029/Desktop/project_1_10/project_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/14029/Desktop/project_1_10/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/14029/Desktop/project_1_10/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/14029/Desktop/project_1_10/project_1.ip_user_files -ipstatic_source_dir C:/Users/14029/Desktop/project_1_10/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/14029/Desktop/project_1_10/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/14029/Desktop/project_1_10/project_1.cache/compile_simlib/questa} {riviera=C:/Users/14029/Desktop/project_1_10/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/14029/Desktop/project_1_10/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse C:/Users/14029/Desktop/final/final/minisys.xdc
import_files -fileset constrs_1 C:/Users/14029/Desktop/final/final/minisys.xdc
