# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_CPU.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_accumulator.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_address_mux.v" \
"../../../../project_risc_cpu.srcs/sources_1/imports/new/cpurisc_alu.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_controller.v" \
"../../../../project_risc_cpu.srcs/sources_1/imports/new/cpurisc_dataMemory.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_instruction_memory.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_instruction_register.v" \
"../../../../project_risc_cpu.srcs/sources_1/imports/new/cpurisc_program_counter.v" \
"../../../../project_risc_cpu.srcs/sources_1/new/cpurisc_CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
