<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'" level="0">
<item name = "Date">Tue Feb 28 22:09:10 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">sobel_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 2.877 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 8294403, 26.668 ns, 55.299 ms, 4, 8294403, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterOutRow_MMIterOutCol">2, 8294401, 3, 1, 1, 1 ~ 8294400, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3572, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 118, -</column>
<column name="Register">-, -, 357, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_205_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln840_fu_241_p2">+, 0, 0, 23, 16, 1</column>
<column name="filled_next_fu_293_p2">+, 0, 0, 16, 9, 9</column>
<column name="ret_V_4_fu_330_p2">-, 0, 0, 17, 9, 10</column>
<column name="sub_ln1325_fu_272_p2">-, 0, 0, 17, 10, 9</column>
<column name="sub_ln553_fu_352_p2">-, 0, 0, 15, 1, 8</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_177">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_392">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_395">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_predicate_op43_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op61_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="bLast_fu_231_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1027_1_fu_214_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_2_fu_236_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1027_3_fu_278_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln1027_fu_200_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="r_V_2_fu_372_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ldata1_din">or, 0, 0, 256, 256, 256</column>
<column name="localbuffer_V_3_fu_378_p3">select, 0, 0, 208, 1, 256</column>
<column name="select_ln1295_fu_219_p3">select, 0, 0, 16, 1, 1</column>
<column name="xf_bits_per_clock_fu_261_p3">select, 0, 0, 5, 1, 4</column>
<column name="r_V_3_fu_314_p2">shl, 0, 0, 950, 256, 256</column>
<column name="r_V_fu_362_p2">shl, 0, 0, 950, 256, 256</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_conv3_i12_i_i923_pn_phi_fu_160_p4">14, 3, 9, 27</column>
<column name="ap_phi_reg_pp0_iter2_val_V_1_reg_166">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter3_val_V_1_reg_166">9, 2, 8, 16</column>
<column name="filled_V_fu_84">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_96">9, 2, 32, 64</column>
<column name="j_V_fu_92">9, 2, 16, 32</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="localbuffer_V_fu_88">14, 3, 256, 768</column>
<column name="p_dstgx_data2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_val_V_1_reg_166">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_val_V_1_reg_166">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_val_V_1_reg_166">8, 0, 8, 0</column>
<column name="bLast_reg_459">1, 0, 1, 0</column>
<column name="filled_V_3_reg_468">9, 0, 9, 0</column>
<column name="filled_V_fu_84">9, 0, 9, 0</column>
<column name="icmp_ln1027_2_reg_464">1, 0, 1, 0</column>
<column name="icmp_ln1027_3_reg_479">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_455">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_455_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_96">32, 0, 32, 0</column>
<column name="j_V_fu_92">16, 0, 16, 0</column>
<column name="localbuffer_V_fu_88">256, 0, 256, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;_Pipeline_MMIterOutRow_MMIterOutCol, return value</column>
<column name="p_dstgx_data2_dout">in, 8, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_num_data_valid">in, 2, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_fifo_cap">in, 2, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_empty_n">in, 1, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_read">out, 1, ap_fifo, p_dstgx_data2, pointer</column>
<column name="ldata1_din">out, 256, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="bound">in, 32, ap_none, bound, scalar</column>
<column name="strideBased_cols_bound_per_npc_V">in, 16, ap_none, strideBased_cols_bound_per_npc_V, scalar</column>
<column name="op2_assign">in, 32, ap_none, op2_assign, scalar</column>
<column name="last_blk_width_load">in, 4, ap_none, last_blk_width_load, scalar</column>
<column name="cols_bound_per_npc_load">in, 32, ap_none, cols_bound_per_npc_load, scalar</column>
<column name="localbuffer_V_3_out">out, 256, ap_vld, localbuffer_V_3_out, pointer</column>
<column name="localbuffer_V_3_out_ap_vld">out, 1, ap_vld, localbuffer_V_3_out, pointer</column>
<column name="filled_V_1_out">out, 9, ap_vld, filled_V_1_out, pointer</column>
<column name="filled_V_1_out_ap_vld">out, 1, ap_vld, filled_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
