Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 27 22:41:30 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.204        0.000                      0                 4366        0.030        0.000                      0                 4366        3.000        0.000                       0                  1737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_40mhz          {0.000 12.500}         25.000          40.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.816}         135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}         25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}         25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}         135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}         135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          3.204        0.000                      0                 4261        0.030        0.000                      0                 4261       12.000        0.000                       0                  1695  
  s_clk_7_37mhz      132.167        0.000                      0                   69        0.162        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz            s_clk_40mhz                22.513        0.000                      0                    2        0.538        0.000                      0                    2  
genclk625khz          s_clk_40mhz                21.525        0.000                      0                    2        0.293        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.791        0.000                      0                   10        5.639        0.000                      0                   10  
s_clk_40mhz           wiz_40mhz_virt_in           6.874        0.000                      0                   22        3.121        0.000                      0                   22  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      107.241        0.000                      0                    1        1.201        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             13.900        0.000                      0                    3        2.326        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.521ns  (logic 8.053ns (37.419%)  route 13.468ns (62.581%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[9]/Q
                         net (fo=153, routed)         1.318     8.038    u_sf_testing_to_ascii/i_error_count[9]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.152     8.190 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     8.807    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.535 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.535    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.649    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           0.958    10.829    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.325    11.154 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.761    11.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.643 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.643    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.757    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.871    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.184 f  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[3]
                         net (fo=19, routed)          1.083    14.268    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_4
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.334    14.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174/O
                         net (fo=1, routed)           0.508    15.109    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.707 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.707    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.926 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.976    16.902    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.323    17.225 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.635    17.860    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.453 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.453    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.579    19.366    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X36Y108        LUT4 (Prop_lut4_I2_O)        0.303    19.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.669    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.219    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.492    20.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.313    21.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.663    21.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.814    22.853    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.450    23.426    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124    23.550 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.869    24.420    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.544 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_31/O
                         net (fo=3, routed)           0.702    25.245    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_31_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.369 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_17/O
                         net (fo=3, routed)           0.658    26.027    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_17_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.742    26.893    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.124    27.017 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.645    27.662    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X33Y107        LUT6 (Prop_lut6_I1_O)        0.124    27.786 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    27.786    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X33Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X33Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X33Y107        FDRE (Setup_fdre_C_D)        0.029    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -27.786    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.452ns  (logic 8.053ns (37.539%)  route 13.399ns (62.461%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[9]/Q
                         net (fo=153, routed)         1.318     8.038    u_sf_testing_to_ascii/i_error_count[9]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.152     8.190 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     8.807    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.535 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.535    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.649    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           0.958    10.829    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.325    11.154 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.761    11.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.643 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.643    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.757    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.871    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.184 f  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[3]
                         net (fo=19, routed)          1.083    14.268    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_4
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.334    14.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174/O
                         net (fo=1, routed)           0.508    15.109    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.707 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.707    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.926 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.976    16.902    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.323    17.225 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.635    17.860    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.453 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.453    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.579    19.366    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X36Y108        LUT4 (Prop_lut4_I2_O)        0.303    19.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.669    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.219    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.492    20.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.313    21.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.663    21.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.814    22.853    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.808    23.784    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.908 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=3, routed)           0.453    24.362    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.486 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.817    25.303    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.502    25.928    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.052 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11/O
                         net (fo=3, routed)           0.753    26.805    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.929 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5/O
                         net (fo=3, routed)           0.664    27.593    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.124    27.717 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    27.717    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -27.717    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.383ns  (logic 8.053ns (37.660%)  route 13.330ns (62.340%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[9]/Q
                         net (fo=153, routed)         1.318     8.038    u_sf_testing_to_ascii/i_error_count[9]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.152     8.190 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     8.807    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     9.535 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.535    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.649    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           0.958    10.829    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.325    11.154 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.761    11.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.643 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.643    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.757 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.757    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.871 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.871    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.184 f  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[3]
                         net (fo=19, routed)          1.083    14.268    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_4
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.334    14.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174/O
                         net (fo=1, routed)           0.508    15.109    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_174_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.707 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.707    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.926 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.976    16.902    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.323    17.225 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.635    17.860    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    18.453 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.453    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.579    19.366    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X36Y108        LUT4 (Prop_lut4_I2_O)        0.303    19.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.669    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.219    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.492    20.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X34Y110        LUT3 (Prop_lut3_I2_O)        0.313    21.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.663    21.915    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.814    22.853    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.808    23.784    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.908 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=3, routed)           0.453    24.362    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.486 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.817    25.303    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.502    25.928    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.052 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11/O
                         net (fo=3, routed)           0.753    26.805    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.929 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5/O
                         net (fo=3, routed)           0.595    27.524    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I4_O)        0.124    27.648 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    27.648    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -27.648    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.126ns  (logic 6.544ns (30.976%)  route 14.582ns (69.024%))
  Logic Levels:           24  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.645     6.264    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y91         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.456     6.720 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.534     9.254    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.150     9.404 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124/O
                         net (fo=1, routed)           0.480     9.884    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.866    10.750 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[3]
                         net (fo=3, routed)           0.938    11.688    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_4
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.333    12.021 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81/O
                         net (fo=3, routed)           0.471    12.491    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81_n_0
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.326    12.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28/O
                         net (fo=1, routed)           0.667    13.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.869 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.869    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    14.098    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.212    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.546 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[1]
                         net (fo=12, routed)          1.150    15.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_6
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.331    16.027 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.535    16.562    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    17.184 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.298    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    18.299    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X48Y105        LUT4 (Prop_lut4_I2_O)        0.303    18.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.602    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.134 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.009    20.144    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I3_O)        0.124    20.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.160    21.428    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120/O
                         net (fo=3, routed)           0.689    22.241    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124    22.365 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109/O
                         net (fo=5, routed)           0.846    23.211    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.124    23.335 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.801    24.135    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    24.259 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.704    24.963    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.124    25.087 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.613    25.700    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124    25.824 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.681    26.505    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.629 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.637    27.266    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.390 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1/O
                         net (fo=1, routed)           0.000    27.390    u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/C
                         clock pessimism              0.232    31.113    
                         clock uncertainty           -0.160    30.953    
    SLICE_X50Y105        FDRE (Setup_fdre_C_D)        0.081    31.034    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]
  -------------------------------------------------------------------
                         required time                         31.034    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.005ns  (logic 6.544ns (31.154%)  route 14.461ns (68.846%))
  Logic Levels:           24  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.645     6.264    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y91         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.456     6.720 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.534     9.254    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.150     9.404 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124/O
                         net (fo=1, routed)           0.480     9.884    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.866    10.750 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[3]
                         net (fo=3, routed)           0.938    11.688    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_4
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.333    12.021 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81/O
                         net (fo=3, routed)           0.471    12.491    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81_n_0
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.326    12.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28/O
                         net (fo=1, routed)           0.667    13.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.869 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.869    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    14.098    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.212    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.546 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[1]
                         net (fo=12, routed)          1.150    15.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_6
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.331    16.027 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.535    16.562    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    17.184 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.298    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    18.299    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X48Y105        LUT4 (Prop_lut4_I2_O)        0.303    18.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.602    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.134 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.009    20.144    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I3_O)        0.124    20.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.160    21.428    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120/O
                         net (fo=3, routed)           0.689    22.241    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124    22.365 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109/O
                         net (fo=5, routed)           0.846    23.211    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.124    23.335 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.801    24.135    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    24.259 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.704    24.963    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.124    25.087 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.613    25.700    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124    25.824 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.681    26.505    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.629 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.516    27.145    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.124    27.269 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    27.269    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.232    31.113    
                         clock uncertainty           -0.160    30.953    
    SLICE_X50Y105        FDRE (Setup_fdre_C_D)        0.077    31.030    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         31.030    
                         arrival time                         -27.269    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.966ns  (logic 6.544ns (31.213%)  route 14.422ns (68.787%))
  Logic Levels:           24  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.645     6.264    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y91         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.456     6.720 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.534     9.254    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.150     9.404 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124/O
                         net (fo=1, routed)           0.480     9.884    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_124_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.866    10.750 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[3]
                         net (fo=3, routed)           0.938    11.688    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_4
    SLICE_X52Y93         LUT3 (Prop_lut3_I1_O)        0.333    12.021 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81/O
                         net (fo=3, routed)           0.471    12.491    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_81_n_0
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.326    12.817 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28/O
                         net (fo=1, routed)           0.667    13.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_28_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.869 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.869    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    14.098    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.212 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.212    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.546 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[1]
                         net (fo=12, routed)          1.150    15.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_6
    SLICE_X50Y103        LUT3 (Prop_lut3_I0_O)        0.331    16.027 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.535    16.562    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    17.184 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.298 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.298    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    18.299    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X48Y105        LUT4 (Prop_lut4_I2_O)        0.303    18.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.602    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.134 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.009    20.144    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X48Y107        LUT5 (Prop_lut5_I3_O)        0.124    20.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.160    21.428    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I0_O)        0.124    21.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120/O
                         net (fo=3, routed)           0.689    22.241    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124    22.365 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109/O
                         net (fo=5, routed)           0.846    23.211    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_109_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.124    23.335 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.801    24.135    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I0_O)        0.124    24.259 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.704    24.963    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I4_O)        0.124    25.087 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.613    25.700    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124    25.824 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.691    26.515    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I4_O)        0.124    26.639 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_6/O
                         net (fo=3, routed)           0.466    27.105    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I4_O)        0.124    27.229 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1/O
                         net (fo=1, routed)           0.000    27.229    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X50Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/C
                         clock pessimism              0.232    31.113    
                         clock uncertainty           -0.160    30.953    
    SLICE_X50Y105        FDRE (Setup_fdre_C_D)        0.079    31.032    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]
  -------------------------------------------------------------------
                         required time                         31.032    
                         arrival time                         -27.229    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.487ns  (logic 7.831ns (38.225%)  route 12.656ns (61.775%))
  Logic Levels:           24  (CARRY4=11 LUT3=7 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[17]/Q
                         net (fo=145, routed)         2.322     9.042    u_sf_testing_to_ascii/i_error_count[17]
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109/O
                         net (fo=5, routed)           1.030    10.196    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.703 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.703    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.037 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.804    11.841    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31_n_6
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.331    12.172 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21/O
                         net (fo=1, routed)           0.628    12.800    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.412 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[0]
                         net (fo=19, routed)          1.139    14.771    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_7
    SLICE_X37Y101        LUT3 (Prop_lut3_I0_O)        0.323    15.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201/O
                         net (fo=1, routed)           0.572    15.666    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    16.375 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.375    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.489    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.646 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/CO[1]
                         net (fo=4, routed)           0.456    17.102    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_2
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.329    17.431 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129/O
                         net (fo=2, routed)           0.606    18.036    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    18.186 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86/O
                         net (fo=2, routed)           0.639    18.826    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    19.415 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.415    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.637 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[0]
                         net (fo=3, routed)           0.747    20.384    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_7
    SLICE_X38Y103        LUT4 (Prop_lut4_I1_O)        0.299    20.683 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.683    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.216    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.362    21.832    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X39Y104        LUT3 (Prop_lut3_I2_O)        0.367    22.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.424    22.623    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.124    22.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.608    23.355    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.150    23.505 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16/O
                         net (fo=1, routed)           0.578    24.083    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.326    24.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.696    25.105    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.152    25.257 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.584    25.840    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I3_O)        0.326    26.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.461    26.628    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X37Y104        LUT4 (Prop_lut4_I0_O)        0.124    26.752 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1/O
                         net (fo=1, routed)           0.000    26.752    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1_n_0
    SLICE_X37Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X37Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -26.752    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.339ns  (logic 7.831ns (38.502%)  route 12.508ns (61.498%))
  Logic Levels:           24  (CARRY4=11 LUT3=7 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[17]/Q
                         net (fo=145, routed)         2.322     9.042    u_sf_testing_to_ascii/i_error_count[17]
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109/O
                         net (fo=5, routed)           1.030    10.196    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.703 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.703    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.037 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.804    11.841    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31_n_6
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.331    12.172 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21/O
                         net (fo=1, routed)           0.628    12.800    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.412 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[0]
                         net (fo=19, routed)          1.139    14.771    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_7
    SLICE_X37Y101        LUT3 (Prop_lut3_I0_O)        0.323    15.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201/O
                         net (fo=1, routed)           0.572    15.666    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    16.375 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.375    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.489    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.646 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/CO[1]
                         net (fo=4, routed)           0.456    17.102    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_2
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.329    17.431 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129/O
                         net (fo=2, routed)           0.606    18.036    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    18.186 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86/O
                         net (fo=2, routed)           0.639    18.826    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    19.415 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.415    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.637 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[0]
                         net (fo=3, routed)           0.747    20.384    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_7
    SLICE_X38Y103        LUT4 (Prop_lut4_I1_O)        0.299    20.683 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.683    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.216    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.362    21.832    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X39Y104        LUT3 (Prop_lut3_I2_O)        0.367    22.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.424    22.623    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.124    22.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.608    23.355    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.150    23.505 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16/O
                         net (fo=1, routed)           0.578    24.083    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.326    24.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.696    25.105    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.152    25.257 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.584    25.840    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I3_O)        0.326    26.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.314    26.480    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.604 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    26.604    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X37Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X37Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -26.604    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.136ns  (logic 7.707ns (38.275%)  route 12.429ns (61.725%))
  Logic Levels:           23  (CARRY4=11 LUT3=7 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y95         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_sf_tester_fsm/s_err_count_aux_reg[17]/Q
                         net (fo=145, routed)         2.322     9.042    u_sf_testing_to_ascii/i_error_count[17]
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109/O
                         net (fo=5, routed)           1.030    10.196    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_109_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.703 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.703    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.037 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31/O[1]
                         net (fo=3, routed)           0.804    11.841    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_31_n_6
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.331    12.172 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21/O
                         net (fo=1, routed)           0.628    12.800    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_21_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.412 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001    13.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[0]
                         net (fo=19, routed)          1.139    14.771    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_7
    SLICE_X37Y101        LUT3 (Prop_lut3_I0_O)        0.323    15.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201/O
                         net (fo=1, routed)           0.572    15.666    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    16.375 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.375    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.489 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.489    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.646 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/CO[1]
                         net (fo=4, routed)           0.456    17.102    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_2
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.329    17.431 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129/O
                         net (fo=2, routed)           0.606    18.036    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.150    18.186 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86/O
                         net (fo=2, routed)           0.639    18.826    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    19.415 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.415    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.637 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[0]
                         net (fo=3, routed)           0.747    20.384    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_7
    SLICE_X38Y103        LUT4 (Prop_lut4_I1_O)        0.299    20.683 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.683    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.216    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.362    21.832    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X39Y104        LUT3 (Prop_lut3_I2_O)        0.367    22.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.424    22.623    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.124    22.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.608    23.355    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X41Y103        LUT3 (Prop_lut3_I1_O)        0.150    23.505 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16/O
                         net (fo=1, routed)           0.578    24.083    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I1_O)        0.326    24.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.696    25.105    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X40Y104        LUT3 (Prop_lut3_I2_O)        0.152    25.257 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.818    26.074    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.326    26.400 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1/O
                         net (fo=1, routed)           0.000    26.400    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1_n_0
    SLICE_X39Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X39Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)        0.029    30.989    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                         -26.400    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 7.729ns (38.465%)  route 12.364ns (61.535%))
  Logic Levels:           26  (CARRY4=13 LUT3=5 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.645     6.264    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X15Y91         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.456     6.720 r  u_sf_tester_fsm/s_err_count_aux_reg[1]/Q
                         net (fo=131, routed)         1.678     8.398    u_sf_testing_to_ascii/i_error_count[1]
    SLICE_X32Y102        LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233/O
                         net (fo=1, routed)           0.843     9.365    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.885 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.885    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130/CO[3]
                         net (fo=1, routed)           0.000    10.002    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    10.119    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_65_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.442 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33/O[1]
                         net (fo=3, routed)           0.606    11.048    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33_n_6
    SLICE_X15Y104        LUT3 (Prop_lut3_I2_O)        0.306    11.354 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_9/O
                         net (fo=1, routed)           0.658    12.011    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_9_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.518 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.518    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.632    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[1]
                         net (fo=19, routed)          1.048    14.014    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_6
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.331    14.345 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248/O
                         net (fo=1, routed)           0.482    14.827    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    15.549 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.549    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/O[2]
                         net (fo=3, routed)           0.810    16.598    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_5
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.327    16.925 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_101/O
                         net (fo=1, routed)           0.672    17.597    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_101_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    18.209 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.209    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.532 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.824    19.355    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_6
    SLICE_X11Y108        LUT4 (Prop_lut4_I1_O)        0.306    19.661 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52/O
                         net (fo=1, routed)           0.000    19.661    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.062 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.062    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.624    20.843    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X9Y111         LUT3 (Prop_lut3_I2_O)        0.323    21.166 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.360    21.526    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.326    21.852 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=2, routed)           0.677    22.529    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I0_O)        0.124    22.653 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42/O
                         net (fo=3, routed)           0.960    23.612    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    23.736 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.456    24.192    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.124    24.316 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.542    24.858    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I5_O)        0.124    24.982 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_13/O
                         net (fo=1, routed)           0.608    25.590    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_13_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124    25.714 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.519    26.233    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I0_O)        0.124    26.357 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1/O
                         net (fo=1, routed)           0.000    26.357    u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X8Y109         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.077    31.041    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]
  -------------------------------------------------------------------
                         required time                         31.041    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.249%)  route 0.200ns (51.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_uart_tx_feed/s_uart_line_aux_reg[22]/Q
                         net (fo=1, routed)           0.200     2.181    u_uart_tx_feed/s_uart_line_aux[22]
    SLICE_X9Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.226 r  u_uart_tx_feed/s_uart_line_aux[30]_i_1/O
                         net (fo=1, routed)           0.000     2.226    u_uart_tx_feed/s_uart_line_val[30]
    SLICE_X9Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.841     2.384    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[30]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.091     2.196    u_uart_tx_feed/s_uart_line_aux_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.381%)  route 0.206ns (49.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_uart_tx_feed/i_clk_40mhz
    SLICE_X10Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_uart_tx_feed/s_uart_line_aux_reg[24]/Q
                         net (fo=1, routed)           0.206     2.210    u_uart_tx_feed/s_uart_line_aux[24]
    SLICE_X10Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.255 r  u_uart_tx_feed/s_uart_line_aux[32]_i_1/O
                         net (fo=1, routed)           0.000     2.255    u_uart_tx_feed/s_uart_line_val[32]
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.841     2.384    u_uart_tx_feed/i_clk_40mhz
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[32]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120     2.225    u_uart_tx_feed/s_uart_line_aux_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.232ns (53.218%)  route 0.204ns (46.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.570     1.834    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  u_uart_tx_feed/s_uart_line_aux_reg[60]/Q
                         net (fo=1, routed)           0.204     2.166    u_uart_tx_feed/s_uart_line_aux[60]
    SLICE_X9Y98          LUT3 (Prop_lut3_I0_O)        0.104     2.270 r  u_uart_tx_feed/s_uart_line_aux[68]_i_1/O
                         net (fo=1, routed)           0.000     2.270    u_uart_tx_feed/s_uart_line_val[68]
    SLICE_X9Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.847     2.390    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[68]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.107     2.218    u_uart_tx_feed/s_uart_line_aux_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.895%)  route 0.271ns (56.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X10Y102        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[0]/Q
                         net (fo=2, routed)           0.271     2.269    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[16]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.048     2.317 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[16]_i_1/O
                         net (fo=1, routed)           0.000     2.317    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[16]
    SLICE_X8Y98          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y98          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[16]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.131     2.242    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.245ns (51.747%)  route 0.228ns (48.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_uart_tx_feed/i_clk_40mhz
    SLICE_X10Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.148     1.988 r  u_uart_tx_feed/s_uart_line_aux_reg[25]/Q
                         net (fo=1, routed)           0.228     2.217    u_uart_tx_feed/s_uart_line_aux[25]
    SLICE_X10Y100        LUT3 (Prop_lut3_I0_O)        0.097     2.314 r  u_uart_tx_feed/s_uart_line_aux[33]_i_1/O
                         net (fo=1, routed)           0.000     2.314    u_uart_tx_feed/s_uart_line_val[33]
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.841     2.384    u_uart_tx_feed/i_clk_40mhz
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[33]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.131     2.236    u_uart_tx_feed/s_uart_line_aux_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.854%)  route 0.288ns (67.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.568     1.832    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X15Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/Q
                         net (fo=1, routed)           0.288     2.262    u_sf_testing_to_ascii/s_sf3_err_count_divide6[3]
    SLICE_X11Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.846     2.389    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
                         clock pessimism             -0.278     2.110    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.072     2.182    u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.253ns (53.684%)  route 0.218ns (46.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X10Y102        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.148     1.982 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/Q
                         net (fo=2, routed)           0.218     2.201    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[18]
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.105     2.306 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[18]_i_1/O
                         net (fo=1, routed)           0.000     2.306    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[18]
    SLICE_X9Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[18]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.107     2.218    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.860%)  route 0.281ns (60.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.570     1.834    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  u_uart_tx_feed/s_uart_line_aux_reg[50]/Q
                         net (fo=1, routed)           0.281     2.256    u_uart_tx_feed/s_uart_line_aux[50]
    SLICE_X9Y98          LUT3 (Prop_lut3_I0_O)        0.045     2.301 r  u_uart_tx_feed/s_uart_line_aux[58]_i_1/O
                         net (fo=1, routed)           0.000     2.301    u_uart_tx_feed/s_uart_line_val[58]
    SLICE_X9Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.847     2.390    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[58]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.092     2.203    u_uart_tx_feed/s_uart_line_aux_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.183ns (37.705%)  route 0.302ns (62.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.604     1.868    u_uart_tx_feed/i_clk_40mhz
    SLICE_X1Y94          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_uart_tx_feed/s_uart_line_aux_reg[233]/Q
                         net (fo=1, routed)           0.302     2.312    u_uart_tx_feed/s_uart_line_aux[233]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.042     2.354 r  u_uart_tx_feed/s_uart_line_aux[241]_i_1/O
                         net (fo=1, routed)           0.000     2.354    u_uart_tx_feed/s_uart_line_val[241]
    SLICE_X5Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.868     2.412    u_uart_tx_feed/i_clk_40mhz
    SLICE_X5Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[241]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107     2.240    u_uart_tx_feed/s_uart_line_aux_reg[241]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[61]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.226ns (46.863%)  route 0.256ns (53.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y100         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDSE (Prop_fdse_C_Q)         0.128     1.990 r  u_uart_tx_feed/s_uart_line_aux_reg[53]/Q
                         net (fo=1, routed)           0.256     2.247    u_uart_tx_feed/s_uart_line_aux[53]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.098     2.345 r  u_uart_tx_feed/s_uart_line_aux[61]_i_1/O
                         net (fo=1, routed)           0.000     2.345    u_uart_tx_feed/s_uart_line_val[61]
    SLICE_X7Y98          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y98          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[61]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X7Y98          FDSE (Hold_fdse_C_D)         0.091     2.230    u_uart_tx_feed/s_uart_line_aux_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y30     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y30     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y40     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y18      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y42      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y156     u_buttons_deb_0123/si_buttons_meta_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y107     u_lcd_text_feed/s_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y107     u_lcd_text_feed/s_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y108     u_lcd_text_feed/s_i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y108     u_lcd_text_feed/s_i_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y108     u_lcd_text_feed/s_i_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y108     u_lcd_text_feed/s_i_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y107     u_lcd_text_feed/s_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y107     u_lcd_text_feed/s_i_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y99      u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y70     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y70     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y70     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y70     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y42     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.167ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.666ns (26.179%)  route 1.878ns (73.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 141.562 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           1.305     8.150    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.148     8.298 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.573     8.870    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.544   141.562    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.874    
                         clock uncertainty           -0.206   141.668    
    RAMB18_X0Y40         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.631   141.037    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.037    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                132.167    

Slack (MET) :             132.871ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.671ns (31.140%)  route 1.484ns (68.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.153     7.865 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.616     8.481    u_uart_tx_only/s_i_aux
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X6Y104         FDRE (Setup_fdre_C_CE)      -0.376   141.352    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.352    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                132.871    

Slack (MET) :             132.871ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.671ns (31.140%)  route 1.484ns (68.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.153     7.865 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.616     8.481    u_uart_tx_only/s_i_aux
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X6Y104         FDRE (Setup_fdre_C_CE)      -0.376   141.352    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.352    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                132.871    

Slack (MET) :             132.871ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.671ns (31.140%)  route 1.484ns (68.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.153     7.865 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.616     8.481    u_uart_tx_only/s_i_aux
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X6Y104         FDRE (Setup_fdre_C_CE)      -0.376   141.352    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.352    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                132.871    

Slack (MET) :             132.871ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.671ns (31.140%)  route 1.484ns (68.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.153     7.865 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.616     8.481    u_uart_tx_only/s_i_aux
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X6Y104         FDRE (Setup_fdre_C_CE)      -0.376   141.352    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.352    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                132.871    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.272%)  route 1.629ns (71.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.836 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.762     8.597    u_uart_tx_only/s_data_aux
    SLICE_X7Y103         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y103         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.331   141.936    
                         clock uncertainty           -0.206   141.731    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205   141.526    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.526    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                132.929    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.272%)  route 1.629ns (71.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.836 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.762     8.597    u_uart_tx_only/s_data_aux
    SLICE_X7Y103         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y103         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.331   141.936    
                         clock uncertainty           -0.206   141.731    
    SLICE_X7Y103         FDRE (Setup_fdre_C_CE)      -0.205   141.526    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.526    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                132.929    

Slack (MET) :             133.050ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.123ns (45.886%)  route 1.324ns (54.114%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.672     6.291    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.166 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           0.766     7.932    u_uart_tx_only/EMPTY
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124     8.056 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.558     8.614    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.738 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.738    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.916    
                         clock uncertainty           -0.206   141.711    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.077   141.788    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.788    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                133.050    

Slack (MET) :             133.066ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.642ns (30.127%)  route 1.489ns (69.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.836 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.622     8.457    u_uart_tx_only/s_data_aux
    SLICE_X7Y104         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y104         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X7Y104         FDRE (Setup_fdre_C_CE)      -0.205   141.523    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.523    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                133.066    

Slack (MET) :             133.066ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.642ns (30.127%)  route 1.489ns (69.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.605 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     6.844 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.867     7.712    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.836 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.622     8.457    u_uart_tx_only/s_data_aux
    SLICE_X7Y104         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y104         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.206   141.728    
    SLICE_X7Y104         FDRE (Setup_fdre_C_CE)      -0.205   141.523    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.523    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                133.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.358%)  route 0.112ns (37.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.859    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.112     2.113    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X6Y111         LUT5 (Prop_lut5_I3_O)        0.045     2.158 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.158    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.533     1.875    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.120     1.995    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.566     1.830    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X10Y112        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.994 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.112     2.106    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X11Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.381    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X11Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.533     1.847    
    SLICE_X11Y111        FDPE (Hold_fdpe_C_D)         0.070     1.917    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.774%)  route 0.160ns (46.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.859    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.160     2.160    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045     2.205 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.205    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092     1.964    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.831    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X11Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.972 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.176     2.149    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X10Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.381    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X10Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.536     1.844    
    SLICE_X10Y111        FDPE (Hold_fdpe_C_D)         0.059     1.903    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.025%)  route 0.178ns (45.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.178     2.203    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X6Y105         LUT5 (Prop_lut5_I4_O)        0.045     2.248 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.248    u_uart_tx_only/so_uart_tx
    SLICE_X6Y105         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y105         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.533     1.877    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.120     1.997    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.859    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.128     1.987 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.130     2.118    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X5Y111         LUT5 (Prop_lut5_I3_O)        0.104     2.222 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.222    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.859    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.107     1.966    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.235%)  route 0.176ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.831    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X10Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDPE (Prop_fdpe_C_Q)         0.164     1.995 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.176     2.171    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X11Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.381    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X11Y111        FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.536     1.844    
    SLICE_X11Y111        FDPE (Hold_fdpe_C_D)         0.070     1.914    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.175     2.201    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X6Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.246 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.246    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     1.982    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.669%)  route 0.198ns (48.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y103         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.198     2.224    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y104         LUT3 (Prop_lut3_I0_O)        0.048     2.272 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.272    u_uart_tx_only/s_i_val[1]
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.533     1.877    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.131     2.008    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.859    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.128     1.987 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.130     2.118    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X5Y111         LUT4 (Prop_lut4_I3_O)        0.098     2.216 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.216    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y111         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism             -0.549     1.859    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092     1.951    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y40     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X11Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X11Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X11Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X11Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X11Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X10Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X10Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X10Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X10Y111    u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y105     u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X7Y103     u_uart_tx_only/s_data_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X7Y104     u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X10Y112    u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y111     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X5Y111     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X5Y111     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.513ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.124ns (7.001%)  route 1.647ns (92.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 30.977 - 25.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.705     6.324    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     6.842 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.647     8.489    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.613    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.590    30.977    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.209    
                         clock uncertainty           -0.160    31.048    
    SLICE_X2Y76          FDRE (Setup_fdre_C_D)        0.077    31.125    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.125    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 22.513    

Slack (MET) :             22.600ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.124ns (7.375%)  route 1.557ns (92.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 30.975 - 25.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.705     6.324    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     6.842 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.557     8.399    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     8.523 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.523    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.588    30.975    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y74          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.207    
                         clock uncertainty           -0.160    31.046    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.077    31.123    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.123    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                 22.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.045ns (5.887%)  route 0.719ns (94.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.591     1.855    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.719     2.739    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.045     2.784 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.784    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.861     2.404    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y74          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.120     2.245    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.045ns (5.356%)  route 0.795ns (94.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.591     1.855    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.795     2.815    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.045     2.860 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.860    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.862     2.405    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278     2.126    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     2.246    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       21.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.152ns (6.161%)  route 2.315ns (93.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 30.974 - 25.000 ) 
    Source Clock Delay      (SCD):    6.784ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     6.784 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.494     8.278    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.152     8.430 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.821     9.251    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.588    30.974    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    31.206    
                         clock uncertainty           -0.160    31.046    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.269    30.777    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         30.777    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             23.203ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.124ns (11.380%)  route 0.966ns (88.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 30.976 - 25.000 ) 
    Source Clock Delay      (SCD):    6.784ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     6.784 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.966     7.750    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     7.874 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.874    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.590    30.976    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.208    
                         clock uncertainty           -0.160    31.048    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.029    31.077    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.077    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                 23.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.045ns (8.728%)  route 0.471ns (91.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599     1.863    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.471     2.475    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.045     2.520 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.520    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.872     2.415    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y102         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.136    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     2.227    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.095ns  (logic 0.044ns (4.018%)  route 1.051ns (95.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 802.413 - 800.000 ) 
    Source Clock Delay      (SCD):    2.004ns = ( 802.004 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599   801.863    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141   802.004 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.653   802.657    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.044   802.701 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.398   803.100    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y107         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.870   802.413    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.134    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.008   802.142    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.142    
                         arrival time                         803.100    
  -------------------------------------------------------------------
                         slack                                  0.957    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.490ns (30.732%)  route 1.105ns (69.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.105    16.596    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.480ns (34.721%)  route 0.902ns (65.279%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    15.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           0.902    16.382    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X2Y82          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.598    26.862    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y82          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)       -0.043    26.357    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.357    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    16.380    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.033ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.472ns (34.998%)  route 0.877ns (65.002%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           0.877    16.349    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 10.033    

Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.474ns (35.126%)  route 0.875ns (64.874%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.875    16.349    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 10.037    

Slack (MET) :             10.051ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    16.331    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.331    
  -------------------------------------------------------------------
                         slack                                 10.051    

Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    16.332    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.076ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.443ns (31.818%)  route 0.949ns (68.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.949    16.392    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.680    26.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.945    
                         clock uncertainty           -0.463    26.482    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.014    26.468    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 10.076    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    16.268    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    26.390    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.390    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.471ns (41.269%)  route 0.671ns (58.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 26.858 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V12                                               0.000    15.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         0.471    15.471 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.671    16.142    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X0Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.594    26.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000    26.858    
                         clock uncertainty           -0.463    26.396    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)       -0.014    26.382    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.142    
  -------------------------------------------------------------------
                         slack                                 10.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.445ns (55.133%)  route 1.176ns (44.867%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.176    12.620    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X0Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.708     6.327    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.789    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.192     6.981    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.981    
                         arrival time                          12.620    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.910ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.417ns (46.055%)  route 1.659ns (53.945%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.659    13.076    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.463     6.974    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.192     7.166    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.166    
                         arrival time                          13.076    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.914ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    12.904    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     6.990    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.990    
                         arrival time                          12.904    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.991ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.447ns (48.670%)  route 1.526ns (51.330%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.526    12.974    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.974    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.002ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 1.453ns (47.765%)  route 1.589ns (52.235%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    10.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           1.589    13.042    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X2Y82          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.716     6.335    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y82          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.335    
                         clock uncertainty            0.463     6.797    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.243     7.040    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.040    
                         arrival time                          13.042    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.005ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 1.446ns (48.582%)  route 1.530ns (51.418%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.530    12.975    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          12.975    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    13.006    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.035ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    13.022    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.438ns (47.606%)  route 1.583ns (52.394%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.583    13.022    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.306ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.464ns (44.446%)  route 1.829ns (55.554%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.829    13.293    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          13.293    
  -------------------------------------------------------------------
                         slack                                  6.306    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 3.986ns (50.397%)  route 3.923ns (49.603%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.636     6.255    u_led_pwm_driver/i_clk
    SLICE_X33Y85         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.923    10.634    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.163 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.163    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 3.967ns (52.033%)  route 3.657ns (47.967%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.606     6.225    u_led_pwm_driver/i_clk
    SLICE_X57Y75         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     6.681 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.657    10.337    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.848 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.848    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 4.036ns (54.845%)  route 3.322ns (45.155%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.618     6.237    u_led_pwm_driver/i_clk
    SLICE_X58Y80         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.518     6.755 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.322    10.077    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.595 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.595    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 4.039ns (55.911%)  route 3.185ns (44.089%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X60Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     6.764 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.185     9.949    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.470 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.470    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 3.964ns (55.401%)  route 3.191ns (44.599%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.625     6.244    u_led_pwm_driver/i_clk
    SLICE_X65Y83         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           3.191     9.891    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.400 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.400    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 3.971ns (56.912%)  route 3.007ns (43.088%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.615     6.233    u_led_pwm_driver/i_clk
    SLICE_X61Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     6.689 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.007     9.696    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.212 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.212    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 4.047ns (58.411%)  route 2.882ns (41.589%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X58Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518     6.750 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           2.882     9.632    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.161 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.161    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.972ns (57.708%)  route 2.911ns (42.292%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.633     6.252    u_led_pwm_driver/i_clk
    SLICE_X63Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.456     6.708 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           2.911     9.619    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.135 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.135    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 4.062ns (58.840%)  route 2.842ns (41.160%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.612     6.230    u_led_pwm_driver/i_clk
    SLICE_X58Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518     6.748 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.842     9.590    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.134 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.134    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 4.054ns (61.786%)  route 2.507ns (38.214%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.721     6.340    u_led_pwm_driver/i_clk
    SLICE_X78Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDRE (Prop_fdre_C_Q)         0.518     6.858 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           2.507     9.365    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    12.901 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.901    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  8.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 1.357ns (70.533%)  route 0.567ns (29.467%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X79Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.567     2.567    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.783 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.783    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.134ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 1.400ns (72.168%)  route 0.540ns (27.832%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.593     1.857    u_led_pwm_driver/i_clk
    SLICE_X78Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDRE (Prop_fdre_C_Q)         0.164     2.021 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           0.540     2.561    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         1.236     3.797 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.163ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 1.439ns (72.486%)  route 0.546ns (27.514%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X10Y50         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.546     2.550    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.825 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.825    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.182ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_copi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 1.435ns (72.162%)  route 0.554ns (27.838%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.592     1.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     2.020 r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/Q
                         net (fo=1, routed)           0.554     2.574    eio_pmod_sf3_copi_dq0_IOBUF_inst/I
    V12                  OBUFT (Prop_obuft_I_O)       1.271     3.845 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.845    eio_pmod_sf3_copi_dq0
    V12                                                               r  eio_pmod_sf3_copi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.210ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.376ns (68.471%)  route 0.634ns (31.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.598     1.862    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X0Y103         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.634     2.637    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.872 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 1.381ns (68.408%)  route 0.638ns (31.592%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.638     2.640    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.880 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.880    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 1.433ns (70.079%)  route 0.612ns (29.921%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.592     1.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     2.020 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           0.612     2.632    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.902 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.902    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.357ns (66.509%)  route 0.684ns (33.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599     1.863    u_led_pwm_driver/i_clk
    SLICE_X79Y90         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.684     2.688    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.904 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.904    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.254ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.388ns (67.774%)  route 0.660ns (32.226%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.604     1.868    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X5Y97          FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.660     2.669    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.916 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.280ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.481ns (70.977%)  route 0.605ns (29.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.592     1.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/eio_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     2.004 r  u_pmod_sf3_custom_driver/eio_csn_o_reg/Q
                         net (fo=1, routed)           0.605     2.610    eo_pmod_sf3_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.942 r  eo_pmod_sf3_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.942    eo_pmod_sf3_csn
    U12                                                               r  eo_pmod_sf3_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  3.280    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      107.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.241ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 4.041ns (57.262%)  route 3.016ns (42.738%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y105         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.016     9.860    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.382 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.382    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                107.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.387ns (61.716%)  route 0.861ns (38.284%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y105         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.861     2.886    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.110 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.110    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  1.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       13.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.900ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 0.456ns (5.310%)  route 8.131ns (94.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         8.131    14.836    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.567    30.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.264    
                         clock uncertainty           -0.160    31.104    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.736    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.736    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                 13.900    

Slack (MET) :             18.218ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.456ns (10.720%)  route 3.798ns (89.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 30.938 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         3.798    10.503    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.552    30.938    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.249    
                         clock uncertainty           -0.160    31.089    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.721    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.721    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 18.218    

Slack (MET) :             18.558ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.456ns (11.635%)  route 3.463ns (88.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 30.943 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         3.463    10.168    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.557    30.943    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.254    
                         clock uncertainty           -0.160    31.094    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.726    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.726    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 18.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.326ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.141ns (7.747%)  route 1.679ns (92.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.564     1.828    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.969 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         1.679     3.648    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.881     2.424    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.141ns (7.183%)  route 1.822ns (92.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.564     1.828    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.969 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         1.822     3.791    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.876     2.419    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             4.453ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.141ns (3.565%)  route 3.814ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.564     1.828    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y86         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.969 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=945, routed)         3.814     5.784    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  4.453    





