$date
	Mon Oct 11 20:59:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module amba_apb_slave $end
$var wire 8 ! paddr [7:0] $end
$var wire 1 " pclk $end
$var wire 1 # penable $end
$var wire 1 $ preset $end
$var wire 1 % psel $end
$var wire 8 & pwdata [7:0] $end
$var wire 1 ' pwrite $end
$var reg 8 ( prdata [7:0] $end
$var reg 1 ) pready $end
$var integer 32 * i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
0)
bx (
0'
b0 &
0%
z$
0#
z"
b0 !
$end
#1
