
*** Running vivado
    with args -log Processor.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Processor.tcl -notrace


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 504.324 ; gain = 293.016
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 505.102 ; gain = 0.777
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 164376e5d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1938fad56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 999.563 ; gain = 0.004

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2 cells.
Phase 2 Constant Propagation | Checksum: 201555088

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 999.563 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 500 unconnected nets.
INFO: [Opt 31-11] Eliminated 138 unconnected cells.
Phase 3 Sweep | Checksum: d500495d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 999.563 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 999.563 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d500495d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 999.563 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d500495d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 999.563 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.563 ; gain = 495.238
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 999.563 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/Processor_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 999.563 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 999.563 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 97d2039a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 999.563 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 97d2039a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 97d2039a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: b4aa3284

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e4aa431

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 1c7e1e212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 1.2 Build Placer Netlist Model | Checksum: 1c7e1e212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1c7e1e212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c7e1e212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 1 Placer Initialization | Checksum: 1c7e1e212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cd4ecfe5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cd4ecfe5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111bce676

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cdf4872b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 19e1da420

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 19e1da420

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 19e1da420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 19e1da420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 3.4 Small Shape Detail Placement | Checksum: 19e1da420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 19e1da420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 3 Detail Placement | Checksum: 19e1da420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19e1da420

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19e1da420

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19e1da420

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 19e1da420

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1cfb1ca81

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.305 ; gain = 20.742
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cfb1ca81

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.305 ; gain = 20.742
Ending Placer Task | Checksum: 15067a6e9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.305 ; gain = 20.742
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.305 ; gain = 20.742
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1020.305 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1020.305 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1020.305 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1020.305 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c5330edb ConstDB: 0 ShapeSum: 8b34980e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 26200841

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1186.914 ; gain = 142.703

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 26200841

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1193.313 ; gain = 149.102
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1725148fc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1226.047 ; gain = 181.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 78bbeafc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1214
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bef00fba

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559
Phase 4 Rip-up And Reroute | Checksum: bef00fba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bef00fba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: bef00fba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.07821 %
  Global Horizontal Routing Utilization  = 5.2348 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: bef00fba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bef00fba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1292.770 ; gain = 248.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 80367383

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1292.770 ; gain = 248.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1292.770 ; gain = 248.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1292.770 ; gain = 272.465
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1292.770 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/Processor_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.770 ; gain = 0.000
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 14:54:41 2017...
