# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_replace_fifo_buffer_time_synth.v" \
"../../../../../memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v" \

# Do not sort compile order
nosort
