Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/dhola/Mastrer_Thesis/MULTICORE/ --output-directory=/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/ --report-file=bsf:/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.qsys
Progress: Loading MULTICORE/MULTICORE_SOBEL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding CPU_TOP [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_TOP
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding CPU_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding CPU_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding CPU_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 12.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mm_bridge_1 [altera_avalon_mm_bridge 12.1]
Progress: Parameterizing module mm_bridge_1
Progress: Adding MULTICORE_0 [MULTICORE 1.0]
Progress: Parameterizing module MULTICORE_0
Progress: Adding SOBEL_0 [SOBEL 1.0]
Progress: Parameterizing module SOBEL_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 12.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding GEAR_N10_R1_P4_0 [GEAR_N10_R1_P4 1.0]
Progress: Parameterizing module GEAR_N10_R1_P4_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MULTICORE_SOBEL.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MULTICORE_SOBEL.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0: Port out conflicts with a VHDL, verilog or system verilog reserved word
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal in2[10] of type datab must have width [32]
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal out[10] of type result must have width [32]
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal in1[10] of type dataa must have width [32]
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/dhola/Mastrer_Thesis/MULTICORE/ --output-directory=/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.sopcinfo --report-file=html:/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.html --report-file=qip:/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/MULTICORE_SOBEL.qip --report-file=cmp:/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL.qsys
Progress: Loading MULTICORE/MULTICORE_SOBEL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding CPU_TOP [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_TOP
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding CPU_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding CPU_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding CPU_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module CPU_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 12.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mm_bridge_1 [altera_avalon_mm_bridge 12.1]
Progress: Parameterizing module mm_bridge_1
Progress: Adding MULTICORE_0 [MULTICORE 1.0]
Progress: Parameterizing module MULTICORE_0
Progress: Adding SOBEL_0 [SOBEL 1.0]
Progress: Parameterizing module SOBEL_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 12.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding GEAR_N10_R1_P4_0 [GEAR_N10_R1_P4 1.0]
Progress: Parameterizing module GEAR_N10_R1_P4_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MULTICORE_SOBEL.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MULTICORE_SOBEL.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0: Port out conflicts with a VHDL, verilog or system verilog reserved word
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal in2[10] of type datab must have width [32]
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal out[10] of type result must have width [32]
Warning: MULTICORE_SOBEL.GEAR_N10_R1_P4_0.nios_custom_instruction_slave: Signal in1[10] of type dataa must have width [32]
Info: MULTICORE_SOBEL: Generating MULTICORE_SOBEL "MULTICORE_SOBEL" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 68 connections
Info: merlin_custom_instruction_transform: After transform: 20 modules, 71 connections
Info: merlin_translator_transform: After transform: 45 modules, 146 connections
Info: merlin_domain_transform: After transform: 87 modules, 363 connections
Info: merlin_router_transform: After transform: 112 modules, 438 connections
Info: reset_adaptation_transform: After transform: 114 modules, 442 connections
Info: merlin_network_to_switch_transform: After transform: 162 modules, 558 connections
Info: merlin_interrupt_mapper_transform: After transform: 166 modules, 570 connections
Warning: MULTICORE_SOBEL: "No matching role found for CPU_TOP:custom_instruction_master:E_ci_multi_clock (clk)"
Warning: MULTICORE_SOBEL: "No matching role found for CPU_TOP:custom_instruction_master:E_ci_multi_reset (reset)"
Info: Starting classic module elaboration.
"/Software/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0001_sopclgen  --no_splash --refresh /tmp/alt7128_7581882335390050096.dir/0001_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus" --sopc_perl="/Software/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7128_7581882335390050096.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/Software/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0001_sopclgen  --generate /tmp/alt7128_7581882335390050096.dir/0001_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus/" --sopc_perl="/Software/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus//../ip/altera/nios2_ip"
.
.
# 2016.11.23 14:47:23 (*) Running Test Generator Program for MULTICORE_SOBEL_sdram_0
# 2016.11.23 14:47:24 (*) Success: sopc_builder finished.
Info: sdram_0: "MULTICORE_SOBEL" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: sysid_qsys_0: "MULTICORE_SOBEL" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: CPU_TOP: Starting RTL generation for module 'MULTICORE_SOBEL_CPU_TOP'
Info: CPU_TOP:   Generation command is [exec /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /Software/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /Software/altera/12.1/quartus/sopc_builder/bin/europa -I /Software/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /Software/altera/12.1/quartus/sopc_builder/bin -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MULTICORE_SOBEL_CPU_TOP --dir=/tmp/alt7128_7581882335390050096.dir/0003_CPU_TOP_gen/ --quartus_dir=/Software/altera/12.1/quartus --verilog --config=/tmp/alt7128_7581882335390050096.dir/0003_CPU_TOP_gen//MULTICORE_SOBEL_CPU_TOP_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU_TOP: # 2016.11.23 14:47:26 (*) Starting Nios II generation
Info: CPU_TOP: # 2016.11.23 14:47:26 (*)   Checking for plaintext license.
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   Couldn't query license setup in Quartus directory /Software/altera/12.1/quartus
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   Plaintext license not found.
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   No license required to generate encrypted Nios II/e.
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   Elaborating CPU configuration settings
Info: CPU_TOP: # 2016.11.23 14:47:28 (*)   Creating all objects for CPU
Info: CPU_TOP: # 2016.11.23 14:47:29 (*)   Generating RTL from CPU objects
Info: CPU_TOP: # 2016.11.23 14:47:29 (*)   Creating plain-text RTL
Info: CPU_TOP: # 2016.11.23 14:47:32 (*) Done Nios II generation
Info: CPU_TOP: Done RTL generation for module 'MULTICORE_SOBEL_CPU_TOP'
Info: CPU_TOP: "MULTICORE_SOBEL" instantiated altera_nios2_qsys "CPU_TOP"
Info: Starting classic module elaboration.
"/Software/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0004_sopclgen  --no_splash --refresh /tmp/alt7128_7581882335390050096.dir/0004_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus" --sopc_perl="/Software/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7128_7581882335390050096.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/Software/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0004_sopclgen  --generate /tmp/alt7128_7581882335390050096.dir/0004_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus/" --sopc_perl="/Software/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus//../ip/altera/nios2_ip"
.
# 2016.11.23 14:47:37 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "MULTICORE_SOBEL" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: CPU_1: Starting RTL generation for module 'MULTICORE_SOBEL_CPU_1'
Info: CPU_1:   Generation command is [exec /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /Software/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /Software/altera/12.1/quartus/sopc_builder/bin/europa -I /Software/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /Software/altera/12.1/quartus/sopc_builder/bin -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MULTICORE_SOBEL_CPU_1 --dir=/tmp/alt7128_7581882335390050096.dir/0005_CPU_1_gen/ --quartus_dir=/Software/altera/12.1/quartus --verilog --config=/tmp/alt7128_7581882335390050096.dir/0005_CPU_1_gen//MULTICORE_SOBEL_CPU_1_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU_1: # 2016.11.23 14:47:38 (*) Starting Nios II generation
Info: CPU_1: # 2016.11.23 14:47:38 (*)   Checking for plaintext license.
Info: CPU_1: # 2016.11.23 14:47:39 (*)   Couldn't query license setup in Quartus directory /Software/altera/12.1/quartus
Info: CPU_1: # 2016.11.23 14:47:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU_1: # 2016.11.23 14:47:39 (*)   Plaintext license not found.
Info: CPU_1: # 2016.11.23 14:47:39 (*)   No license required to generate encrypted Nios II/e.
Info: CPU_1: # 2016.11.23 14:47:39 (*)   Elaborating CPU configuration settings
Info: CPU_1: # 2016.11.23 14:47:39 (*)   Creating all objects for CPU
Info: CPU_1: # 2016.11.23 14:47:40 (*)   Generating RTL from CPU objects
Info: CPU_1: # 2016.11.23 14:47:40 (*)   Creating plain-text RTL
Info: CPU_1: # 2016.11.23 14:47:43 (*) Done Nios II generation
Info: CPU_1: Done RTL generation for module 'MULTICORE_SOBEL_CPU_1'
Info: CPU_1: "MULTICORE_SOBEL" instantiated altera_nios2_qsys "CPU_1"
Info: CPU_2: Starting RTL generation for module 'MULTICORE_SOBEL_CPU_2'
Info: CPU_2:   Generation command is [exec /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /Software/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /Software/altera/12.1/quartus/sopc_builder/bin/europa -I /Software/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /Software/altera/12.1/quartus/sopc_builder/bin -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MULTICORE_SOBEL_CPU_2 --dir=/tmp/alt7128_7581882335390050096.dir/0006_CPU_2_gen/ --quartus_dir=/Software/altera/12.1/quartus --verilog --config=/tmp/alt7128_7581882335390050096.dir/0006_CPU_2_gen//MULTICORE_SOBEL_CPU_2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU_2: # 2016.11.23 14:47:44 (*) Starting Nios II generation
Info: CPU_2: # 2016.11.23 14:47:44 (*)   Checking for plaintext license.
Info: CPU_2: # 2016.11.23 14:47:45 (*)   Couldn't query license setup in Quartus directory /Software/altera/12.1/quartus
Info: CPU_2: # 2016.11.23 14:47:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU_2: # 2016.11.23 14:47:45 (*)   Plaintext license not found.
Info: CPU_2: # 2016.11.23 14:47:45 (*)   No license required to generate encrypted Nios II/e.
Info: CPU_2: # 2016.11.23 14:47:45 (*)   Elaborating CPU configuration settings
Info: CPU_2: # 2016.11.23 14:47:45 (*)   Creating all objects for CPU
Info: CPU_2: # 2016.11.23 14:47:46 (*)   Generating RTL from CPU objects
Info: CPU_2: # 2016.11.23 14:47:46 (*)   Creating plain-text RTL
Info: CPU_2: # 2016.11.23 14:47:49 (*) Done Nios II generation
Info: CPU_2: Done RTL generation for module 'MULTICORE_SOBEL_CPU_2'
Info: CPU_2: "MULTICORE_SOBEL" instantiated altera_nios2_qsys "CPU_2"
Info: CPU_3: Starting RTL generation for module 'MULTICORE_SOBEL_CPU_3'
Info: CPU_3:   Generation command is [exec /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /Software/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /Software/altera/12.1/quartus/sopc_builder/bin/europa -I /Software/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /Software/altera/12.1/quartus/sopc_builder/bin -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /Software/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MULTICORE_SOBEL_CPU_3 --dir=/tmp/alt7128_7581882335390050096.dir/0007_CPU_3_gen/ --quartus_dir=/Software/altera/12.1/quartus --verilog --config=/tmp/alt7128_7581882335390050096.dir/0007_CPU_3_gen//MULTICORE_SOBEL_CPU_3_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU_3: # 2016.11.23 14:47:50 (*) Starting Nios II generation
Info: CPU_3: # 2016.11.23 14:47:50 (*)   Checking for plaintext license.
Info: CPU_3: # 2016.11.23 14:47:51 (*)   Couldn't query license setup in Quartus directory /Software/altera/12.1/quartus
Info: CPU_3: # 2016.11.23 14:47:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU_3: # 2016.11.23 14:47:51 (*)   Plaintext license not found.
Info: CPU_3: # 2016.11.23 14:47:51 (*)   No license required to generate encrypted Nios II/e.
Info: CPU_3: # 2016.11.23 14:47:51 (*)   Elaborating CPU configuration settings
Info: CPU_3: # 2016.11.23 14:47:51 (*)   Creating all objects for CPU
Info: CPU_3: # 2016.11.23 14:47:52 (*)   Generating RTL from CPU objects
Info: CPU_3: # 2016.11.23 14:47:52 (*)   Creating plain-text RTL
Info: CPU_3: # 2016.11.23 14:47:55 (*) Done Nios II generation
Info: CPU_3: Done RTL generation for module 'MULTICORE_SOBEL_CPU_3'
Info: CPU_3: "MULTICORE_SOBEL" instantiated altera_nios2_qsys "CPU_3"
Info: mm_bridge_0: "MULTICORE_SOBEL" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: MULTICORE_0: "MULTICORE_SOBEL" instantiated MULTICORE "MULTICORE_0"
Info: SOBEL_0: "MULTICORE_SOBEL" instantiated SOBEL "SOBEL_0"
Info: Starting classic module elaboration.
"/Software/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0010_sopclgen  --no_splash --refresh /tmp/alt7128_7581882335390050096.dir/0010_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus" --sopc_perl="/Software/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7128_7581882335390050096.dir/0010_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/Software/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/Software/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/Software/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/Software/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/Software/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/Software/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7128_7581882335390050096.dir/0010_sopclgen  --generate /tmp/alt7128_7581882335390050096.dir/0010_sopclgen/yysystem.v --quartus_dir="/Software/altera/12.1/quartus/" --sopc_perl="/Software/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/Software/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/Software/altera/12.1/quartus//../ip/altera/nios2_ip"
.
# 2016.11.23 14:48:00 (*) Success: sopc_builder finished.
Info: performance_counter_0: "MULTICORE_SOBEL" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: GEAR_N10_R1_P4_0: "MULTICORE_SOBEL" instantiated GEAR_N10_R1_P4 "GEAR_N10_R1_P4_0"
Info: CPU_TOP_custom_instruction_master_translator: "MULTICORE_SOBEL" instantiated altera_customins_master_translator "CPU_TOP_custom_instruction_master_translator"
Info: CPU_TOP_custom_instruction_master_comb_xconnect: "MULTICORE_SOBEL" instantiated altera_customins_xconnect "CPU_TOP_custom_instruction_master_comb_xconnect"
Info: CPU_TOP_custom_instruction_master_comb_slave_translator0: "MULTICORE_SOBEL" instantiated altera_customins_slave_translator "CPU_TOP_custom_instruction_master_comb_slave_translator0"
Info: CPU_TOP_instruction_master_translator: "MULTICORE_SOBEL" instantiated altera_merlin_master_translator "CPU_TOP_instruction_master_translator"
Info: CPU_TOP_jtag_debug_module_translator: "MULTICORE_SOBEL" instantiated altera_merlin_slave_translator "CPU_TOP_jtag_debug_module_translator"
Info: CPU_TOP_instruction_master_translator_avalon_universal_master_0_agent: "MULTICORE_SOBEL" instantiated altera_merlin_master_agent "CPU_TOP_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_TOP_jtag_debug_module_translator_avalon_universal_slave_0_agent: "MULTICORE_SOBEL" instantiated altera_merlin_slave_agent "CPU_TOP_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_TOP_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "MULTICORE_SOBEL" instantiated altera_avalon_sc_fifo "CPU_TOP_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_003"
Info: addr_router_004: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_004"
Info: addr_router_005: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_005"
Info: addr_router_006: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_006"
Info: addr_router_007: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_007"
Info: id_router: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router"
Info: id_router_001: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_003"
Info: id_router_006: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_006"
Info: id_router_007: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_007"
Info: id_router_008: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_008"
Info: id_router_009: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_009"
Info: id_router_010: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_010"
Info: id_router_011: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_011"
Info: id_router_012: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_012"
Info: id_router_013: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_013"
Info: addr_router_008: "MULTICORE_SOBEL" instantiated altera_merlin_router "addr_router_008"
Info: id_router_014: "MULTICORE_SOBEL" instantiated altera_merlin_router "id_router_014"
Info: rst_controller: "MULTICORE_SOBEL" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_mux: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_009: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux_009"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_001: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_demux_009: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_009"
Info: rsp_xbar_mux: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_003: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux_003"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_008: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_008"
Info: cmd_xbar_mux_014: "MULTICORE_SOBEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux_014"
Info: Reusing file /home/dhola/Mastrer_Thesis/MULTICORE/MULTICORE_SOBEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_014: "MULTICORE_SOBEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_014"
Info: irq_mapper: "MULTICORE_SOBEL" instantiated altera_irq_mapper "irq_mapper"
Info: MULTICORE_SOBEL: Done MULTICORE_SOBEL" with 64 modules, 236 files, 4193847 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
