
*** Running vivado
    with args -log ebaz4205_axi_interface_DEC_RATE_Q_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axi_interface_DEC_RATE_Q_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_axi_interface_DEC_RATE_Q_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.352 ; gain = 0.023 ; free physical = 9748 ; free virtual = 16569
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axis-capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/PS2_mouse_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axi_dynclk_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axi_interface_DEC_RATE_Q_0
Command: synth_design -top ebaz4205_axi_interface_DEC_RATE_Q_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 814696
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2048.488 ; gain = 370.770 ; free physical = 331 ; free virtual = 4296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.630; parent = 1119.447; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3018.922; parent = 2054.430; children = 964.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_axi_interface_DEC_RATE_Q_0' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_interface_DEC_RATE_Q_0/synth/ebaz4205_axi_interface_DEC_RATE_Q_0.v:53]
INFO: [Synth 8-638] synthesizing module 'dds_axi_interface' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_CTRL_M_AXIS_TDATA_WIDTH_INTERN bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dds_axi_interface_logic' declared at '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd:6' bound to instance 'dds_axi_interface_logic_inst' of component 'dds_axi_interface_logic' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd:94]
INFO: [Synth 8-638] synthesizing module 'dds_axi_interface_logic' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd:91]
INFO: [Synth 8-226] default block is never used [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd:234]
INFO: [Synth 8-226] default block is never used [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'dds_axi_interface_logic' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'dds_axi_interface' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd:49]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_axi_interface_DEC_RATE_Q_0' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_interface_DEC_RATE_Q_0/synth/ebaz4205_axi_interface_DEC_RATE_Q_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module dds_axi_interface_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module dds_axi_interface_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module dds_axi_interface_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module dds_axi_interface_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module dds_axi_interface_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module dds_axi_interface_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2121.395 ; gain = 443.676 ; free physical = 373 ; free virtual = 3307
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3085.891; parent = 2121.398; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.207 ; gain = 461.488 ; free physical = 724 ; free virtual = 3664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3103.703; parent = 2139.211; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.207 ; gain = 461.488 ; free physical = 770 ; free virtual = 3715
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3103.703; parent = 2139.211; children = 964.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2139.207 ; gain = 0.000 ; free physical = 816 ; free virtual = 3759
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.957 ; gain = 0.000 ; free physical = 674 ; free virtual = 3720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2288.957 ; gain = 0.000 ; free physical = 691 ; free virtual = 3737
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1171 ; free virtual = 4594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1181 ; free virtual = 4624
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1426 ; free virtual = 4892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 2005 ; free virtual = 5881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[2] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[1] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_awprot[0] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[2] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[1] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_s_axi_arprot[0] in module ebaz4205_axi_interface_DEC_RATE_Q_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 2212 ; free virtual = 6444
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.155; parent = 1163.975; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1477 ; free virtual = 5798
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.620; parent = 1193.521; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1469 ; free virtual = 5792
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.684; parent = 1193.585; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1485 ; free virtual = 5817
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.922; parent = 1193.823; children = 122.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1880 ; free virtual = 6264
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.656; parent = 1194.747; children = 122.909
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1872 ; free virtual = 6257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.677; parent = 1194.768; children = 122.909
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1879 ; free virtual = 6263
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.679; parent = 1194.777; children = 122.909
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1871 ; free virtual = 6256
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.679; parent = 1194.777; children = 122.909
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1851 ; free virtual = 6235
Synthesis current peak Physical Memory [PSS] (MB): peak = 1317.679; parent = 1194.777; children = 122.909
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1974 ; free virtual = 6358
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.398; parent = 1195.167; children = 123.231
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    40|
|5     |LUT5 |     3|
|6     |LUT6 |     1|
|7     |FDRE |   108|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 1975 ; free virtual = 6359
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.439; parent = 1195.207; children = 123.232
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3221.438; parent = 2256.945; children = 964.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2288.957 ; gain = 461.488 ; free physical = 2188 ; free virtual = 6573
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2288.957 ; gain = 611.238 ; free physical = 2189 ; free virtual = 6574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.957 ; gain = 0.000 ; free physical = 2336 ; free virtual = 6722
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.957 ; gain = 0.000 ; free physical = 2451 ; free virtual = 6840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5db4b514
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 2288.957 ; gain = 896.605 ; free physical = 2900 ; free virtual = 7290
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axi_interface_DEC_RATE_Q_0_synth_1/ebaz4205_axi_interface_DEC_RATE_Q_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axi_interface_DEC_RATE_Q_0_synth_1/ebaz4205_axi_interface_DEC_RATE_Q_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_axi_interface_DEC_RATE_Q_0_utilization_synth.rpt -pb ebaz4205_axi_interface_DEC_RATE_Q_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 17:56:36 2023...
