Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 16 14:48:24 2022
| Host         : Sicheng-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab2_methodology_drc_routed.rpt -pb Lab2_methodology_drc_routed.pb -rpx Lab2_methodology_drc_routed.rpx
| Design       : Lab2
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/xiaoy/Desktop/WashU/Fall 2022/CSE 260M/Lab 2/Lab 2.srcs/constrs_1/new/Lab 2.xdc (Line: 1))
Previous: create_clock -period 10.000 [get_ports clk] (Source: c:/Users/xiaoy/Desktop/WashU/Fall 2022/CSE 260M/Lab 2/Lab 2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/xiaoy/Desktop/WashU/Fall 2022/CSE 260M/Lab 2/Lab 2.srcs/constrs_1/new/Lab 2.xdc (Line: 1))
Previous: create_clock -period 10.000 [get_ports clk] (Source: c:/Users/xiaoy/Desktop/WashU/Fall 2022/CSE 260M/Lab 2/Lab 2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


