<?xml version="1.0" encoding="UTF-8"?>
<project name="VGA with Glyph" board="Mojo V3" language="Verilog">
  <files>
    <src top="true">mojo_top.v</src>
    <src>hvsync_generator.v</src>
    <ucf>mojo.ucf</ucf>
    <core name="clk_25MHz">
      <src>clk_25MHz.v</src>
    </core>
  </files>
</project>
