
stm32L432KC_SSD1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005954  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005ae0  08005ae0  00015ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b40  08005b40  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005b40  08005b40  00015b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b48  08005b48  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b48  08005b48  00015b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b4c  08005b4c  00015b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005b50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000558  2000000c  08005b5c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000564  08005b5c  00020564  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e85b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ea5  00000000  00000000  0002e897  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c68  00000000  00000000  00030740  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b60  00000000  00000000  000313a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002387  00000000  00000000  00031f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ab39  00000000  00000000  0003428f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c10e3  00000000  00000000  0003edc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ffeab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003268  00000000  00000000  000fff28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08005ac8 	.word	0x08005ac8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08005ac8 	.word	0x08005ac8

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b972 	b.w	80004d8 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9e08      	ldr	r6, [sp, #32]
 8000212:	4604      	mov	r4, r0
 8000214:	4688      	mov	r8, r1
 8000216:	2b00      	cmp	r3, #0
 8000218:	d14b      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021a:	428a      	cmp	r2, r1
 800021c:	4615      	mov	r5, r2
 800021e:	d967      	bls.n	80002f0 <__udivmoddi4+0xe4>
 8000220:	fab2 f282 	clz	r2, r2
 8000224:	b14a      	cbz	r2, 800023a <__udivmoddi4+0x2e>
 8000226:	f1c2 0720 	rsb	r7, r2, #32
 800022a:	fa01 f302 	lsl.w	r3, r1, r2
 800022e:	fa20 f707 	lsr.w	r7, r0, r7
 8000232:	4095      	lsls	r5, r2
 8000234:	ea47 0803 	orr.w	r8, r7, r3
 8000238:	4094      	lsls	r4, r2
 800023a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023e:	0c23      	lsrs	r3, r4, #16
 8000240:	fbb8 f7fe 	udiv	r7, r8, lr
 8000244:	fa1f fc85 	uxth.w	ip, r5
 8000248:	fb0e 8817 	mls	r8, lr, r7, r8
 800024c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000250:	fb07 f10c 	mul.w	r1, r7, ip
 8000254:	4299      	cmp	r1, r3
 8000256:	d909      	bls.n	800026c <__udivmoddi4+0x60>
 8000258:	18eb      	adds	r3, r5, r3
 800025a:	f107 30ff 	add.w	r0, r7, #4294967295
 800025e:	f080 811b 	bcs.w	8000498 <__udivmoddi4+0x28c>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 8118 	bls.w	8000498 <__udivmoddi4+0x28c>
 8000268:	3f02      	subs	r7, #2
 800026a:	442b      	add	r3, r5
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0fe 	udiv	r0, r3, lr
 8000274:	fb0e 3310 	mls	r3, lr, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000280:	45a4      	cmp	ip, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x8c>
 8000284:	192c      	adds	r4, r5, r4
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x290>
 800028e:	45a4      	cmp	ip, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x290>
 8000294:	3802      	subs	r0, #2
 8000296:	442c      	add	r4, r5
 8000298:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800029c:	eba4 040c 	sub.w	r4, r4, ip
 80002a0:	2700      	movs	r7, #0
 80002a2:	b11e      	cbz	r6, 80002ac <__udivmoddi4+0xa0>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c6 4300 	strd	r4, r3, [r6]
 80002ac:	4639      	mov	r1, r7
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xbe>
 80002b6:	2e00      	cmp	r6, #0
 80002b8:	f000 80eb 	beq.w	8000492 <__udivmoddi4+0x286>
 80002bc:	2700      	movs	r7, #0
 80002be:	e9c6 0100 	strd	r0, r1, [r6]
 80002c2:	4638      	mov	r0, r7
 80002c4:	4639      	mov	r1, r7
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f783 	clz	r7, r3
 80002ce:	2f00      	cmp	r7, #0
 80002d0:	d147      	bne.n	8000362 <__udivmoddi4+0x156>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd0>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2c4>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	4698      	mov	r8, r3
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa0>
 80002ea:	e9c6 4800 	strd	r4, r8, [r6]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa0>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xe8>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 808f 	bne.w	800041c <__udivmoddi4+0x210>
 80002fe:	1b49      	subs	r1, r1, r5
 8000300:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000304:	fa1f f885 	uxth.w	r8, r5
 8000308:	2701      	movs	r7, #1
 800030a:	fbb1 fcfe 	udiv	ip, r1, lr
 800030e:	0c23      	lsrs	r3, r4, #16
 8000310:	fb0e 111c 	mls	r1, lr, ip, r1
 8000314:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000318:	fb08 f10c 	mul.w	r1, r8, ip
 800031c:	4299      	cmp	r1, r3
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0x124>
 8000320:	18eb      	adds	r3, r5, r3
 8000322:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x122>
 8000328:	4299      	cmp	r1, r3
 800032a:	f200 80cd 	bhi.w	80004c8 <__udivmoddi4+0x2bc>
 800032e:	4684      	mov	ip, r0
 8000330:	1a59      	subs	r1, r3, r1
 8000332:	b2a3      	uxth	r3, r4
 8000334:	fbb1 f0fe 	udiv	r0, r1, lr
 8000338:	fb0e 1410 	mls	r4, lr, r0, r1
 800033c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000340:	fb08 f800 	mul.w	r8, r8, r0
 8000344:	45a0      	cmp	r8, r4
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x14c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x14a>
 8000350:	45a0      	cmp	r8, r4
 8000352:	f200 80b6 	bhi.w	80004c2 <__udivmoddi4+0x2b6>
 8000356:	4618      	mov	r0, r3
 8000358:	eba4 0408 	sub.w	r4, r4, r8
 800035c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000360:	e79f      	b.n	80002a2 <__udivmoddi4+0x96>
 8000362:	f1c7 0c20 	rsb	ip, r7, #32
 8000366:	40bb      	lsls	r3, r7
 8000368:	fa22 fe0c 	lsr.w	lr, r2, ip
 800036c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000370:	fa01 f407 	lsl.w	r4, r1, r7
 8000374:	fa20 f50c 	lsr.w	r5, r0, ip
 8000378:	fa21 f30c 	lsr.w	r3, r1, ip
 800037c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000380:	4325      	orrs	r5, r4
 8000382:	fbb3 f9f8 	udiv	r9, r3, r8
 8000386:	0c2c      	lsrs	r4, r5, #16
 8000388:	fb08 3319 	mls	r3, r8, r9, r3
 800038c:	fa1f fa8e 	uxth.w	sl, lr
 8000390:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000394:	fb09 f40a 	mul.w	r4, r9, sl
 8000398:	429c      	cmp	r4, r3
 800039a:	fa02 f207 	lsl.w	r2, r2, r7
 800039e:	fa00 f107 	lsl.w	r1, r0, r7
 80003a2:	d90b      	bls.n	80003bc <__udivmoddi4+0x1b0>
 80003a4:	eb1e 0303 	adds.w	r3, lr, r3
 80003a8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003ac:	f080 8087 	bcs.w	80004be <__udivmoddi4+0x2b2>
 80003b0:	429c      	cmp	r4, r3
 80003b2:	f240 8084 	bls.w	80004be <__udivmoddi4+0x2b2>
 80003b6:	f1a9 0902 	sub.w	r9, r9, #2
 80003ba:	4473      	add	r3, lr
 80003bc:	1b1b      	subs	r3, r3, r4
 80003be:	b2ad      	uxth	r5, r5
 80003c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c4:	fb08 3310 	mls	r3, r8, r0, r3
 80003c8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003cc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d0:	45a2      	cmp	sl, r4
 80003d2:	d908      	bls.n	80003e6 <__udivmoddi4+0x1da>
 80003d4:	eb1e 0404 	adds.w	r4, lr, r4
 80003d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003dc:	d26b      	bcs.n	80004b6 <__udivmoddi4+0x2aa>
 80003de:	45a2      	cmp	sl, r4
 80003e0:	d969      	bls.n	80004b6 <__udivmoddi4+0x2aa>
 80003e2:	3802      	subs	r0, #2
 80003e4:	4474      	add	r4, lr
 80003e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ea:	fba0 8902 	umull	r8, r9, r0, r2
 80003ee:	eba4 040a 	sub.w	r4, r4, sl
 80003f2:	454c      	cmp	r4, r9
 80003f4:	46c2      	mov	sl, r8
 80003f6:	464b      	mov	r3, r9
 80003f8:	d354      	bcc.n	80004a4 <__udivmoddi4+0x298>
 80003fa:	d051      	beq.n	80004a0 <__udivmoddi4+0x294>
 80003fc:	2e00      	cmp	r6, #0
 80003fe:	d069      	beq.n	80004d4 <__udivmoddi4+0x2c8>
 8000400:	ebb1 050a 	subs.w	r5, r1, sl
 8000404:	eb64 0403 	sbc.w	r4, r4, r3
 8000408:	fa04 fc0c 	lsl.w	ip, r4, ip
 800040c:	40fd      	lsrs	r5, r7
 800040e:	40fc      	lsrs	r4, r7
 8000410:	ea4c 0505 	orr.w	r5, ip, r5
 8000414:	e9c6 5400 	strd	r5, r4, [r6]
 8000418:	2700      	movs	r7, #0
 800041a:	e747      	b.n	80002ac <__udivmoddi4+0xa0>
 800041c:	f1c2 0320 	rsb	r3, r2, #32
 8000420:	fa20 f703 	lsr.w	r7, r0, r3
 8000424:	4095      	lsls	r5, r2
 8000426:	fa01 f002 	lsl.w	r0, r1, r2
 800042a:	fa21 f303 	lsr.w	r3, r1, r3
 800042e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000432:	4338      	orrs	r0, r7
 8000434:	0c01      	lsrs	r1, r0, #16
 8000436:	fbb3 f7fe 	udiv	r7, r3, lr
 800043a:	fa1f f885 	uxth.w	r8, r5
 800043e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000442:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000446:	fb07 f308 	mul.w	r3, r7, r8
 800044a:	428b      	cmp	r3, r1
 800044c:	fa04 f402 	lsl.w	r4, r4, r2
 8000450:	d907      	bls.n	8000462 <__udivmoddi4+0x256>
 8000452:	1869      	adds	r1, r5, r1
 8000454:	f107 3cff 	add.w	ip, r7, #4294967295
 8000458:	d22f      	bcs.n	80004ba <__udivmoddi4+0x2ae>
 800045a:	428b      	cmp	r3, r1
 800045c:	d92d      	bls.n	80004ba <__udivmoddi4+0x2ae>
 800045e:	3f02      	subs	r7, #2
 8000460:	4429      	add	r1, r5
 8000462:	1acb      	subs	r3, r1, r3
 8000464:	b281      	uxth	r1, r0
 8000466:	fbb3 f0fe 	udiv	r0, r3, lr
 800046a:	fb0e 3310 	mls	r3, lr, r0, r3
 800046e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000472:	fb00 f308 	mul.w	r3, r0, r8
 8000476:	428b      	cmp	r3, r1
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x27e>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000480:	d217      	bcs.n	80004b2 <__udivmoddi4+0x2a6>
 8000482:	428b      	cmp	r3, r1
 8000484:	d915      	bls.n	80004b2 <__udivmoddi4+0x2a6>
 8000486:	3802      	subs	r0, #2
 8000488:	4429      	add	r1, r5
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000490:	e73b      	b.n	800030a <__udivmoddi4+0xfe>
 8000492:	4637      	mov	r7, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e709      	b.n	80002ac <__udivmoddi4+0xa0>
 8000498:	4607      	mov	r7, r0
 800049a:	e6e7      	b.n	800026c <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x8c>
 80004a0:	4541      	cmp	r1, r8
 80004a2:	d2ab      	bcs.n	80003fc <__udivmoddi4+0x1f0>
 80004a4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a8:	eb69 020e 	sbc.w	r2, r9, lr
 80004ac:	3801      	subs	r0, #1
 80004ae:	4613      	mov	r3, r2
 80004b0:	e7a4      	b.n	80003fc <__udivmoddi4+0x1f0>
 80004b2:	4660      	mov	r0, ip
 80004b4:	e7e9      	b.n	800048a <__udivmoddi4+0x27e>
 80004b6:	4618      	mov	r0, r3
 80004b8:	e795      	b.n	80003e6 <__udivmoddi4+0x1da>
 80004ba:	4667      	mov	r7, ip
 80004bc:	e7d1      	b.n	8000462 <__udivmoddi4+0x256>
 80004be:	4681      	mov	r9, r0
 80004c0:	e77c      	b.n	80003bc <__udivmoddi4+0x1b0>
 80004c2:	3802      	subs	r0, #2
 80004c4:	442c      	add	r4, r5
 80004c6:	e747      	b.n	8000358 <__udivmoddi4+0x14c>
 80004c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004cc:	442b      	add	r3, r5
 80004ce:	e72f      	b.n	8000330 <__udivmoddi4+0x124>
 80004d0:	4638      	mov	r0, r7
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xda>
 80004d4:	4637      	mov	r7, r6
 80004d6:	e6e9      	b.n	80002ac <__udivmoddi4+0xa0>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b5b0      	push	{r4, r5, r7, lr}
 80004de:	b086      	sub	sp, #24
 80004e0:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e2:	f002 fd92 	bl	800300a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e6:	f000 f8a3 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ea:	f000 f995 	bl	8000818 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ee:	f000 f963 	bl	80007b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80004f2:	f000 f921 	bl	8000738 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  debug_print("Hello from dev board\r\n");
 80004f6:	4a4b      	ldr	r2, [pc, #300]	; (8000624 <main+0x148>)
 80004f8:	4b4b      	ldr	r3, [pc, #300]	; (8000628 <main+0x14c>)
 80004fa:	4614      	mov	r4, r2
 80004fc:	461d      	mov	r5, r3
 80004fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000502:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000506:	6020      	str	r0, [r4, #0]
 8000508:	3404      	adds	r4, #4
 800050a:	8021      	strh	r1, [r4, #0]
 800050c:	3402      	adds	r4, #2
 800050e:	0c0b      	lsrs	r3, r1, #16
 8000510:	7023      	strb	r3, [r4, #0]
 8000512:	4844      	ldr	r0, [pc, #272]	; (8000624 <main+0x148>)
 8000514:	f7ff fe5a 	bl	80001cc <strlen>
 8000518:	4603      	mov	r3, r0
 800051a:	b29a      	uxth	r2, r3
 800051c:	f04f 33ff 	mov.w	r3, #4294967295
 8000520:	4940      	ldr	r1, [pc, #256]	; (8000624 <main+0x148>)
 8000522:	4842      	ldr	r0, [pc, #264]	; (800062c <main+0x150>)
 8000524:	f004 fe16 	bl	8005154 <HAL_UART_Transmit>
  ssd1306_Init();
 8000528:	f000 fa00 	bl	800092c <ssd1306_Init>
			down6 = down6 + 1;
			tel7 = tel7 + 1;
		}*/


	int down8 = -16 ;
 800052c:	f06f 030f 	mvn.w	r3, #15
 8000530:	617b      	str	r3, [r7, #20]
	int tel8 = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	613b      	str	r3, [r7, #16]

				while( tel8 < 80){
 8000536:	e020      	b.n	800057a <main+0x9e>

					ssd1306_Fill(White);
 8000538:	2001      	movs	r0, #1
 800053a:	f000 fa65 	bl	8000a08 <ssd1306_Fill>
					ssd1306_tetris_R(96, 41);
 800053e:	2129      	movs	r1, #41	; 0x29
 8000540:	2060      	movs	r0, #96	; 0x60
 8000542:	f000 ffcc 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_L(104, 48);
 8000546:	2130      	movs	r1, #48	; 0x30
 8000548:	2068      	movs	r0, #104	; 0x68
 800054a:	f000 fc25 	bl	8000d98 <ssd1306_tetris_L>
					ssd1306_tetris_V(112, 26);
 800054e:	211a      	movs	r1, #26
 8000550:	2070      	movs	r0, #112	; 0x70
 8000552:	f001 fb37 	bl	8001bc4 <ssd1306_tetris_V>
					ssd1306_tetris_Z_90(104, 11);
 8000556:	210b      	movs	r1, #11
 8000558:	2068      	movs	r0, #104	; 0x68
 800055a:	f001 fdf6 	bl	800214a <ssd1306_tetris_Z_90>
					ssd1306_tetris_R(96, 4);
 800055e:	2104      	movs	r1, #4
 8000560:	2060      	movs	r0, #96	; 0x60
 8000562:	f000 ffbc 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_T_links(down8,24);
 8000566:	2118      	movs	r1, #24
 8000568:	6978      	ldr	r0, [r7, #20]
 800056a:	f002 f981 	bl	8002870 <ssd1306_tetris_T_links>
					down8 = down8 + 1;
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	3301      	adds	r3, #1
 8000572:	617b      	str	r3, [r7, #20]
					tel8 = tel8 + 1;
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	3301      	adds	r3, #1
 8000578:	613b      	str	r3, [r7, #16]
				while( tel8 < 80){
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	2b4f      	cmp	r3, #79	; 0x4f
 800057e:	dddb      	ble.n	8000538 <main+0x5c>
				}
	int side9=24;
 8000580:	2318      	movs	r3, #24
 8000582:	60fb      	str	r3, [r7, #12]
	int tel9=0;
 8000584:	2300      	movs	r3, #0
 8000586:	60bb      	str	r3, [r7, #8]
				while( tel9 < 3){
 8000588:	e020      	b.n	80005cc <main+0xf0>

					ssd1306_Fill(White);
 800058a:	2001      	movs	r0, #1
 800058c:	f000 fa3c 	bl	8000a08 <ssd1306_Fill>
					ssd1306_tetris_R(96, 41);
 8000590:	2129      	movs	r1, #41	; 0x29
 8000592:	2060      	movs	r0, #96	; 0x60
 8000594:	f000 ffa3 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_L(104, 48);
 8000598:	2130      	movs	r1, #48	; 0x30
 800059a:	2068      	movs	r0, #104	; 0x68
 800059c:	f000 fbfc 	bl	8000d98 <ssd1306_tetris_L>
					ssd1306_tetris_V(112, 26);
 80005a0:	211a      	movs	r1, #26
 80005a2:	2070      	movs	r0, #112	; 0x70
 80005a4:	f001 fb0e 	bl	8001bc4 <ssd1306_tetris_V>
					ssd1306_tetris_Z_90(104, 11);
 80005a8:	210b      	movs	r1, #11
 80005aa:	2068      	movs	r0, #104	; 0x68
 80005ac:	f001 fdcd 	bl	800214a <ssd1306_tetris_Z_90>
					ssd1306_tetris_R(96, 4);
 80005b0:	2104      	movs	r1, #4
 80005b2:	2060      	movs	r0, #96	; 0x60
 80005b4:	f000 ff93 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_T_links(63,side9);
 80005b8:	68f9      	ldr	r1, [r7, #12]
 80005ba:	203f      	movs	r0, #63	; 0x3f
 80005bc:	f002 f958 	bl	8002870 <ssd1306_tetris_T_links>
					side9 = side9 + 1;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	3301      	adds	r3, #1
 80005c4:	60fb      	str	r3, [r7, #12]
					tel9 = tel9 + 1;
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	3301      	adds	r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
				while( tel9 < 3){
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	dddb      	ble.n	800058a <main+0xae>
				}

	int down10=63;
 80005d2:	233f      	movs	r3, #63	; 0x3f
 80005d4:	607b      	str	r3, [r7, #4]
				while( down10 < 90){
 80005d6:	e01d      	b.n	8000614 <main+0x138>

					ssd1306_Fill(White);
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 fa15 	bl	8000a08 <ssd1306_Fill>
					ssd1306_tetris_R(96, 41);
 80005de:	2129      	movs	r1, #41	; 0x29
 80005e0:	2060      	movs	r0, #96	; 0x60
 80005e2:	f000 ff7c 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_L(104, 48);
 80005e6:	2130      	movs	r1, #48	; 0x30
 80005e8:	2068      	movs	r0, #104	; 0x68
 80005ea:	f000 fbd5 	bl	8000d98 <ssd1306_tetris_L>
					ssd1306_tetris_V(112, 26);
 80005ee:	211a      	movs	r1, #26
 80005f0:	2070      	movs	r0, #112	; 0x70
 80005f2:	f001 fae7 	bl	8001bc4 <ssd1306_tetris_V>
					ssd1306_tetris_Z_90(104, 11);
 80005f6:	210b      	movs	r1, #11
 80005f8:	2068      	movs	r0, #104	; 0x68
 80005fa:	f001 fda6 	bl	800214a <ssd1306_tetris_Z_90>
					ssd1306_tetris_R(96, 4);
 80005fe:	2104      	movs	r1, #4
 8000600:	2060      	movs	r0, #96	; 0x60
 8000602:	f000 ff6c 	bl	80014de <ssd1306_tetris_R>
					ssd1306_tetris_T_links( down10,26);
 8000606:	211a      	movs	r1, #26
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f002 f931 	bl	8002870 <ssd1306_tetris_T_links>
					down10 = down10 + 1;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3301      	adds	r3, #1
 8000612:	607b      	str	r3, [r7, #4]
				while( down10 < 90){
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b59      	cmp	r3, #89	; 0x59
 8000618:	ddde      	ble.n	80005d8 <main+0xfc>
 800061a:	2300      	movs	r3, #0

				}


  /* USER CODE END 3 */
}
 800061c:	4618      	mov	r0, r3
 800061e:	3718      	adds	r7, #24
 8000620:	46bd      	mov	sp, r7
 8000622:	bdb0      	pop	{r4, r5, r7, pc}
 8000624:	20000028 	.word	0x20000028
 8000628:	08005ae0 	.word	0x08005ae0
 800062c:	200004e0 	.word	0x200004e0

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b0ac      	sub	sp, #176	; 0xb0
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800063a:	2244      	movs	r2, #68	; 0x44
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f005 fa3a 	bl	8005ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2254      	movs	r2, #84	; 0x54
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f005 fa2c 	bl	8005ab8 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000660:	f003 fbd2 	bl	8003e08 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000664:	4b33      	ldr	r3, [pc, #204]	; (8000734 <SystemClock_Config+0x104>)
 8000666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800066a:	4a32      	ldr	r2, [pc, #200]	; (8000734 <SystemClock_Config+0x104>)
 800066c:	f023 0318 	bic.w	r3, r3, #24
 8000670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000674:	2314      	movs	r3, #20
 8000676:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800067c:	2301      	movs	r3, #1
 800067e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000688:	2360      	movs	r3, #96	; 0x60
 800068a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	2302      	movs	r3, #2
 8000690:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000694:	2301      	movs	r3, #1
 8000696:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 800069a:	2301      	movs	r3, #1
 800069c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80006a0:	2310      	movs	r3, #16
 80006a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ac:	2302      	movs	r3, #2
 80006ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80006bc:	4618      	mov	r0, r3
 80006be:	f003 fc17 	bl	8003ef0 <HAL_RCC_OscConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006c8:	f000 f8f0 	bl	80008ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006cc:	230f      	movs	r3, #15
 80006ce:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d0:	2303      	movs	r3, #3
 80006d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006e4:	2101      	movs	r1, #1
 80006e6:	4618      	mov	r0, r3
 80006e8:	f003 fff0 	bl	80046cc <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006f2:	f000 f8db 	bl	80008ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 80006f6:	2342      	movs	r3, #66	; 0x42
 80006f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006fe:	2300      	movs	r3, #0
 8000700:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	4618      	mov	r0, r3
 8000706:	f004 f9e5 	bl	8004ad4 <HAL_RCCEx_PeriphCLKConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000710:	f000 f8cc 	bl	80008ac <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000714:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000718:	f003 fb94 	bl	8003e44 <HAL_PWREx_ControlVoltageScaling>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000722:	f000 f8c3 	bl	80008ac <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000726:	f004 fbc7 	bl	8004eb8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800072a:	bf00      	nop
 800072c:	37b0      	adds	r7, #176	; 0xb0
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000

08000738 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800073c:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <MX_I2C1_Init+0x74>)
 800073e:	4a1c      	ldr	r2, [pc, #112]	; (80007b0 <MX_I2C1_Init+0x78>)
 8000740:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000742:	4b1a      	ldr	r3, [pc, #104]	; (80007ac <MX_I2C1_Init+0x74>)
 8000744:	4a1b      	ldr	r2, [pc, #108]	; (80007b4 <MX_I2C1_Init+0x7c>)
 8000746:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000748:	4b18      	ldr	r3, [pc, #96]	; (80007ac <MX_I2C1_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800074e:	4b17      	ldr	r3, [pc, #92]	; (80007ac <MX_I2C1_Init+0x74>)
 8000750:	2201      	movs	r2, #1
 8000752:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000754:	4b15      	ldr	r3, [pc, #84]	; (80007ac <MX_I2C1_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <MX_I2C1_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <MX_I2C1_Init+0x74>)
 8000762:	2200      	movs	r2, #0
 8000764:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <MX_I2C1_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <MX_I2C1_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000772:	480e      	ldr	r0, [pc, #56]	; (80007ac <MX_I2C1_Init+0x74>)
 8000774:	f002 ff44 	bl	8003600 <HAL_I2C_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800077e:	f000 f895 	bl	80008ac <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000782:	2100      	movs	r1, #0
 8000784:	4809      	ldr	r0, [pc, #36]	; (80007ac <MX_I2C1_Init+0x74>)
 8000786:	f003 faa7 	bl	8003cd8 <HAL_I2CEx_ConfigAnalogFilter>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000790:	f000 f88c 	bl	80008ac <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000794:	2100      	movs	r1, #0
 8000796:	4805      	ldr	r0, [pc, #20]	; (80007ac <MX_I2C1_Init+0x74>)
 8000798:	f003 fae9 	bl	8003d6e <HAL_I2CEx_ConfigDigitalFilter>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007a2:	f000 f883 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000494 	.word	0x20000494
 80007b0:	40005400 	.word	0x40005400
 80007b4:	00707cbb 	.word	0x00707cbb

080007b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007bc:	4b14      	ldr	r3, [pc, #80]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007be:	4a15      	ldr	r2, [pc, #84]	; (8000814 <MX_USART2_UART_Init+0x5c>)
 80007c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007c2:	4b13      	ldr	r3, [pc, #76]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007de:	220c      	movs	r2, #12
 80007e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e8:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <MX_USART2_UART_Init+0x58>)
 80007fc:	f004 fc5c 	bl	80050b8 <HAL_UART_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000806:	f000 f851 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	200004e0 	.word	0x200004e0
 8000814:	40004400 	.word	0x40004400

08000818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b088      	sub	sp, #32
 800081c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 030c 	add.w	r3, r7, #12
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	4a1c      	ldr	r2, [pc, #112]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <MX_GPIO_Init+0x8c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <MX_GPIO_Init+0x8c>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000852:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	4a10      	ldr	r2, [pc, #64]	; (80008a4 <MX_GPIO_Init+0x8c>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800086a:	4b0e      	ldr	r3, [pc, #56]	; (80008a4 <MX_GPIO_Init+0x8c>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2108      	movs	r1, #8
 800087a:	480b      	ldr	r0, [pc, #44]	; (80008a8 <MX_GPIO_Init+0x90>)
 800087c:	f002 fea8 	bl	80035d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000880:	2308      	movs	r3, #8
 8000882:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000884:	2301      	movs	r3, #1
 8000886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	4619      	mov	r1, r3
 8000896:	4804      	ldr	r0, [pc, #16]	; (80008a8 <MX_GPIO_Init+0x90>)
 8000898:	f002 fd30 	bl	80032fc <HAL_GPIO_Init>

}
 800089c:	bf00      	nop
 800089e:	3720      	adds	r7, #32
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40021000 	.word	0x40021000
 80008a8:	48000400 	.word	0x48000400

080008ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <ssd1306_Reset>:

#include "ssd1306.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af04      	add	r7, sp, #16
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
 80008d6:	9302      	str	r3, [sp, #8]
 80008d8:	2301      	movs	r3, #1
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	1dfb      	adds	r3, r7, #7
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2301      	movs	r3, #1
 80008e2:	2200      	movs	r2, #0
 80008e4:	2178      	movs	r1, #120	; 0x78
 80008e6:	4803      	ldr	r0, [pc, #12]	; (80008f4 <ssd1306_WriteCommand+0x2c>)
 80008e8:	f002 ff1a 	bl	8003720 <HAL_I2C_Mem_Write>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000494 	.word	0x20000494

080008f8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af04      	add	r7, sp, #16
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b29b      	uxth	r3, r3
 8000906:	f04f 32ff 	mov.w	r2, #4294967295
 800090a:	9202      	str	r2, [sp, #8]
 800090c:	9301      	str	r3, [sp, #4]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2301      	movs	r3, #1
 8000914:	2240      	movs	r2, #64	; 0x40
 8000916:	2178      	movs	r1, #120	; 0x78
 8000918:	4803      	ldr	r0, [pc, #12]	; (8000928 <ssd1306_WriteData+0x30>)
 800091a:	f002 ff01 	bl	8003720 <HAL_I2C_Mem_Write>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000494 	.word	0x20000494

0800092c <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(void) {
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 8000930:	f7ff ffc3 	bl	80008ba <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000934:	2064      	movs	r0, #100	; 0x64
 8000936:	f002 fbd9 	bl	80030ec <HAL_Delay>

    // Init OLED
    ssd1306_WriteCommand(0xAE); //display off
 800093a:	20ae      	movs	r0, #174	; 0xae
 800093c:	f7ff ffc4 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000940:	2020      	movs	r0, #32
 8000942:	f7ff ffc1 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000946:	2000      	movs	r0, #0
 8000948:	f7ff ffbe 	bl	80008c8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800094c:	20b0      	movs	r0, #176	; 0xb0
 800094e:	f7ff ffbb 	bl	80008c8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000952:	20c8      	movs	r0, #200	; 0xc8
 8000954:	f7ff ffb8 	bl	80008c8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000958:	2000      	movs	r0, #0
 800095a:	f7ff ffb5 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800095e:	2010      	movs	r0, #16
 8000960:	f7ff ffb2 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000964:	2040      	movs	r0, #64	; 0x40
 8000966:	f7ff ffaf 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 800096a:	2081      	movs	r0, #129	; 0x81
 800096c:	f7ff ffac 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8000970:	20ff      	movs	r0, #255	; 0xff
 8000972:	f7ff ffa9 	bl	80008c8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000976:	20a1      	movs	r0, #161	; 0xa1
 8000978:	f7ff ffa6 	bl	80008c8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800097c:	20a6      	movs	r0, #166	; 0xa6
 800097e:	f7ff ffa3 	bl	80008c8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000982:	20a8      	movs	r0, #168	; 0xa8
 8000984:	f7ff ffa0 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8000988:	203f      	movs	r0, #63	; 0x3f
 800098a:	f7ff ff9d 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800098e:	20a4      	movs	r0, #164	; 0xa4
 8000990:	f7ff ff9a 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000994:	20d3      	movs	r0, #211	; 0xd3
 8000996:	f7ff ff97 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800099a:	2000      	movs	r0, #0
 800099c:	f7ff ff94 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80009a0:	20d5      	movs	r0, #213	; 0xd5
 80009a2:	f7ff ff91 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80009a6:	20f0      	movs	r0, #240	; 0xf0
 80009a8:	f7ff ff8e 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80009ac:	20d9      	movs	r0, #217	; 0xd9
 80009ae:	f7ff ff8b 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80009b2:	2022      	movs	r0, #34	; 0x22
 80009b4:	f7ff ff88 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80009b8:	20da      	movs	r0, #218	; 0xda
 80009ba:	f7ff ff85 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 80009be:	2012      	movs	r0, #18
 80009c0:	f7ff ff82 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80009c4:	20db      	movs	r0, #219	; 0xdb
 80009c6:	f7ff ff7f 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80009ca:	2020      	movs	r0, #32
 80009cc:	f7ff ff7c 	bl	80008c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80009d0:	208d      	movs	r0, #141	; 0x8d
 80009d2:	f7ff ff79 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80009d6:	2014      	movs	r0, #20
 80009d8:	f7ff ff76 	bl	80008c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 80009dc:	20af      	movs	r0, #175	; 0xaf
 80009de:	f7ff ff73 	bl	80008c8 <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(Black);
 80009e2:	2000      	movs	r0, #0
 80009e4:	f000 f810 	bl	8000a08 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80009e8:	f000 f830 	bl	8000a4c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <ssd1306_Init+0xd8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80009f2:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <ssd1306_Init+0xd8>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <ssd1306_Init+0xd8>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	715a      	strb	r2, [r3, #5]
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	2000048c 	.word	0x2000048c

08000a08 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	e00d      	b.n	8000a34 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <ssd1306_Fill+0x1a>
 8000a1e:	2100      	movs	r1, #0
 8000a20:	e000      	b.n	8000a24 <ssd1306_Fill+0x1c>
 8000a22:	21ff      	movs	r1, #255	; 0xff
 8000a24:	4a08      	ldr	r2, [pc, #32]	; (8000a48 <ssd1306_Fill+0x40>)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	4413      	add	r3, r2
 8000a2a:	460a      	mov	r2, r1
 8000a2c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	3301      	adds	r3, #1
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a3a:	d3ed      	bcc.n	8000a18 <ssd1306_Fill+0x10>
    }
}
 8000a3c:	bf00      	nop
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	2000008c 	.word	0x2000008c

08000a4c <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
    uint8_t i;
    for(i = 0; i < 8; i++) {
 8000a52:	2300      	movs	r3, #0
 8000a54:	71fb      	strb	r3, [r7, #7]
 8000a56:	e016      	b.n	8000a86 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i);
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	3b50      	subs	r3, #80	; 0x50
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff ff32 	bl	80008c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff ff2f 	bl	80008c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8000a6a:	2010      	movs	r0, #16
 8000a6c:	f7ff ff2c 	bl	80008c8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	01db      	lsls	r3, r3, #7
 8000a74:	4a07      	ldr	r2, [pc, #28]	; (8000a94 <ssd1306_UpdateScreen+0x48>)
 8000a76:	4413      	add	r3, r2
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ff3c 	bl	80008f8 <ssd1306_WriteData>
    for(i = 0; i < 8; i++) {
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	3301      	adds	r3, #1
 8000a84:	71fb      	strb	r3, [r7, #7]
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	2b07      	cmp	r3, #7
 8000a8a:	d9e5      	bls.n	8000a58 <ssd1306_UpdateScreen+0xc>
    }
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	2000008c 	.word	0x2000008c

08000a98 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	71bb      	strb	r3, [r7, #6]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	db48      	blt.n	8000b44 <ssd1306_DrawPixel+0xac>
 8000ab2:	79bb      	ldrb	r3, [r7, #6]
 8000ab4:	2b3f      	cmp	r3, #63	; 0x3f
 8000ab6:	d845      	bhi.n	8000b44 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8000ab8:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <ssd1306_DrawPixel+0xb8>)
 8000aba:	791b      	ldrb	r3, [r3, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d006      	beq.n	8000ace <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8000ac0:	797b      	ldrb	r3, [r7, #5]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2301      	moveq	r3, #1
 8000ac8:	2300      	movne	r3, #0
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8000ace:	797b      	ldrb	r3, [r7, #5]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d11a      	bne.n	8000b0a <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000ad4:	79fa      	ldrb	r2, [r7, #7]
 8000ad6:	79bb      	ldrb	r3, [r7, #6]
 8000ad8:	08db      	lsrs	r3, r3, #3
 8000ada:	b2d8      	uxtb	r0, r3
 8000adc:	4603      	mov	r3, r0
 8000ade:	01db      	lsls	r3, r3, #7
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a1c      	ldr	r2, [pc, #112]	; (8000b54 <ssd1306_DrawPixel+0xbc>)
 8000ae4:	5cd3      	ldrb	r3, [r2, r3]
 8000ae6:	b25a      	sxtb	r2, r3
 8000ae8:	79bb      	ldrb	r3, [r7, #6]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	2101      	movs	r1, #1
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	b25b      	sxtb	r3, r3
 8000af6:	4313      	orrs	r3, r2
 8000af8:	b259      	sxtb	r1, r3
 8000afa:	79fa      	ldrb	r2, [r7, #7]
 8000afc:	4603      	mov	r3, r0
 8000afe:	01db      	lsls	r3, r3, #7
 8000b00:	4413      	add	r3, r2
 8000b02:	b2c9      	uxtb	r1, r1
 8000b04:	4a13      	ldr	r2, [pc, #76]	; (8000b54 <ssd1306_DrawPixel+0xbc>)
 8000b06:	54d1      	strb	r1, [r2, r3]
 8000b08:	e01d      	b.n	8000b46 <ssd1306_DrawPixel+0xae>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b0a:	79fa      	ldrb	r2, [r7, #7]
 8000b0c:	79bb      	ldrb	r3, [r7, #6]
 8000b0e:	08db      	lsrs	r3, r3, #3
 8000b10:	b2d8      	uxtb	r0, r3
 8000b12:	4603      	mov	r3, r0
 8000b14:	01db      	lsls	r3, r3, #7
 8000b16:	4413      	add	r3, r2
 8000b18:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <ssd1306_DrawPixel+0xbc>)
 8000b1a:	5cd3      	ldrb	r3, [r2, r3]
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	79bb      	ldrb	r3, [r7, #6]
 8000b20:	f003 0307 	and.w	r3, r3, #7
 8000b24:	2101      	movs	r1, #1
 8000b26:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	4013      	ands	r3, r2
 8000b32:	b259      	sxtb	r1, r3
 8000b34:	79fa      	ldrb	r2, [r7, #7]
 8000b36:	4603      	mov	r3, r0
 8000b38:	01db      	lsls	r3, r3, #7
 8000b3a:	4413      	add	r3, r2
 8000b3c:	b2c9      	uxtb	r1, r1
 8000b3e:	4a05      	ldr	r2, [pc, #20]	; (8000b54 <ssd1306_DrawPixel+0xbc>)
 8000b40:	54d1      	strb	r1, [r2, r3]
 8000b42:	e000      	b.n	8000b46 <ssd1306_DrawPixel+0xae>
        return;
 8000b44:	bf00      	nop
    }
}
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	2000048c 	.word	0x2000048c
 8000b54:	2000008c 	.word	0x2000008c

08000b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <HAL_MspInit+0x44>)
 8000b60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b62:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <HAL_MspInit+0x44>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6613      	str	r3, [r2, #96]	; 0x60
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <HAL_MspInit+0x44>)
 8000b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <HAL_MspInit+0x44>)
 8000b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b7a:	4a08      	ldr	r2, [pc, #32]	; (8000b9c <HAL_MspInit+0x44>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	6593      	str	r3, [r2, #88]	; 0x58
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <HAL_MspInit+0x44>)
 8000b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	; 0x28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a18      	ldr	r2, [pc, #96]	; (8000c20 <HAL_I2C_MspInit+0x80>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d129      	bne.n	8000c16 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc6:	4a17      	ldr	r2, [pc, #92]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bda:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be0:	2312      	movs	r3, #18
 8000be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be8:	2303      	movs	r3, #3
 8000bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bec:	2304      	movs	r3, #4
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bfa:	f002 fb7f 	bl	80032fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c02:	4a08      	ldr	r2, [pc, #32]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000c04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c08:	6593      	str	r3, [r2, #88]	; 0x58
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_I2C_MspInit+0x84>)
 8000c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c16:	bf00      	nop
 8000c18:	3728      	adds	r7, #40	; 0x28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40005400 	.word	0x40005400
 8000c24:	40021000 	.word	0x40021000

08000c28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08a      	sub	sp, #40	; 0x28
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
 8000c3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a20      	ldr	r2, [pc, #128]	; (8000cc8 <HAL_UART_MspInit+0xa0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d13a      	bne.n	8000cc0 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c4a:	4b20      	ldr	r3, [pc, #128]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c4e:	4a1f      	ldr	r2, [pc, #124]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c54:	6593      	str	r3, [r2, #88]	; 0x58
 8000c56:	4b1d      	ldr	r3, [pc, #116]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c66:	4a19      	ldr	r2, [pc, #100]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c68:	f043 0301 	orr.w	r3, r3, #1
 8000c6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c6e:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <HAL_UART_MspInit+0xa4>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000c7a:	2304      	movs	r3, #4
 8000c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c86:	2303      	movs	r3, #3
 8000c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c8a:	2307      	movs	r3, #7
 8000c8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	4619      	mov	r1, r3
 8000c94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c98:	f002 fb30 	bl	80032fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000c9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000caa:	2303      	movs	r3, #3
 8000cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cbc:	f002 fb1e 	bl	80032fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000cc0:	bf00      	nop
 8000cc2:	3728      	adds	r7, #40	; 0x28
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40004400 	.word	0x40004400
 8000ccc:	40021000 	.word	0x40021000

08000cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <HardFault_Handler+0x4>

08000ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <MemManage_Handler+0x4>

08000cea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cee:	e7fe      	b.n	8000cee <BusFault_Handler+0x4>

08000cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf4:	e7fe      	b.n	8000cf4 <UsageFault_Handler+0x4>

08000cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d24:	f002 f9c4 	bl	80030b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d30:	4b17      	ldr	r3, [pc, #92]	; (8000d90 <SystemInit+0x64>)
 8000d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d36:	4a16      	ldr	r2, [pc, #88]	; (8000d90 <SystemInit+0x64>)
 8000d38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d40:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <SystemInit+0x68>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a13      	ldr	r2, [pc, #76]	; (8000d94 <SystemInit+0x68>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <SystemInit+0x68>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000d52:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <SystemInit+0x68>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a0f      	ldr	r2, [pc, #60]	; (8000d94 <SystemInit+0x68>)
 8000d58:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d5c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d60:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <SystemInit+0x68>)
 8000d64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d68:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <SystemInit+0x68>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	; (8000d94 <SystemInit+0x68>)
 8000d70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d74:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <SystemInit+0x68>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SystemInit+0x64>)
 8000d7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d82:	609a      	str	r2, [r3, #8]
#endif
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00
 8000d94:	40021000 	.word	0x40021000

08000d98 <ssd1306_tetris_L>:
#include <string.h>
#include <stdio.h>



void ssd1306_tetris_L(int x, int y) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]

    ssd1306_DrawPixel(0+x,15+ y, Black);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	b2d8      	uxtb	r0, r3
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	330f      	adds	r3, #15
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2200      	movs	r2, #0
 8000db0:	4619      	mov	r1, r3
 8000db2:	f7ff fe71 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(1+x,15+ y, Black);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	3301      	adds	r3, #1
 8000dbc:	b2d8      	uxtb	r0, r3
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	330f      	adds	r3, #15
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f7ff fe65 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(2+x,15+ y, Black);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	3302      	adds	r3, #2
 8000dd4:	b2d8      	uxtb	r0, r3
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	330f      	adds	r3, #15
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2200      	movs	r2, #0
 8000de0:	4619      	mov	r1, r3
 8000de2:	f7ff fe59 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(3+x,15+ y, Black);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	3303      	adds	r3, #3
 8000dec:	b2d8      	uxtb	r0, r3
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	330f      	adds	r3, #15
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2200      	movs	r2, #0
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f7ff fe4d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(4+x,15+ y, Black);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	3304      	adds	r3, #4
 8000e04:	b2d8      	uxtb	r0, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	330f      	adds	r3, #15
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2200      	movs	r2, #0
 8000e10:	4619      	mov	r1, r3
 8000e12:	f7ff fe41 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(5+x,15+ y, Black);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	3305      	adds	r3, #5
 8000e1c:	b2d8      	uxtb	r0, r3
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	330f      	adds	r3, #15
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2200      	movs	r2, #0
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f7ff fe35 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(6+x,15+ y, Black);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	3306      	adds	r3, #6
 8000e34:	b2d8      	uxtb	r0, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	330f      	adds	r3, #15
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2200      	movs	r2, #0
 8000e40:	4619      	mov	r1, r3
 8000e42:	f7ff fe29 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(7+x,15+ y, Black);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	3307      	adds	r3, #7
 8000e4c:	b2d8      	uxtb	r0, r3
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	330f      	adds	r3, #15
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2200      	movs	r2, #0
 8000e58:	4619      	mov	r1, r3
 8000e5a:	f7ff fe1d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(8+x,15+ y, Black);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	3308      	adds	r3, #8
 8000e64:	b2d8      	uxtb	r0, r3
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	330f      	adds	r3, #15
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2200      	movs	r2, #0
 8000e70:	4619      	mov	r1, r3
 8000e72:	f7ff fe11 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(9+x,15+ y, Black);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	3309      	adds	r3, #9
 8000e7c:	b2d8      	uxtb	r0, r3
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	330f      	adds	r3, #15
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2200      	movs	r2, #0
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f7ff fe05 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(10+x,15+ y, Black);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	330a      	adds	r3, #10
 8000e94:	b2d8      	uxtb	r0, r3
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	330f      	adds	r3, #15
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f7ff fdf9 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(11+x,15+ y, Black);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	330b      	adds	r3, #11
 8000eac:	b2d8      	uxtb	r0, r3
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	330f      	adds	r3, #15
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fded 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(12+x,15+ y, Black);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	330c      	adds	r3, #12
 8000ec4:	b2d8      	uxtb	r0, r3
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	330f      	adds	r3, #15
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2200      	movs	r2, #0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f7ff fde1 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(13+x,15+ y, Black);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	330d      	adds	r3, #13
 8000edc:	b2d8      	uxtb	r0, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	330f      	adds	r3, #15
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f7ff fdd5 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(14+x,15+ y, Black);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	330e      	adds	r3, #14
 8000ef4:	b2d8      	uxtb	r0, r3
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	330f      	adds	r3, #15
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2200      	movs	r2, #0
 8000f00:	4619      	mov	r1, r3
 8000f02:	f7ff fdc9 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,15+ y, Black);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	330f      	adds	r3, #15
 8000f0c:	b2d8      	uxtb	r0, r3
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	330f      	adds	r3, #15
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2200      	movs	r2, #0
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f7ff fdbd 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(16+x,15+ y, Black);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	3310      	adds	r3, #16
 8000f24:	b2d8      	uxtb	r0, r3
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	330f      	adds	r3, #15
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2200      	movs	r2, #0
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff fdb1 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(17+x,15+ y, Black);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	3311      	adds	r3, #17
 8000f3c:	b2d8      	uxtb	r0, r3
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	330f      	adds	r3, #15
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2200      	movs	r2, #0
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f7ff fda5 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(18+x,15+ y, Black);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	3312      	adds	r3, #18
 8000f54:	b2d8      	uxtb	r0, r3
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	330f      	adds	r3, #15
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	4619      	mov	r1, r3
 8000f62:	f7ff fd99 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(19+x,15+ y, Black);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	3313      	adds	r3, #19
 8000f6c:	b2d8      	uxtb	r0, r3
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	330f      	adds	r3, #15
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2200      	movs	r2, #0
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f7ff fd8d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(20+x,15+ y, Black);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	3314      	adds	r3, #20
 8000f84:	b2d8      	uxtb	r0, r3
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	330f      	adds	r3, #15
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	4619      	mov	r1, r3
 8000f92:	f7ff fd81 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(21+x,15+ y, Black);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	3315      	adds	r3, #21
 8000f9c:	b2d8      	uxtb	r0, r3
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	330f      	adds	r3, #15
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f7ff fd75 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(22+x,15+ y, Black);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	3316      	adds	r3, #22
 8000fb4:	b2d8      	uxtb	r0, r3
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	330f      	adds	r3, #15
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f7ff fd69 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,15+ y, Black);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	3317      	adds	r3, #23
 8000fcc:	b2d8      	uxtb	r0, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	330f      	adds	r3, #15
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f7ff fd5d 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_DrawPixel(0+x,7+ y, Black);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	b2d8      	uxtb	r0, r3
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	3307      	adds	r3, #7
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2200      	movs	r2, #0
 8000fec:	4619      	mov	r1, r3
 8000fee:	f7ff fd53 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(1+x,7+ y, Black);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b2d8      	uxtb	r0, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	3307      	adds	r3, #7
 8001000:	b2db      	uxtb	r3, r3
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	f7ff fd47 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(2+x,7+ y, Black);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	3302      	adds	r3, #2
 8001010:	b2d8      	uxtb	r0, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	3307      	adds	r3, #7
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2200      	movs	r2, #0
 800101c:	4619      	mov	r1, r3
 800101e:	f7ff fd3b 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(3+x,7+ y, Black);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	b2db      	uxtb	r3, r3
 8001026:	3303      	adds	r3, #3
 8001028:	b2d8      	uxtb	r0, r3
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	3307      	adds	r3, #7
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2200      	movs	r2, #0
 8001034:	4619      	mov	r1, r3
 8001036:	f7ff fd2f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(4+x,7+ y, Black);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	3304      	adds	r3, #4
 8001040:	b2d8      	uxtb	r0, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	3307      	adds	r3, #7
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2200      	movs	r2, #0
 800104c:	4619      	mov	r1, r3
 800104e:	f7ff fd23 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(5+x,7+ y, Black);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	3305      	adds	r3, #5
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	b2db      	uxtb	r3, r3
 800105e:	3307      	adds	r3, #7
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2200      	movs	r2, #0
 8001064:	4619      	mov	r1, r3
 8001066:	f7ff fd17 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(6+x,7+ y, Black);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	b2db      	uxtb	r3, r3
 800106e:	3306      	adds	r3, #6
 8001070:	b2d8      	uxtb	r0, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	3307      	adds	r3, #7
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2200      	movs	r2, #0
 800107c:	4619      	mov	r1, r3
 800107e:	f7ff fd0b 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(7+x,7+ y, Black);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	3307      	adds	r3, #7
 8001088:	b2d8      	uxtb	r0, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2db      	uxtb	r3, r3
 800108e:	3307      	adds	r3, #7
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2200      	movs	r2, #0
 8001094:	4619      	mov	r1, r3
 8001096:	f7ff fcff 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(8+x,7+ y, Black);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	3308      	adds	r3, #8
 80010a0:	b2d8      	uxtb	r0, r3
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	3307      	adds	r3, #7
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fcf3 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(9+x,7+ y, Black);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	3309      	adds	r3, #9
 80010b8:	b2d8      	uxtb	r0, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	3307      	adds	r3, #7
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2200      	movs	r2, #0
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fce7 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(10+x,7+ y, Black);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	330a      	adds	r3, #10
 80010d0:	b2d8      	uxtb	r0, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	3307      	adds	r3, #7
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fcdb 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(11+x,7+ y, Black);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	330b      	adds	r3, #11
 80010e8:	b2d8      	uxtb	r0, r3
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	3307      	adds	r3, #7
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2200      	movs	r2, #0
 80010f4:	4619      	mov	r1, r3
 80010f6:	f7ff fccf 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(12+x,7+ y, Black);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	330c      	adds	r3, #12
 8001100:	b2d8      	uxtb	r0, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	3307      	adds	r3, #7
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2200      	movs	r2, #0
 800110c:	4619      	mov	r1, r3
 800110e:	f7ff fcc3 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(13+x,7+ y, Black);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	330d      	adds	r3, #13
 8001118:	b2d8      	uxtb	r0, r3
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	3307      	adds	r3, #7
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2200      	movs	r2, #0
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fcb7 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(14+x,7+ y, Black);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	330e      	adds	r3, #14
 8001130:	b2d8      	uxtb	r0, r3
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	3307      	adds	r3, #7
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2200      	movs	r2, #0
 800113c:	4619      	mov	r1, r3
 800113e:	f7ff fcab 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,7+ y, Black);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	330f      	adds	r3, #15
 8001148:	b2d8      	uxtb	r0, r3
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	3307      	adds	r3, #7
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	f7ff fc9f 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_DrawPixel(15+x,0+ y, Black);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	330f      	adds	r3, #15
 8001160:	b2db      	uxtb	r3, r3
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	b2d1      	uxtb	r1, r2
 8001166:	2200      	movs	r2, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fc95 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,1+ y, Black);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	b2db      	uxtb	r3, r3
 8001172:	330f      	adds	r3, #15
 8001174:	b2d8      	uxtb	r0, r3
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	3301      	adds	r3, #1
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	f7ff fc89 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,2+ y, Black);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	330f      	adds	r3, #15
 800118c:	b2d8      	uxtb	r0, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	3302      	adds	r3, #2
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2200      	movs	r2, #0
 8001198:	4619      	mov	r1, r3
 800119a:	f7ff fc7d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,3+ y, Black);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	330f      	adds	r3, #15
 80011a4:	b2d8      	uxtb	r0, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	3303      	adds	r3, #3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2200      	movs	r2, #0
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fc71 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,4+ y, Black);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	330f      	adds	r3, #15
 80011bc:	b2d8      	uxtb	r0, r3
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	3304      	adds	r3, #4
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	f7ff fc65 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,5+ y, Black);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	330f      	adds	r3, #15
 80011d4:	b2d8      	uxtb	r0, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	3305      	adds	r3, #5
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	f7ff fc59 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,6+ y, Black);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	330f      	adds	r3, #15
 80011ec:	b2d8      	uxtb	r0, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	3306      	adds	r3, #6
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	f7ff fc4d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(15+x,7+ y, Black);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	330f      	adds	r3, #15
 8001204:	b2d8      	uxtb	r0, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	3307      	adds	r3, #7
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2200      	movs	r2, #0
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fc41 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_DrawPixel(16+x,0+ y, Black);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	3310      	adds	r3, #16
 800121c:	b2db      	uxtb	r3, r3
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	b2d1      	uxtb	r1, r2
 8001222:	2200      	movs	r2, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fc37 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(17+x,0+ y, Black);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	3311      	adds	r3, #17
 8001230:	b2db      	uxtb	r3, r3
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	b2d1      	uxtb	r1, r2
 8001236:	2200      	movs	r2, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fc2d 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(18+x,0+ y, Black);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	3312      	adds	r3, #18
 8001244:	b2db      	uxtb	r3, r3
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	b2d1      	uxtb	r1, r2
 800124a:	2200      	movs	r2, #0
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fc23 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(19+x,0+ y, Black);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	3313      	adds	r3, #19
 8001258:	b2db      	uxtb	r3, r3
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	b2d1      	uxtb	r1, r2
 800125e:	2200      	movs	r2, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fc19 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(20+x,0+ y, Black);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	3314      	adds	r3, #20
 800126c:	b2db      	uxtb	r3, r3
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	b2d1      	uxtb	r1, r2
 8001272:	2200      	movs	r2, #0
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fc0f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(21+x,0+ y, Black);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	3315      	adds	r3, #21
 8001280:	b2db      	uxtb	r3, r3
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	b2d1      	uxtb	r1, r2
 8001286:	2200      	movs	r2, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fc05 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(22+x,0+ y, Black);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	3316      	adds	r3, #22
 8001294:	b2db      	uxtb	r3, r3
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	b2d1      	uxtb	r1, r2
 800129a:	2200      	movs	r2, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fbfb 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,0+ y, Black);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	3317      	adds	r3, #23
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	b2d1      	uxtb	r1, r2
 80012ae:	2200      	movs	r2, #0
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fbf1 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_DrawPixel(23+x,0+ y, Black);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	3317      	adds	r3, #23
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	b2d1      	uxtb	r1, r2
 80012c2:	2200      	movs	r2, #0
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fbe7 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,1+ y, Black);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	3317      	adds	r3, #23
 80012d0:	b2d8      	uxtb	r0, r3
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	3301      	adds	r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2200      	movs	r2, #0
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fbdb 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,2+ y, Black);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	3317      	adds	r3, #23
 80012e8:	b2d8      	uxtb	r0, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	3302      	adds	r3, #2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2200      	movs	r2, #0
 80012f4:	4619      	mov	r1, r3
 80012f6:	f7ff fbcf 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,3+ y, Black);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	3317      	adds	r3, #23
 8001300:	b2d8      	uxtb	r0, r3
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	3303      	adds	r3, #3
 8001308:	b2db      	uxtb	r3, r3
 800130a:	2200      	movs	r2, #0
 800130c:	4619      	mov	r1, r3
 800130e:	f7ff fbc3 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,4+ y, Black);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	b2db      	uxtb	r3, r3
 8001316:	3317      	adds	r3, #23
 8001318:	b2d8      	uxtb	r0, r3
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	b2db      	uxtb	r3, r3
 800131e:	3304      	adds	r3, #4
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2200      	movs	r2, #0
 8001324:	4619      	mov	r1, r3
 8001326:	f7ff fbb7 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,5+ y, Black);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	3317      	adds	r3, #23
 8001330:	b2d8      	uxtb	r0, r3
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	3305      	adds	r3, #5
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	f7ff fbab 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,6+ y, Black);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	3317      	adds	r3, #23
 8001348:	b2d8      	uxtb	r0, r3
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	3306      	adds	r3, #6
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2200      	movs	r2, #0
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fb9f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,7+ y, Black);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	3317      	adds	r3, #23
 8001360:	b2d8      	uxtb	r0, r3
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	3307      	adds	r3, #7
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2200      	movs	r2, #0
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fb93 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,8+ y, Black);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	3317      	adds	r3, #23
 8001378:	b2d8      	uxtb	r0, r3
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	3308      	adds	r3, #8
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2200      	movs	r2, #0
 8001384:	4619      	mov	r1, r3
 8001386:	f7ff fb87 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,9+ y, Black);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	3317      	adds	r3, #23
 8001390:	b2d8      	uxtb	r0, r3
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	b2db      	uxtb	r3, r3
 8001396:	3309      	adds	r3, #9
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2200      	movs	r2, #0
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff fb7b 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,10+ y, Black);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	3317      	adds	r3, #23
 80013a8:	b2d8      	uxtb	r0, r3
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	330a      	adds	r3, #10
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2200      	movs	r2, #0
 80013b4:	4619      	mov	r1, r3
 80013b6:	f7ff fb6f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,11+ y, Black);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	3317      	adds	r3, #23
 80013c0:	b2d8      	uxtb	r0, r3
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	330b      	adds	r3, #11
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	2200      	movs	r2, #0
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fb63 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,12+ y, Black);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	3317      	adds	r3, #23
 80013d8:	b2d8      	uxtb	r0, r3
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	330c      	adds	r3, #12
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	2200      	movs	r2, #0
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fb57 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,13+ y, Black);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	3317      	adds	r3, #23
 80013f0:	b2d8      	uxtb	r0, r3
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	330d      	adds	r3, #13
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2200      	movs	r2, #0
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fb4b 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,14+ y, Black);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	3317      	adds	r3, #23
 8001408:	b2d8      	uxtb	r0, r3
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	330e      	adds	r3, #14
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2200      	movs	r2, #0
 8001414:	4619      	mov	r1, r3
 8001416:	f7ff fb3f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(23+x,15+ y, Black);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	3317      	adds	r3, #23
 8001420:	b2d8      	uxtb	r0, r3
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	330f      	adds	r3, #15
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2200      	movs	r2, #0
 800142c:	4619      	mov	r1, r3
 800142e:	f7ff fb33 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_DrawPixel(0+x,7+ y, Black);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	b2d8      	uxtb	r0, r3
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	3307      	adds	r3, #7
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fb29 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,8+ y, Black);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	b2d8      	uxtb	r0, r3
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	3308      	adds	r3, #8
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2200      	movs	r2, #0
 8001454:	4619      	mov	r1, r3
 8001456:	f7ff fb1f 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,9+ y, Black);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	b2d8      	uxtb	r0, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	3309      	adds	r3, #9
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2200      	movs	r2, #0
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fb15 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,10+ y, Black);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	b2d8      	uxtb	r0, r3
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	330a      	adds	r3, #10
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2200      	movs	r2, #0
 800147c:	4619      	mov	r1, r3
 800147e:	f7ff fb0b 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,11+ y, Black);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	b2d8      	uxtb	r0, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	330b      	adds	r3, #11
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2200      	movs	r2, #0
 8001490:	4619      	mov	r1, r3
 8001492:	f7ff fb01 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,12+ y, Black);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	b2d8      	uxtb	r0, r3
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	330c      	adds	r3, #12
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2200      	movs	r2, #0
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff faf7 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,13+ y, Black);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	b2d8      	uxtb	r0, r3
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	330d      	adds	r3, #13
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2200      	movs	r2, #0
 80014b8:	4619      	mov	r1, r3
 80014ba:	f7ff faed 	bl	8000a98 <ssd1306_DrawPixel>
    ssd1306_DrawPixel(0+x,14+ y, Black);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	b2d8      	uxtb	r0, r3
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	330e      	adds	r3, #14
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2200      	movs	r2, #0
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff fae3 	bl	8000a98 <ssd1306_DrawPixel>

    ssd1306_UpdateScreen();
 80014d2:	f7ff fabb 	bl	8000a4c <ssd1306_UpdateScreen>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <ssd1306_tetris_R>:
	ssd1306_DrawPixel(15+x,23+ y, Black);

    ssd1306_UpdateScreen();
}

void ssd1306_tetris_R(int x, int y){
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	6039      	str	r1, [r7, #0]


	   			  ssd1306_DrawPixel(0+x,0+y, Black);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	b2d1      	uxtb	r1, r2
 80014f0:	2200      	movs	r2, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fad0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,0+y, Black);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	3301      	adds	r3, #1
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	b2d1      	uxtb	r1, r2
 8001504:	2200      	movs	r2, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff fac6 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,0+y, Black);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	3302      	adds	r3, #2
 8001512:	b2db      	uxtb	r3, r3
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	b2d1      	uxtb	r1, r2
 8001518:	2200      	movs	r2, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fabc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,0+y, Black);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	3303      	adds	r3, #3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	b2d1      	uxtb	r1, r2
 800152c:	2200      	movs	r2, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fab2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,0+y, Black);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	3304      	adds	r3, #4
 800153a:	b2db      	uxtb	r3, r3
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	b2d1      	uxtb	r1, r2
 8001540:	2200      	movs	r2, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff faa8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,0+y, Black);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	3305      	adds	r3, #5
 800154e:	b2db      	uxtb	r3, r3
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	b2d1      	uxtb	r1, r2
 8001554:	2200      	movs	r2, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fa9e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,0+y, Black);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	3306      	adds	r3, #6
 8001562:	b2db      	uxtb	r3, r3
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	b2d1      	uxtb	r1, r2
 8001568:	2200      	movs	r2, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fa94 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,0+y, Black);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	3307      	adds	r3, #7
 8001576:	b2db      	uxtb	r3, r3
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	b2d1      	uxtb	r1, r2
 800157c:	2200      	movs	r2, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fa8a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(8+x,0+y, Black);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	3308      	adds	r3, #8
 800158a:	b2db      	uxtb	r3, r3
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	b2d1      	uxtb	r1, r2
 8001590:	2200      	movs	r2, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fa80 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,0+y, Black);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3309      	adds	r3, #9
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	b2d1      	uxtb	r1, r2
 80015a4:	2200      	movs	r2, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fa76 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,0+y,Black);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	330a      	adds	r3, #10
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	b2d1      	uxtb	r1, r2
 80015b8:	2200      	movs	r2, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fa6c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,0+y,Black);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	330b      	adds	r3, #11
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	b2d1      	uxtb	r1, r2
 80015cc:	2200      	movs	r2, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fa62 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,0+y,Black);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	330c      	adds	r3, #12
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	b2d1      	uxtb	r1, r2
 80015e0:	2200      	movs	r2, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fa58 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,0+y,Black);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	330d      	adds	r3, #13
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	b2d1      	uxtb	r1, r2
 80015f4:	2200      	movs	r2, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fa4e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,0+y,Black);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	330e      	adds	r3, #14
 8001602:	b2db      	uxtb	r3, r3
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	b2d1      	uxtb	r1, r2
 8001608:	2200      	movs	r2, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fa44 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,0+y,Black);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	b2db      	uxtb	r3, r3
 8001614:	330f      	adds	r3, #15
 8001616:	b2db      	uxtb	r3, r3
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	b2d1      	uxtb	r1, r2
 800161c:	2200      	movs	r2, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fa3a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(16+x,0+y,Black);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	3310      	adds	r3, #16
 800162a:	b2db      	uxtb	r3, r3
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	b2d1      	uxtb	r1, r2
 8001630:	2200      	movs	r2, #0
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fa30 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(17+x,0+y, Black);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	3311      	adds	r3, #17
 800163e:	b2db      	uxtb	r3, r3
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	b2d1      	uxtb	r1, r2
 8001644:	2200      	movs	r2, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fa26 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(18+x,0+y, Black);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	3312      	adds	r3, #18
 8001652:	b2db      	uxtb	r3, r3
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	b2d1      	uxtb	r1, r2
 8001658:	2200      	movs	r2, #0
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fa1c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(19+x,0+y, Black);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	b2db      	uxtb	r3, r3
 8001664:	3313      	adds	r3, #19
 8001666:	b2db      	uxtb	r3, r3
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	b2d1      	uxtb	r1, r2
 800166c:	2200      	movs	r2, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fa12 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(20+x,0+y, Black);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	3314      	adds	r3, #20
 800167a:	b2db      	uxtb	r3, r3
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	b2d1      	uxtb	r1, r2
 8001680:	2200      	movs	r2, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fa08 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(21+x,0+y, Black);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	3315      	adds	r3, #21
 800168e:	b2db      	uxtb	r3, r3
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	b2d1      	uxtb	r1, r2
 8001694:	2200      	movs	r2, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff f9fe 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(22+x,0+y, Black);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	3316      	adds	r3, #22
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	b2d1      	uxtb	r1, r2
 80016a8:	2200      	movs	r2, #0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff f9f4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,0+y, Black);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	3317      	adds	r3, #23
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	b2d1      	uxtb	r1, r2
 80016bc:	2200      	movs	r2, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff f9ea 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(24+x,0+y, Black);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	3318      	adds	r3, #24
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	b2d1      	uxtb	r1, r2
 80016d0:	2200      	movs	r2, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff f9e0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(25+x,0+y, Black);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	3319      	adds	r3, #25
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	b2d1      	uxtb	r1, r2
 80016e4:	2200      	movs	r2, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f9d6 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(26+x,0+y, Black);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	331a      	adds	r3, #26
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	b2d1      	uxtb	r1, r2
 80016f8:	2200      	movs	r2, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff f9cc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(27+x,0+y,Black);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	331b      	adds	r3, #27
 8001706:	b2db      	uxtb	r3, r3
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	b2d1      	uxtb	r1, r2
 800170c:	2200      	movs	r2, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff f9c2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(28+x,0+y,Black);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	331c      	adds	r3, #28
 800171a:	b2db      	uxtb	r3, r3
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	b2d1      	uxtb	r1, r2
 8001720:	2200      	movs	r2, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff f9b8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(29+x,0+y,Black);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	331d      	adds	r3, #29
 800172e:	b2db      	uxtb	r3, r3
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	b2d1      	uxtb	r1, r2
 8001734:	2200      	movs	r2, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff f9ae 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(30+x,0+y,Black);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	331e      	adds	r3, #30
 8001742:	b2db      	uxtb	r3, r3
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	b2d1      	uxtb	r1, r2
 8001748:	2200      	movs	r2, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff f9a4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,0+y,Black);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	331f      	adds	r3, #31
 8001756:	b2db      	uxtb	r3, r3
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	b2d1      	uxtb	r1, r2
 800175c:	2200      	movs	r2, #0
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff f99a 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(0+x,7+y, Black);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	b2d8      	uxtb	r0, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	3307      	adds	r3, #7
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2200      	movs	r2, #0
 8001772:	4619      	mov	r1, r3
 8001774:	f7ff f990 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,7+y, Black);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	3301      	adds	r3, #1
 800177e:	b2d8      	uxtb	r0, r3
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	3307      	adds	r3, #7
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2200      	movs	r2, #0
 800178a:	4619      	mov	r1, r3
 800178c:	f7ff f984 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,7+y, Black);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	3302      	adds	r3, #2
 8001796:	b2d8      	uxtb	r0, r3
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	3307      	adds	r3, #7
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2200      	movs	r2, #0
 80017a2:	4619      	mov	r1, r3
 80017a4:	f7ff f978 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,7+y, Black);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	3303      	adds	r3, #3
 80017ae:	b2d8      	uxtb	r0, r3
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	3307      	adds	r3, #7
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2200      	movs	r2, #0
 80017ba:	4619      	mov	r1, r3
 80017bc:	f7ff f96c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,7+y, Black);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	3304      	adds	r3, #4
 80017c6:	b2d8      	uxtb	r0, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	3307      	adds	r3, #7
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2200      	movs	r2, #0
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f960 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,7+y, Black);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	3305      	adds	r3, #5
 80017de:	b2d8      	uxtb	r0, r3
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	3307      	adds	r3, #7
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2200      	movs	r2, #0
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7ff f954 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,7+y, Black);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3306      	adds	r3, #6
 80017f6:	b2d8      	uxtb	r0, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	3307      	adds	r3, #7
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2200      	movs	r2, #0
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f948 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,7+y, Black);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	3307      	adds	r3, #7
 800180e:	b2d8      	uxtb	r0, r3
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	3307      	adds	r3, #7
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2200      	movs	r2, #0
 800181a:	4619      	mov	r1, r3
 800181c:	f7ff f93c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(8+x,7+y, Black);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	b2db      	uxtb	r3, r3
 8001824:	3308      	adds	r3, #8
 8001826:	b2d8      	uxtb	r0, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	3307      	adds	r3, #7
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2200      	movs	r2, #0
 8001832:	4619      	mov	r1, r3
 8001834:	f7ff f930 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,7+y, Black);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	b2db      	uxtb	r3, r3
 800183c:	3309      	adds	r3, #9
 800183e:	b2d8      	uxtb	r0, r3
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	3307      	adds	r3, #7
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	f7ff f924 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,7+y,Black);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	330a      	adds	r3, #10
 8001856:	b2d8      	uxtb	r0, r3
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	3307      	adds	r3, #7
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2200      	movs	r2, #0
 8001862:	4619      	mov	r1, r3
 8001864:	f7ff f918 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,7+y,Black);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	b2db      	uxtb	r3, r3
 800186c:	330b      	adds	r3, #11
 800186e:	b2d8      	uxtb	r0, r3
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	3307      	adds	r3, #7
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2200      	movs	r2, #0
 800187a:	4619      	mov	r1, r3
 800187c:	f7ff f90c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,7+y,Black);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	330c      	adds	r3, #12
 8001886:	b2d8      	uxtb	r0, r3
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	b2db      	uxtb	r3, r3
 800188c:	3307      	adds	r3, #7
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2200      	movs	r2, #0
 8001892:	4619      	mov	r1, r3
 8001894:	f7ff f900 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,7+y,Black);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	330d      	adds	r3, #13
 800189e:	b2d8      	uxtb	r0, r3
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	3307      	adds	r3, #7
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2200      	movs	r2, #0
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff f8f4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,7+y,Black);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	330e      	adds	r3, #14
 80018b6:	b2d8      	uxtb	r0, r3
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	3307      	adds	r3, #7
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2200      	movs	r2, #0
 80018c2:	4619      	mov	r1, r3
 80018c4:	f7ff f8e8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,7+y,Black);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	330f      	adds	r3, #15
 80018ce:	b2d8      	uxtb	r0, r3
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	3307      	adds	r3, #7
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2200      	movs	r2, #0
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f8dc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(16+x,7+y,Black);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	3310      	adds	r3, #16
 80018e6:	b2d8      	uxtb	r0, r3
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	3307      	adds	r3, #7
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2200      	movs	r2, #0
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7ff f8d0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(17+x,7+y, Black);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	3311      	adds	r3, #17
 80018fe:	b2d8      	uxtb	r0, r3
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	b2db      	uxtb	r3, r3
 8001904:	3307      	adds	r3, #7
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2200      	movs	r2, #0
 800190a:	4619      	mov	r1, r3
 800190c:	f7ff f8c4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(18+x,7+y, Black);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	b2db      	uxtb	r3, r3
 8001914:	3312      	adds	r3, #18
 8001916:	b2d8      	uxtb	r0, r3
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	3307      	adds	r3, #7
 800191e:	b2db      	uxtb	r3, r3
 8001920:	2200      	movs	r2, #0
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f8b8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(19+x,7+y, Black);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	3313      	adds	r3, #19
 800192e:	b2d8      	uxtb	r0, r3
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	3307      	adds	r3, #7
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2200      	movs	r2, #0
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff f8ac 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(20+x,7+y, Black);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	3314      	adds	r3, #20
 8001946:	b2d8      	uxtb	r0, r3
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	3307      	adds	r3, #7
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2200      	movs	r2, #0
 8001952:	4619      	mov	r1, r3
 8001954:	f7ff f8a0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(21+x,7+y, Black);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	3315      	adds	r3, #21
 800195e:	b2d8      	uxtb	r0, r3
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	3307      	adds	r3, #7
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2200      	movs	r2, #0
 800196a:	4619      	mov	r1, r3
 800196c:	f7ff f894 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(22+x,7+y, Black);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	3316      	adds	r3, #22
 8001976:	b2d8      	uxtb	r0, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	3307      	adds	r3, #7
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2200      	movs	r2, #0
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f888 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,7+y, Black);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	b2db      	uxtb	r3, r3
 800198c:	3317      	adds	r3, #23
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	b2db      	uxtb	r3, r3
 8001994:	3307      	adds	r3, #7
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2200      	movs	r2, #0
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f87c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(24+x,7+y, Black);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	3318      	adds	r3, #24
 80019a6:	b2d8      	uxtb	r0, r3
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	3307      	adds	r3, #7
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2200      	movs	r2, #0
 80019b2:	4619      	mov	r1, r3
 80019b4:	f7ff f870 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(25+x,7+y, Black);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	3319      	adds	r3, #25
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3307      	adds	r3, #7
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2200      	movs	r2, #0
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f864 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(26+x,7+y, Black);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	331a      	adds	r3, #26
 80019d6:	b2d8      	uxtb	r0, r3
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	3307      	adds	r3, #7
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	2200      	movs	r2, #0
 80019e2:	4619      	mov	r1, r3
 80019e4:	f7ff f858 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(27+x,7+y,Black);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	331b      	adds	r3, #27
 80019ee:	b2d8      	uxtb	r0, r3
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	3307      	adds	r3, #7
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2200      	movs	r2, #0
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff f84c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(28+x,7+y,Black);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	331c      	adds	r3, #28
 8001a06:	b2d8      	uxtb	r0, r3
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	3307      	adds	r3, #7
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2200      	movs	r2, #0
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff f840 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(29+x,7+y,Black);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	331d      	adds	r3, #29
 8001a1e:	b2d8      	uxtb	r0, r3
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	3307      	adds	r3, #7
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f7ff f834 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(30+x,7+y,Black);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	331e      	adds	r3, #30
 8001a36:	b2d8      	uxtb	r0, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	3307      	adds	r3, #7
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2200      	movs	r2, #0
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7ff f828 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,7+y,Black);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	331f      	adds	r3, #31
 8001a4e:	b2d8      	uxtb	r0, r3
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	3307      	adds	r3, #7
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2200      	movs	r2, #0
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	f7ff f81c 	bl	8000a98 <ssd1306_DrawPixel>



	   			  ssd1306_DrawPixel(0+x,0+y, Black);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	b2d1      	uxtb	r1, r2
 8001a68:	2200      	movs	r2, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff f814 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,1+y, Black);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	b2d8      	uxtb	r0, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7ff f80a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,2+y, Black);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	b2d8      	uxtb	r0, r3
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	3302      	adds	r3, #2
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff f800 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,3+y, Black);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	b2d8      	uxtb	r0, r3
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	3303      	adds	r3, #3
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7fe fff6 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,4+y, Black);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	b2d8      	uxtb	r0, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2200      	movs	r2, #0
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7fe ffec 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,5+y, Black);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	b2d8      	uxtb	r0, r3
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	3305      	adds	r3, #5
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2200      	movs	r2, #0
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f7fe ffe2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,6+y, Black);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	b2d8      	uxtb	r0, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	3306      	adds	r3, #6
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f7fe ffd8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,7+y, Black);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	b2d8      	uxtb	r0, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	3307      	adds	r3, #7
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2200      	movs	r2, #0
 8001af6:	4619      	mov	r1, r3
 8001af8:	f7fe ffce 	bl	8000a98 <ssd1306_DrawPixel>


	   			  ssd1306_DrawPixel(31+x,0+y, Black);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	331f      	adds	r3, #31
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	b2d1      	uxtb	r1, r2
 8001b08:	2200      	movs	r2, #0
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe ffc4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,1+y, Black);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	331f      	adds	r3, #31
 8001b16:	b2d8      	uxtb	r0, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2200      	movs	r2, #0
 8001b22:	4619      	mov	r1, r3
 8001b24:	f7fe ffb8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,2+y, Black);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	331f      	adds	r3, #31
 8001b2e:	b2d8      	uxtb	r0, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	3302      	adds	r3, #2
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2200      	movs	r2, #0
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f7fe ffac 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,3+y, Black);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	331f      	adds	r3, #31
 8001b46:	b2d8      	uxtb	r0, r3
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	3303      	adds	r3, #3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2200      	movs	r2, #0
 8001b52:	4619      	mov	r1, r3
 8001b54:	f7fe ffa0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,4+y, Black);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	331f      	adds	r3, #31
 8001b5e:	b2d8      	uxtb	r0, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	3304      	adds	r3, #4
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f7fe ff94 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,5+y, Black);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	331f      	adds	r3, #31
 8001b76:	b2d8      	uxtb	r0, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	3305      	adds	r3, #5
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2200      	movs	r2, #0
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe ff88 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,6+y, Black);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	331f      	adds	r3, #31
 8001b8e:	b2d8      	uxtb	r0, r3
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	3306      	adds	r3, #6
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2200      	movs	r2, #0
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7fe ff7c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(31+x,7+y, Black);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	331f      	adds	r3, #31
 8001ba6:	b2d8      	uxtb	r0, r3
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	3307      	adds	r3, #7
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f7fe ff70 	bl	8000a98 <ssd1306_DrawPixel>


	   			ssd1306_UpdateScreen();
 8001bb8:	f7fe ff48 	bl	8000a4c <ssd1306_UpdateScreen>

}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <ssd1306_tetris_V>:

void ssd1306_tetris_V(int x, int y){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]


	   			  ssd1306_DrawPixel(0+x,0+y, Black);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	b2d1      	uxtb	r1, r2
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe ff5d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,0+y, Black);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	3301      	adds	r3, #1
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	b2d1      	uxtb	r1, r2
 8001bea:	2200      	movs	r2, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe ff53 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,0+y, Black);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	3302      	adds	r3, #2
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	b2d1      	uxtb	r1, r2
 8001bfe:	2200      	movs	r2, #0
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe ff49 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,0+y, Black);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	3303      	adds	r3, #3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	b2d1      	uxtb	r1, r2
 8001c12:	2200      	movs	r2, #0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe ff3f 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,0+y, Black);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	3304      	adds	r3, #4
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	b2d1      	uxtb	r1, r2
 8001c26:	2200      	movs	r2, #0
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7fe ff35 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,0+y, Black);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	3305      	adds	r3, #5
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	b2d1      	uxtb	r1, r2
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe ff2b 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,0+y, Black);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	3306      	adds	r3, #6
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	b2d1      	uxtb	r1, r2
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe ff21 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,0+y, Black);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	3307      	adds	r3, #7
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	b2d1      	uxtb	r1, r2
 8001c62:	2200      	movs	r2, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe ff17 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(8+x,0+y, Black);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	3308      	adds	r3, #8
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	b2d1      	uxtb	r1, r2
 8001c76:	2200      	movs	r2, #0
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe ff0d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,0+y, Black);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	3309      	adds	r3, #9
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	b2d1      	uxtb	r1, r2
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe ff03 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,0+y,Black);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	330a      	adds	r3, #10
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	b2d1      	uxtb	r1, r2
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fef9 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,0+y,Black);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	330b      	adds	r3, #11
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	b2d1      	uxtb	r1, r2
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe feef 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,0+y,Black);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	330c      	adds	r3, #12
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	b2d1      	uxtb	r1, r2
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fee5 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,0+y,Black);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	330d      	adds	r3, #13
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	b2d1      	uxtb	r1, r2
 8001cda:	2200      	movs	r2, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fedb 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,0+y,Black);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	330e      	adds	r3, #14
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	b2d1      	uxtb	r1, r2
 8001cee:	2200      	movs	r2, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7fe fed1 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,0+y,Black);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	330f      	adds	r3, #15
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	b2d1      	uxtb	r1, r2
 8001d02:	2200      	movs	r2, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7fe fec7 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(0+x,15+y, Black);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	b2d8      	uxtb	r0, r3
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	330f      	adds	r3, #15
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2200      	movs	r2, #0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f7fe febd 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,15+y, Black);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	3301      	adds	r3, #1
 8001d24:	b2d8      	uxtb	r0, r3
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	330f      	adds	r3, #15
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2200      	movs	r2, #0
 8001d30:	4619      	mov	r1, r3
 8001d32:	f7fe feb1 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,15+y, Black);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	b2d8      	uxtb	r0, r3
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	330f      	adds	r3, #15
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2200      	movs	r2, #0
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f7fe fea5 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,15+y, Black);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	3303      	adds	r3, #3
 8001d54:	b2d8      	uxtb	r0, r3
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	330f      	adds	r3, #15
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2200      	movs	r2, #0
 8001d60:	4619      	mov	r1, r3
 8001d62:	f7fe fe99 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,15+y, Black);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	3304      	adds	r3, #4
 8001d6c:	b2d8      	uxtb	r0, r3
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	330f      	adds	r3, #15
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2200      	movs	r2, #0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f7fe fe8d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,15+y, Black);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	3305      	adds	r3, #5
 8001d84:	b2d8      	uxtb	r0, r3
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	330f      	adds	r3, #15
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2200      	movs	r2, #0
 8001d90:	4619      	mov	r1, r3
 8001d92:	f7fe fe81 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,15+y, Black);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	3306      	adds	r3, #6
 8001d9c:	b2d8      	uxtb	r0, r3
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	330f      	adds	r3, #15
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2200      	movs	r2, #0
 8001da8:	4619      	mov	r1, r3
 8001daa:	f7fe fe75 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,15+y, Black);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	3307      	adds	r3, #7
 8001db4:	b2d8      	uxtb	r0, r3
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	330f      	adds	r3, #15
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7fe fe69 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(8+x,15+y, Black);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	3308      	adds	r3, #8
 8001dcc:	b2d8      	uxtb	r0, r3
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	330f      	adds	r3, #15
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f7fe fe5d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,15+y, Black);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	3309      	adds	r3, #9
 8001de4:	b2d8      	uxtb	r0, r3
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	330f      	adds	r3, #15
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2200      	movs	r2, #0
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fe51 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,15+y,Black);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	330a      	adds	r3, #10
 8001dfc:	b2d8      	uxtb	r0, r3
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	330f      	adds	r3, #15
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2200      	movs	r2, #0
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe fe45 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,15+y,Black);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	330b      	adds	r3, #11
 8001e14:	b2d8      	uxtb	r0, r3
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	330f      	adds	r3, #15
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2200      	movs	r2, #0
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fe39 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,15+y,Black);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	330c      	adds	r3, #12
 8001e2c:	b2d8      	uxtb	r0, r3
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	330f      	adds	r3, #15
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2200      	movs	r2, #0
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f7fe fe2d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,15+y,Black);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	330d      	adds	r3, #13
 8001e44:	b2d8      	uxtb	r0, r3
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	330f      	adds	r3, #15
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	f7fe fe21 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,15+y,Black);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	330e      	adds	r3, #14
 8001e5c:	b2d8      	uxtb	r0, r3
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	330f      	adds	r3, #15
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2200      	movs	r2, #0
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7fe fe15 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,15+y,Black);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	330f      	adds	r3, #15
 8001e74:	b2d8      	uxtb	r0, r3
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	330f      	adds	r3, #15
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2200      	movs	r2, #0
 8001e80:	4619      	mov	r1, r3
 8001e82:	f7fe fe09 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(0+x,0+y, Black);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	b2d1      	uxtb	r1, r2
 8001e8e:	2200      	movs	r2, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fe01 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,1+y, Black);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	b2d8      	uxtb	r0, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	f7fe fdf7 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,2+y, Black);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	b2d8      	uxtb	r0, r3
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f7fe fded 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,3+y, Black);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	b2d8      	uxtb	r0, r3
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	3303      	adds	r3, #3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2200      	movs	r2, #0
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f7fe fde3 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,4+y, Black);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	b2d8      	uxtb	r0, r3
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3304      	adds	r3, #4
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2200      	movs	r2, #0
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f7fe fdd9 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,5+y, Black);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	b2d8      	uxtb	r0, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	3305      	adds	r3, #5
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f7fe fdcf 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,6+y, Black);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	b2d8      	uxtb	r0, r3
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	3306      	adds	r3, #6
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2200      	movs	r2, #0
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f7fe fdc5 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,7+y, Black);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	b2d8      	uxtb	r0, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	3307      	adds	r3, #7
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7fe fdbb 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,8+y, Black);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	b2d8      	uxtb	r0, r3
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	3308      	adds	r3, #8
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2200      	movs	r2, #0
 8001f30:	4619      	mov	r1, r3
 8001f32:	f7fe fdb1 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,9+y, Black);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	b2d8      	uxtb	r0, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	3309      	adds	r3, #9
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2200      	movs	r2, #0
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7fe fda7 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,10+y, Black);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	b2d8      	uxtb	r0, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	330a      	adds	r3, #10
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2200      	movs	r2, #0
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f7fe fd9d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,11+y, Black);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	b2d8      	uxtb	r0, r3
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	330b      	adds	r3, #11
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f7fe fd93 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,12+y, Black);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	b2d8      	uxtb	r0, r3
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	330c      	adds	r3, #12
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2200      	movs	r2, #0
 8001f80:	4619      	mov	r1, r3
 8001f82:	f7fe fd89 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,13+y, Black);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	b2d8      	uxtb	r0, r3
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	330d      	adds	r3, #13
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2200      	movs	r2, #0
 8001f94:	4619      	mov	r1, r3
 8001f96:	f7fe fd7f 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,14+y, Black);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	b2d8      	uxtb	r0, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	330e      	adds	r3, #14
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fd75 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,15+y, Black);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	b2d8      	uxtb	r0, r3
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	330f      	adds	r3, #15
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2200      	movs	r2, #0
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f7fe fd6b 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(15+x,0+y, Black);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	330f      	adds	r3, #15
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	b2d1      	uxtb	r1, r2
 8001fce:	2200      	movs	r2, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fd61 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,1+y, Black);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	330f      	adds	r3, #15
 8001fdc:	b2d8      	uxtb	r0, r3
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f7fe fd55 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,2+y, Black);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	330f      	adds	r3, #15
 8001ff4:	b2d8      	uxtb	r0, r3
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2200      	movs	r2, #0
 8002000:	4619      	mov	r1, r3
 8002002:	f7fe fd49 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,3+y, Black);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	330f      	adds	r3, #15
 800200c:	b2d8      	uxtb	r0, r3
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	3303      	adds	r3, #3
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2200      	movs	r2, #0
 8002018:	4619      	mov	r1, r3
 800201a:	f7fe fd3d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,4+y, Black);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	330f      	adds	r3, #15
 8002024:	b2d8      	uxtb	r0, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	3304      	adds	r3, #4
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2200      	movs	r2, #0
 8002030:	4619      	mov	r1, r3
 8002032:	f7fe fd31 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,5+y, Black);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	330f      	adds	r3, #15
 800203c:	b2d8      	uxtb	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	3305      	adds	r3, #5
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2200      	movs	r2, #0
 8002048:	4619      	mov	r1, r3
 800204a:	f7fe fd25 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,6+y, Black);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	b2db      	uxtb	r3, r3
 8002052:	330f      	adds	r3, #15
 8002054:	b2d8      	uxtb	r0, r3
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	b2db      	uxtb	r3, r3
 800205a:	3306      	adds	r3, #6
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2200      	movs	r2, #0
 8002060:	4619      	mov	r1, r3
 8002062:	f7fe fd19 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,7+y, Black);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	330f      	adds	r3, #15
 800206c:	b2d8      	uxtb	r0, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	b2db      	uxtb	r3, r3
 8002072:	3307      	adds	r3, #7
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2200      	movs	r2, #0
 8002078:	4619      	mov	r1, r3
 800207a:	f7fe fd0d 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,8+y, Black);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	330f      	adds	r3, #15
 8002084:	b2d8      	uxtb	r0, r3
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	b2db      	uxtb	r3, r3
 800208a:	3308      	adds	r3, #8
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2200      	movs	r2, #0
 8002090:	4619      	mov	r1, r3
 8002092:	f7fe fd01 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,9+y, Black);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	330f      	adds	r3, #15
 800209c:	b2d8      	uxtb	r0, r3
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	3309      	adds	r3, #9
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2200      	movs	r2, #0
 80020a8:	4619      	mov	r1, r3
 80020aa:	f7fe fcf5 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,10+y, Black);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	330f      	adds	r3, #15
 80020b4:	b2d8      	uxtb	r0, r3
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	330a      	adds	r3, #10
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2200      	movs	r2, #0
 80020c0:	4619      	mov	r1, r3
 80020c2:	f7fe fce9 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,11+y, Black);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	330f      	adds	r3, #15
 80020cc:	b2d8      	uxtb	r0, r3
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	330b      	adds	r3, #11
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2200      	movs	r2, #0
 80020d8:	4619      	mov	r1, r3
 80020da:	f7fe fcdd 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,12+y, Black);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	330f      	adds	r3, #15
 80020e4:	b2d8      	uxtb	r0, r3
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	330c      	adds	r3, #12
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2200      	movs	r2, #0
 80020f0:	4619      	mov	r1, r3
 80020f2:	f7fe fcd1 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,13+y, Black);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	330f      	adds	r3, #15
 80020fc:	b2d8      	uxtb	r0, r3
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	330d      	adds	r3, #13
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2200      	movs	r2, #0
 8002108:	4619      	mov	r1, r3
 800210a:	f7fe fcc5 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,14+y, Black);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	330f      	adds	r3, #15
 8002114:	b2d8      	uxtb	r0, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	330e      	adds	r3, #14
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2200      	movs	r2, #0
 8002120:	4619      	mov	r1, r3
 8002122:	f7fe fcb9 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,15+y, Black);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	330f      	adds	r3, #15
 800212c:	b2d8      	uxtb	r0, r3
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	b2db      	uxtb	r3, r3
 8002132:	330f      	adds	r3, #15
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2200      	movs	r2, #0
 8002138:	4619      	mov	r1, r3
 800213a:	f7fe fcad 	bl	8000a98 <ssd1306_DrawPixel>
	   			ssd1306_UpdateScreen();
 800213e:	f7fe fc85 	bl	8000a4c <ssd1306_UpdateScreen>

}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <ssd1306_tetris_Z_90>:
void ssd1306_tetris_Z_90(int x, int y){
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]

	   			  ssd1306_DrawPixel(0+x,15+y, Black);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	b2d8      	uxtb	r0, r3
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	330f      	adds	r3, #15
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2200      	movs	r2, #0
 8002162:	4619      	mov	r1, r3
 8002164:	f7fe fc98 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,15+y, Black);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3301      	adds	r3, #1
 800216e:	b2d8      	uxtb	r0, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	330f      	adds	r3, #15
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2200      	movs	r2, #0
 800217a:	4619      	mov	r1, r3
 800217c:	f7fe fc8c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,15+y, Black);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	b2db      	uxtb	r3, r3
 8002184:	3302      	adds	r3, #2
 8002186:	b2d8      	uxtb	r0, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	330f      	adds	r3, #15
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2200      	movs	r2, #0
 8002192:	4619      	mov	r1, r3
 8002194:	f7fe fc80 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,15+y, Black);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	b2db      	uxtb	r3, r3
 800219c:	3303      	adds	r3, #3
 800219e:	b2d8      	uxtb	r0, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	330f      	adds	r3, #15
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2200      	movs	r2, #0
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7fe fc74 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,15+y, Black);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	3304      	adds	r3, #4
 80021b6:	b2d8      	uxtb	r0, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	330f      	adds	r3, #15
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2200      	movs	r2, #0
 80021c2:	4619      	mov	r1, r3
 80021c4:	f7fe fc68 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,15+y, Black);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	3305      	adds	r3, #5
 80021ce:	b2d8      	uxtb	r0, r3
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	330f      	adds	r3, #15
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2200      	movs	r2, #0
 80021da:	4619      	mov	r1, r3
 80021dc:	f7fe fc5c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,15+y, Black);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	3306      	adds	r3, #6
 80021e6:	b2d8      	uxtb	r0, r3
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	330f      	adds	r3, #15
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2200      	movs	r2, #0
 80021f2:	4619      	mov	r1, r3
 80021f4:	f7fe fc50 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,15+y, Black);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3307      	adds	r3, #7
 80021fe:	b2d8      	uxtb	r0, r3
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	330f      	adds	r3, #15
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2200      	movs	r2, #0
 800220a:	4619      	mov	r1, r3
 800220c:	f7fe fc44 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(8+x,15+y, Black);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	3308      	adds	r3, #8
 8002216:	b2d8      	uxtb	r0, r3
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	330f      	adds	r3, #15
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2200      	movs	r2, #0
 8002222:	4619      	mov	r1, r3
 8002224:	f7fe fc38 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,15+y, Black);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	3309      	adds	r3, #9
 800222e:	b2d8      	uxtb	r0, r3
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	330f      	adds	r3, #15
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2200      	movs	r2, #0
 800223a:	4619      	mov	r1, r3
 800223c:	f7fe fc2c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,15+y, Black);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	330a      	adds	r3, #10
 8002246:	b2d8      	uxtb	r0, r3
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	330f      	adds	r3, #15
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2200      	movs	r2, #0
 8002252:	4619      	mov	r1, r3
 8002254:	f7fe fc20 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,15+y, Black);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	330b      	adds	r3, #11
 800225e:	b2d8      	uxtb	r0, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	330f      	adds	r3, #15
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2200      	movs	r2, #0
 800226a:	4619      	mov	r1, r3
 800226c:	f7fe fc14 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,15+y, Black);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	330c      	adds	r3, #12
 8002276:	b2d8      	uxtb	r0, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	330f      	adds	r3, #15
 800227e:	b2db      	uxtb	r3, r3
 8002280:	2200      	movs	r2, #0
 8002282:	4619      	mov	r1, r3
 8002284:	f7fe fc08 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,15+y, Black);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	330d      	adds	r3, #13
 800228e:	b2d8      	uxtb	r0, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	330f      	adds	r3, #15
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2200      	movs	r2, #0
 800229a:	4619      	mov	r1, r3
 800229c:	f7fe fbfc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,15+y, Black);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	330e      	adds	r3, #14
 80022a6:	b2d8      	uxtb	r0, r3
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	330f      	adds	r3, #15
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2200      	movs	r2, #0
 80022b2:	4619      	mov	r1, r3
 80022b4:	f7fe fbf0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,15+y, Black);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	330f      	adds	r3, #15
 80022be:	b2d8      	uxtb	r0, r3
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	330f      	adds	r3, #15
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2200      	movs	r2, #0
 80022ca:	4619      	mov	r1, r3
 80022cc:	f7fe fbe4 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(15+x,7+y, Black);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	330f      	adds	r3, #15
 80022d6:	b2d8      	uxtb	r0, r3
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	3307      	adds	r3, #7
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2200      	movs	r2, #0
 80022e2:	4619      	mov	r1, r3
 80022e4:	f7fe fbd8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,8+y, Black);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	330f      	adds	r3, #15
 80022ee:	b2d8      	uxtb	r0, r3
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	3308      	adds	r3, #8
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2200      	movs	r2, #0
 80022fa:	4619      	mov	r1, r3
 80022fc:	f7fe fbcc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,9+y, Black);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	330f      	adds	r3, #15
 8002306:	b2d8      	uxtb	r0, r3
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	b2db      	uxtb	r3, r3
 800230c:	3309      	adds	r3, #9
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2200      	movs	r2, #0
 8002312:	4619      	mov	r1, r3
 8002314:	f7fe fbc0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,10+y, Black);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	330f      	adds	r3, #15
 800231e:	b2d8      	uxtb	r0, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	330a      	adds	r3, #10
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2200      	movs	r2, #0
 800232a:	4619      	mov	r1, r3
 800232c:	f7fe fbb4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,11+y, Black);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	330f      	adds	r3, #15
 8002336:	b2d8      	uxtb	r0, r3
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	330b      	adds	r3, #11
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2200      	movs	r2, #0
 8002342:	4619      	mov	r1, r3
 8002344:	f7fe fba8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,12+y, Black);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	330f      	adds	r3, #15
 800234e:	b2d8      	uxtb	r0, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	330c      	adds	r3, #12
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2200      	movs	r2, #0
 800235a:	4619      	mov	r1, r3
 800235c:	f7fe fb9c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,13+y, Black);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	b2db      	uxtb	r3, r3
 8002364:	330f      	adds	r3, #15
 8002366:	b2d8      	uxtb	r0, r3
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	b2db      	uxtb	r3, r3
 800236c:	330d      	adds	r3, #13
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2200      	movs	r2, #0
 8002372:	4619      	mov	r1, r3
 8002374:	f7fe fb90 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,14+y, Black);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	330f      	adds	r3, #15
 800237e:	b2d8      	uxtb	r0, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	330e      	adds	r3, #14
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2200      	movs	r2, #0
 800238a:	4619      	mov	r1, r3
 800238c:	f7fe fb84 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(16+x,7+y, Black);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	b2db      	uxtb	r3, r3
 8002394:	3310      	adds	r3, #16
 8002396:	b2d8      	uxtb	r0, r3
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	3307      	adds	r3, #7
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2200      	movs	r2, #0
 80023a2:	4619      	mov	r1, r3
 80023a4:	f7fe fb78 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(17+x,7+y, Black);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	3311      	adds	r3, #17
 80023ae:	b2d8      	uxtb	r0, r3
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	3307      	adds	r3, #7
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2200      	movs	r2, #0
 80023ba:	4619      	mov	r1, r3
 80023bc:	f7fe fb6c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(18+x,7+y, Black);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	3312      	adds	r3, #18
 80023c6:	b2d8      	uxtb	r0, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	3307      	adds	r3, #7
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	4619      	mov	r1, r3
 80023d4:	f7fe fb60 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(19+x,7+y, Black);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	3313      	adds	r3, #19
 80023de:	b2d8      	uxtb	r0, r3
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	3307      	adds	r3, #7
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2200      	movs	r2, #0
 80023ea:	4619      	mov	r1, r3
 80023ec:	f7fe fb54 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(20+x,7+y, Black);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	3314      	adds	r3, #20
 80023f6:	b2d8      	uxtb	r0, r3
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	3307      	adds	r3, #7
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2200      	movs	r2, #0
 8002402:	4619      	mov	r1, r3
 8002404:	f7fe fb48 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(21+x,7+y, Black);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	3315      	adds	r3, #21
 800240e:	b2d8      	uxtb	r0, r3
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	b2db      	uxtb	r3, r3
 8002414:	3307      	adds	r3, #7
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2200      	movs	r2, #0
 800241a:	4619      	mov	r1, r3
 800241c:	f7fe fb3c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(22+x,7+y, Black);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	3316      	adds	r3, #22
 8002426:	b2d8      	uxtb	r0, r3
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	b2db      	uxtb	r3, r3
 800242c:	3307      	adds	r3, #7
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2200      	movs	r2, #0
 8002432:	4619      	mov	r1, r3
 8002434:	f7fe fb30 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,7+y, Black);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	3317      	adds	r3, #23
 800243e:	b2d8      	uxtb	r0, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	3307      	adds	r3, #7
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2200      	movs	r2, #0
 800244a:	4619      	mov	r1, r3
 800244c:	f7fe fb24 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(23+x,0+y, Black);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	3317      	adds	r3, #23
 8002456:	b2db      	uxtb	r3, r3
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	b2d1      	uxtb	r1, r2
 800245c:	2200      	movs	r2, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe fb1a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,1+y, Black);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	3317      	adds	r3, #23
 800246a:	b2d8      	uxtb	r0, r3
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	3301      	adds	r3, #1
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2200      	movs	r2, #0
 8002476:	4619      	mov	r1, r3
 8002478:	f7fe fb0e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,2+y, Black);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	3317      	adds	r3, #23
 8002482:	b2d8      	uxtb	r0, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	3302      	adds	r3, #2
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2200      	movs	r2, #0
 800248e:	4619      	mov	r1, r3
 8002490:	f7fe fb02 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,3+y, Black);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	b2db      	uxtb	r3, r3
 8002498:	3317      	adds	r3, #23
 800249a:	b2d8      	uxtb	r0, r3
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3303      	adds	r3, #3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2200      	movs	r2, #0
 80024a6:	4619      	mov	r1, r3
 80024a8:	f7fe faf6 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,4+y, Black);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	3317      	adds	r3, #23
 80024b2:	b2d8      	uxtb	r0, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3304      	adds	r3, #4
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2200      	movs	r2, #0
 80024be:	4619      	mov	r1, r3
 80024c0:	f7fe faea 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,5+y, Black);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	3317      	adds	r3, #23
 80024ca:	b2d8      	uxtb	r0, r3
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	3305      	adds	r3, #5
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2200      	movs	r2, #0
 80024d6:	4619      	mov	r1, r3
 80024d8:	f7fe fade 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,6+y, Black);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	3317      	adds	r3, #23
 80024e2:	b2d8      	uxtb	r0, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	3306      	adds	r3, #6
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2200      	movs	r2, #0
 80024ee:	4619      	mov	r1, r3
 80024f0:	f7fe fad2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,7+y, Black);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	3317      	adds	r3, #23
 80024fa:	b2d8      	uxtb	r0, r3
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	3307      	adds	r3, #7
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2200      	movs	r2, #0
 8002506:	4619      	mov	r1, r3
 8002508:	f7fe fac6 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(8+x,0+y, Black);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	3308      	adds	r3, #8
 8002512:	b2db      	uxtb	r3, r3
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	b2d1      	uxtb	r1, r2
 8002518:	2200      	movs	r2, #0
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fabc 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(9+x,0+y, Black);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	3309      	adds	r3, #9
 8002526:	b2db      	uxtb	r3, r3
 8002528:	683a      	ldr	r2, [r7, #0]
 800252a:	b2d1      	uxtb	r1, r2
 800252c:	2200      	movs	r2, #0
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe fab2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(10+x,0+y, Black);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	330a      	adds	r3, #10
 800253a:	b2db      	uxtb	r3, r3
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	b2d1      	uxtb	r1, r2
 8002540:	2200      	movs	r2, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe faa8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(11+x,0+y, Black);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	330b      	adds	r3, #11
 800254e:	b2db      	uxtb	r3, r3
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	b2d1      	uxtb	r1, r2
 8002554:	2200      	movs	r2, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fa9e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(12+x,0+y, Black);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	b2db      	uxtb	r3, r3
 8002560:	330c      	adds	r3, #12
 8002562:	b2db      	uxtb	r3, r3
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	b2d1      	uxtb	r1, r2
 8002568:	2200      	movs	r2, #0
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fa94 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(13+x,0+y, Black);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	b2db      	uxtb	r3, r3
 8002574:	330d      	adds	r3, #13
 8002576:	b2db      	uxtb	r3, r3
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	b2d1      	uxtb	r1, r2
 800257c:	2200      	movs	r2, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fa8a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(14+x,0+y, Black);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	b2db      	uxtb	r3, r3
 8002588:	330e      	adds	r3, #14
 800258a:	b2db      	uxtb	r3, r3
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	b2d1      	uxtb	r1, r2
 8002590:	2200      	movs	r2, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe fa80 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(15+x,0+y, Black);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	b2db      	uxtb	r3, r3
 800259c:	330f      	adds	r3, #15
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	b2d1      	uxtb	r1, r2
 80025a4:	2200      	movs	r2, #0
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fe fa76 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(16+x,0+y, Black);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	3310      	adds	r3, #16
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	b2d1      	uxtb	r1, r2
 80025b8:	2200      	movs	r2, #0
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fa6c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(17+x,0+y, Black);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	3311      	adds	r3, #17
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	b2d1      	uxtb	r1, r2
 80025cc:	2200      	movs	r2, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe fa62 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(18+x,0+y, Black);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	3312      	adds	r3, #18
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	b2d1      	uxtb	r1, r2
 80025e0:	2200      	movs	r2, #0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fa58 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(19+x,0+y, Black);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	3313      	adds	r3, #19
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	b2d1      	uxtb	r1, r2
 80025f4:	2200      	movs	r2, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fe fa4e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(20+x,0+y, Black);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	3314      	adds	r3, #20
 8002602:	b2db      	uxtb	r3, r3
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	b2d1      	uxtb	r1, r2
 8002608:	2200      	movs	r2, #0
 800260a:	4618      	mov	r0, r3
 800260c:	f7fe fa44 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(21+x,0+y, Black);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	b2db      	uxtb	r3, r3
 8002614:	3315      	adds	r3, #21
 8002616:	b2db      	uxtb	r3, r3
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	b2d1      	uxtb	r1, r2
 800261c:	2200      	movs	r2, #0
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fa3a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(22+x,0+y, Black);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	b2db      	uxtb	r3, r3
 8002628:	3316      	adds	r3, #22
 800262a:	b2db      	uxtb	r3, r3
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	b2d1      	uxtb	r1, r2
 8002630:	2200      	movs	r2, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fa30 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(23+x,0+y, Black);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	b2db      	uxtb	r3, r3
 800263c:	3317      	adds	r3, #23
 800263e:	b2db      	uxtb	r3, r3
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	b2d1      	uxtb	r1, r2
 8002644:	2200      	movs	r2, #0
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe fa26 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(7+x,0+y, Black);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	3307      	adds	r3, #7
 8002652:	b2db      	uxtb	r3, r3
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	b2d1      	uxtb	r1, r2
 8002658:	2200      	movs	r2, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe fa1c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,1+y, Black);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	3307      	adds	r3, #7
 8002666:	b2d8      	uxtb	r0, r3
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	3301      	adds	r3, #1
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2200      	movs	r2, #0
 8002672:	4619      	mov	r1, r3
 8002674:	f7fe fa10 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,2+y, Black);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	3307      	adds	r3, #7
 800267e:	b2d8      	uxtb	r0, r3
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2db      	uxtb	r3, r3
 8002684:	3302      	adds	r3, #2
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2200      	movs	r2, #0
 800268a:	4619      	mov	r1, r3
 800268c:	f7fe fa04 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,3+y, Black);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	3307      	adds	r3, #7
 8002696:	b2d8      	uxtb	r0, r3
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	3303      	adds	r3, #3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2200      	movs	r2, #0
 80026a2:	4619      	mov	r1, r3
 80026a4:	f7fe f9f8 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,4+y, Black);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	3307      	adds	r3, #7
 80026ae:	b2d8      	uxtb	r0, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	3304      	adds	r3, #4
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2200      	movs	r2, #0
 80026ba:	4619      	mov	r1, r3
 80026bc:	f7fe f9ec 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,5+y, Black);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	3307      	adds	r3, #7
 80026c6:	b2d8      	uxtb	r0, r3
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	3305      	adds	r3, #5
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2200      	movs	r2, #0
 80026d2:	4619      	mov	r1, r3
 80026d4:	f7fe f9e0 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,6+y, Black);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	3307      	adds	r3, #7
 80026de:	b2d8      	uxtb	r0, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	3306      	adds	r3, #6
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2200      	movs	r2, #0
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7fe f9d4 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,7+y, Black);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	3307      	adds	r3, #7
 80026f6:	b2d8      	uxtb	r0, r3
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	3307      	adds	r3, #7
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2200      	movs	r2, #0
 8002702:	4619      	mov	r1, r3
 8002704:	f7fe f9c8 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(0+x,7+y, Black);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	b2d8      	uxtb	r0, r3
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2db      	uxtb	r3, r3
 8002710:	3307      	adds	r3, #7
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2200      	movs	r2, #0
 8002716:	4619      	mov	r1, r3
 8002718:	f7fe f9be 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(1+x,7+y, Black);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	3301      	adds	r3, #1
 8002722:	b2d8      	uxtb	r0, r3
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	b2db      	uxtb	r3, r3
 8002728:	3307      	adds	r3, #7
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2200      	movs	r2, #0
 800272e:	4619      	mov	r1, r3
 8002730:	f7fe f9b2 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(2+x,7+y, Black);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	b2db      	uxtb	r3, r3
 8002738:	3302      	adds	r3, #2
 800273a:	b2d8      	uxtb	r0, r3
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	3307      	adds	r3, #7
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2200      	movs	r2, #0
 8002746:	4619      	mov	r1, r3
 8002748:	f7fe f9a6 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(3+x,7+y, Black);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	3303      	adds	r3, #3
 8002752:	b2d8      	uxtb	r0, r3
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	3307      	adds	r3, #7
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2200      	movs	r2, #0
 800275e:	4619      	mov	r1, r3
 8002760:	f7fe f99a 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(4+x,7+y, Black);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	3304      	adds	r3, #4
 800276a:	b2d8      	uxtb	r0, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	3307      	adds	r3, #7
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2200      	movs	r2, #0
 8002776:	4619      	mov	r1, r3
 8002778:	f7fe f98e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(5+x,7+y, Black);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	b2db      	uxtb	r3, r3
 8002780:	3305      	adds	r3, #5
 8002782:	b2d8      	uxtb	r0, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	b2db      	uxtb	r3, r3
 8002788:	3307      	adds	r3, #7
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2200      	movs	r2, #0
 800278e:	4619      	mov	r1, r3
 8002790:	f7fe f982 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(6+x,7+y, Black);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	3306      	adds	r3, #6
 800279a:	b2d8      	uxtb	r0, r3
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	3307      	adds	r3, #7
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2200      	movs	r2, #0
 80027a6:	4619      	mov	r1, r3
 80027a8:	f7fe f976 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(7+x,7+y, Black);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	3307      	adds	r3, #7
 80027b2:	b2d8      	uxtb	r0, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	3307      	adds	r3, #7
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2200      	movs	r2, #0
 80027be:	4619      	mov	r1, r3
 80027c0:	f7fe f96a 	bl	8000a98 <ssd1306_DrawPixel>

	   			  ssd1306_DrawPixel(0+x,7+y, Black);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	b2d8      	uxtb	r0, r3
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	3307      	adds	r3, #7
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2200      	movs	r2, #0
 80027d2:	4619      	mov	r1, r3
 80027d4:	f7fe f960 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,8+y, Black);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	b2d8      	uxtb	r0, r3
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	3308      	adds	r3, #8
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2200      	movs	r2, #0
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f956 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,9+y, Black);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	b2d8      	uxtb	r0, r3
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3309      	adds	r3, #9
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2200      	movs	r2, #0
 80027fa:	4619      	mov	r1, r3
 80027fc:	f7fe f94c 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,10+y, Black);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	b2d8      	uxtb	r0, r3
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2db      	uxtb	r3, r3
 8002808:	330a      	adds	r3, #10
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2200      	movs	r2, #0
 800280e:	4619      	mov	r1, r3
 8002810:	f7fe f942 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,11+y, Black);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	b2d8      	uxtb	r0, r3
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	330b      	adds	r3, #11
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2200      	movs	r2, #0
 8002822:	4619      	mov	r1, r3
 8002824:	f7fe f938 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,12+y, Black);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	b2d8      	uxtb	r0, r3
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	b2db      	uxtb	r3, r3
 8002830:	330c      	adds	r3, #12
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2200      	movs	r2, #0
 8002836:	4619      	mov	r1, r3
 8002838:	f7fe f92e 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,13+y, Black);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	b2d8      	uxtb	r0, r3
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	330d      	adds	r3, #13
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2200      	movs	r2, #0
 800284a:	4619      	mov	r1, r3
 800284c:	f7fe f924 	bl	8000a98 <ssd1306_DrawPixel>
	   			  ssd1306_DrawPixel(0+x,14+y, Black);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	b2d8      	uxtb	r0, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	330e      	adds	r3, #14
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2200      	movs	r2, #0
 800285e:	4619      	mov	r1, r3
 8002860:	f7fe f91a 	bl	8000a98 <ssd1306_DrawPixel>

	   			ssd1306_UpdateScreen();
 8002864:	f7fe f8f2 	bl	8000a4c <ssd1306_UpdateScreen>


}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <ssd1306_tetris_T_links>:
		ssd1306_DrawPixel(15+x,23+ y, Black);


	ssd1306_UpdateScreen();
}
void ssd1306_tetris_T_links(int x, int y) {
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]

		ssd1306_DrawPixel(0+x,15+ y, Black);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	b2d8      	uxtb	r0, r3
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	b2db      	uxtb	r3, r3
 8002882:	330f      	adds	r3, #15
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2200      	movs	r2, #0
 8002888:	4619      	mov	r1, r3
 800288a:	f7fe f905 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(1+x,15+ y, Black);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	3301      	adds	r3, #1
 8002894:	b2d8      	uxtb	r0, r3
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	330f      	adds	r3, #15
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2200      	movs	r2, #0
 80028a0:	4619      	mov	r1, r3
 80028a2:	f7fe f8f9 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(2+x,15+ y, Black);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	3302      	adds	r3, #2
 80028ac:	b2d8      	uxtb	r0, r3
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	330f      	adds	r3, #15
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2200      	movs	r2, #0
 80028b8:	4619      	mov	r1, r3
 80028ba:	f7fe f8ed 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(3+x,15+ y, Black);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	3303      	adds	r3, #3
 80028c4:	b2d8      	uxtb	r0, r3
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	330f      	adds	r3, #15
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2200      	movs	r2, #0
 80028d0:	4619      	mov	r1, r3
 80028d2:	f7fe f8e1 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(4+x,15+ y, Black);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	3304      	adds	r3, #4
 80028dc:	b2d8      	uxtb	r0, r3
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	330f      	adds	r3, #15
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2200      	movs	r2, #0
 80028e8:	4619      	mov	r1, r3
 80028ea:	f7fe f8d5 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(5+x,15+ y, Black);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	3305      	adds	r3, #5
 80028f4:	b2d8      	uxtb	r0, r3
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	330f      	adds	r3, #15
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2200      	movs	r2, #0
 8002900:	4619      	mov	r1, r3
 8002902:	f7fe f8c9 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(6+x,15+ y, Black);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	3306      	adds	r3, #6
 800290c:	b2d8      	uxtb	r0, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	330f      	adds	r3, #15
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2200      	movs	r2, #0
 8002918:	4619      	mov	r1, r3
 800291a:	f7fe f8bd 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,15+ y, Black);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	3307      	adds	r3, #7
 8002924:	b2d8      	uxtb	r0, r3
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	330f      	adds	r3, #15
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2200      	movs	r2, #0
 8002930:	4619      	mov	r1, r3
 8002932:	f7fe f8b1 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(8+x,15+ y, Black);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	3308      	adds	r3, #8
 800293c:	b2d8      	uxtb	r0, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	330f      	adds	r3, #15
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2200      	movs	r2, #0
 8002948:	4619      	mov	r1, r3
 800294a:	f7fe f8a5 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(9+x,15+ y, Black);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	3309      	adds	r3, #9
 8002954:	b2d8      	uxtb	r0, r3
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	330f      	adds	r3, #15
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2200      	movs	r2, #0
 8002960:	4619      	mov	r1, r3
 8002962:	f7fe f899 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(10+x,15+ y, Black);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	b2db      	uxtb	r3, r3
 800296a:	330a      	adds	r3, #10
 800296c:	b2d8      	uxtb	r0, r3
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	330f      	adds	r3, #15
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2200      	movs	r2, #0
 8002978:	4619      	mov	r1, r3
 800297a:	f7fe f88d 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(11+x,15+ y, Black);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	b2db      	uxtb	r3, r3
 8002982:	330b      	adds	r3, #11
 8002984:	b2d8      	uxtb	r0, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	b2db      	uxtb	r3, r3
 800298a:	330f      	adds	r3, #15
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2200      	movs	r2, #0
 8002990:	4619      	mov	r1, r3
 8002992:	f7fe f881 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(12+x,15+ y, Black);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	b2db      	uxtb	r3, r3
 800299a:	330c      	adds	r3, #12
 800299c:	b2d8      	uxtb	r0, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	330f      	adds	r3, #15
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2200      	movs	r2, #0
 80029a8:	4619      	mov	r1, r3
 80029aa:	f7fe f875 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(13+x,15+ y, Black);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	330d      	adds	r3, #13
 80029b4:	b2d8      	uxtb	r0, r3
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	330f      	adds	r3, #15
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2200      	movs	r2, #0
 80029c0:	4619      	mov	r1, r3
 80029c2:	f7fe f869 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(14+x,15+ y, Black);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	330e      	adds	r3, #14
 80029cc:	b2d8      	uxtb	r0, r3
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	330f      	adds	r3, #15
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2200      	movs	r2, #0
 80029d8:	4619      	mov	r1, r3
 80029da:	f7fe f85d 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,15+ y, Black);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	330f      	adds	r3, #15
 80029e4:	b2d8      	uxtb	r0, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	330f      	adds	r3, #15
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2200      	movs	r2, #0
 80029f0:	4619      	mov	r1, r3
 80029f2:	f7fe f851 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(16+x,15+ y, Black);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	3310      	adds	r3, #16
 80029fc:	b2d8      	uxtb	r0, r3
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	330f      	adds	r3, #15
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2200      	movs	r2, #0
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f7fe f845 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(17+x,15+ y, Black);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	3311      	adds	r3, #17
 8002a14:	b2d8      	uxtb	r0, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	330f      	adds	r3, #15
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2200      	movs	r2, #0
 8002a20:	4619      	mov	r1, r3
 8002a22:	f7fe f839 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(18+x,15+ y, Black);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	3312      	adds	r3, #18
 8002a2c:	b2d8      	uxtb	r0, r3
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	330f      	adds	r3, #15
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2200      	movs	r2, #0
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f7fe f82d 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(19+x,15+ y, Black);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	3313      	adds	r3, #19
 8002a44:	b2d8      	uxtb	r0, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	330f      	adds	r3, #15
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2200      	movs	r2, #0
 8002a50:	4619      	mov	r1, r3
 8002a52:	f7fe f821 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(20+x,15+ y, Black);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	3314      	adds	r3, #20
 8002a5c:	b2d8      	uxtb	r0, r3
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	330f      	adds	r3, #15
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2200      	movs	r2, #0
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f7fe f815 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(21+x,15+ y, Black);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	3315      	adds	r3, #21
 8002a74:	b2d8      	uxtb	r0, r3
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	330f      	adds	r3, #15
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2200      	movs	r2, #0
 8002a80:	4619      	mov	r1, r3
 8002a82:	f7fe f809 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(22+x,15+ y, Black);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	3316      	adds	r3, #22
 8002a8c:	b2d8      	uxtb	r0, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	330f      	adds	r3, #15
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2200      	movs	r2, #0
 8002a98:	4619      	mov	r1, r3
 8002a9a:	f7fd fffd 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,15+ y, Black);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	3317      	adds	r3, #23
 8002aa4:	b2d8      	uxtb	r0, r3
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	330f      	adds	r3, #15
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2200      	movs	r2, #0
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f7fd fff1 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(7+x,0+ y, Black);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	3307      	adds	r3, #7
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	b2d1      	uxtb	r1, r2
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fd ffe7 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(8+x,0+ y, Black);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	3308      	adds	r3, #8
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	b2d1      	uxtb	r1, r2
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fd ffdd 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(9+x,0+ y, Black);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3309      	adds	r3, #9
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	b2d1      	uxtb	r1, r2
 8002aea:	2200      	movs	r2, #0
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd ffd3 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(10+x,0+ y, Black);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	330a      	adds	r3, #10
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	b2d1      	uxtb	r1, r2
 8002afe:	2200      	movs	r2, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fd ffc9 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(11+x,0+ y, Black);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	330b      	adds	r3, #11
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	b2d1      	uxtb	r1, r2
 8002b12:	2200      	movs	r2, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd ffbf 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(12+x,0+ y, Black);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	330c      	adds	r3, #12
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	b2d1      	uxtb	r1, r2
 8002b26:	2200      	movs	r2, #0
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7fd ffb5 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(13+x,0+ y, Black);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	330d      	adds	r3, #13
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	b2d1      	uxtb	r1, r2
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7fd ffab 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(14+x,0+ y, Black);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	330e      	adds	r3, #14
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	b2d1      	uxtb	r1, r2
 8002b4e:	2200      	movs	r2, #0
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fd ffa1 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(0+x,7+ y, Black);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	b2d8      	uxtb	r0, r3
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	3307      	adds	r3, #7
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2200      	movs	r2, #0
 8002b64:	4619      	mov	r1, r3
 8002b66:	f7fd ff97 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(1+x,7+ y, Black);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b2d8      	uxtb	r0, r3
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	3307      	adds	r3, #7
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f7fd ff8b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(2+x,7+ y, Black);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	3302      	adds	r3, #2
 8002b88:	b2d8      	uxtb	r0, r3
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	3307      	adds	r3, #7
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2200      	movs	r2, #0
 8002b94:	4619      	mov	r1, r3
 8002b96:	f7fd ff7f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(3+x,7+ y, Black);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	3303      	adds	r3, #3
 8002ba0:	b2d8      	uxtb	r0, r3
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	3307      	adds	r3, #7
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2200      	movs	r2, #0
 8002bac:	4619      	mov	r1, r3
 8002bae:	f7fd ff73 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(4+x,7+ y, Black);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	3304      	adds	r3, #4
 8002bb8:	b2d8      	uxtb	r0, r3
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	3307      	adds	r3, #7
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f7fd ff67 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(5+x,7+ y, Black);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	3305      	adds	r3, #5
 8002bd0:	b2d8      	uxtb	r0, r3
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	3307      	adds	r3, #7
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2200      	movs	r2, #0
 8002bdc:	4619      	mov	r1, r3
 8002bde:	f7fd ff5b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(6+x,7+ y, Black);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	3306      	adds	r3, #6
 8002be8:	b2d8      	uxtb	r0, r3
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	3307      	adds	r3, #7
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f7fd ff4f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,7+ y, Black);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	3307      	adds	r3, #7
 8002c00:	b2d8      	uxtb	r0, r3
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	3307      	adds	r3, #7
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7fd ff43 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(15+x,7+ y, Black);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	330f      	adds	r3, #15
 8002c18:	b2d8      	uxtb	r0, r3
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	3307      	adds	r3, #7
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2200      	movs	r2, #0
 8002c24:	4619      	mov	r1, r3
 8002c26:	f7fd ff37 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(16+x,7+ y, Black);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	3310      	adds	r3, #16
 8002c30:	b2d8      	uxtb	r0, r3
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	3307      	adds	r3, #7
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	f7fd ff2b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(17+x,7+ y, Black);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	3311      	adds	r3, #17
 8002c48:	b2d8      	uxtb	r0, r3
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	3307      	adds	r3, #7
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2200      	movs	r2, #0
 8002c54:	4619      	mov	r1, r3
 8002c56:	f7fd ff1f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(18+x,7+ y, Black);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	3312      	adds	r3, #18
 8002c60:	b2d8      	uxtb	r0, r3
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	3307      	adds	r3, #7
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	f7fd ff13 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(19+x,7+ y, Black);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	3313      	adds	r3, #19
 8002c78:	b2d8      	uxtb	r0, r3
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	3307      	adds	r3, #7
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2200      	movs	r2, #0
 8002c84:	4619      	mov	r1, r3
 8002c86:	f7fd ff07 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(20+x,7+ y, Black);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	3314      	adds	r3, #20
 8002c90:	b2d8      	uxtb	r0, r3
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	3307      	adds	r3, #7
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	f7fd fefb 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(21+x,7+ y, Black);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	3315      	adds	r3, #21
 8002ca8:	b2d8      	uxtb	r0, r3
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3307      	adds	r3, #7
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	f7fd feef 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(22+x,7+ y, Black);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	3316      	adds	r3, #22
 8002cc0:	b2d8      	uxtb	r0, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	3307      	adds	r3, #7
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2200      	movs	r2, #0
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f7fd fee3 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(0+x,7+ y, Black);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	b2d8      	uxtb	r0, r3
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	3307      	adds	r3, #7
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2200      	movs	r2, #0
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f7fd fed9 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,8+ y, Black);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	b2d8      	uxtb	r0, r3
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	3308      	adds	r3, #8
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	f7fd fecf 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,9+ y, Black);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	b2d8      	uxtb	r0, r3
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	3309      	adds	r3, #9
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2200      	movs	r2, #0
 8002d08:	4619      	mov	r1, r3
 8002d0a:	f7fd fec5 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,10+ y, Black);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	b2d8      	uxtb	r0, r3
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	330a      	adds	r3, #10
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f7fd febb 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,11+ y, Black);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	b2d8      	uxtb	r0, r3
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	330b      	adds	r3, #11
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2200      	movs	r2, #0
 8002d30:	4619      	mov	r1, r3
 8002d32:	f7fd feb1 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,12+ y, Black);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	b2d8      	uxtb	r0, r3
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	330c      	adds	r3, #12
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2200      	movs	r2, #0
 8002d44:	4619      	mov	r1, r3
 8002d46:	f7fd fea7 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,13+ y, Black);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	b2d8      	uxtb	r0, r3
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	330d      	adds	r3, #13
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2200      	movs	r2, #0
 8002d58:	4619      	mov	r1, r3
 8002d5a:	f7fd fe9d 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(0+x,14+ y, Black);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	b2d8      	uxtb	r0, r3
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	330e      	adds	r3, #14
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f7fd fe93 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(23+x,7+ y, Black);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	3317      	adds	r3, #23
 8002d78:	b2d8      	uxtb	r0, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	3307      	adds	r3, #7
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2200      	movs	r2, #0
 8002d84:	4619      	mov	r1, r3
 8002d86:	f7fd fe87 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,8+ y, Black);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	3317      	adds	r3, #23
 8002d90:	b2d8      	uxtb	r0, r3
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	3308      	adds	r3, #8
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	f7fd fe7b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,9+ y, Black);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	3317      	adds	r3, #23
 8002da8:	b2d8      	uxtb	r0, r3
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	3309      	adds	r3, #9
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2200      	movs	r2, #0
 8002db4:	4619      	mov	r1, r3
 8002db6:	f7fd fe6f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,10+ y, Black);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	3317      	adds	r3, #23
 8002dc0:	b2d8      	uxtb	r0, r3
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	330a      	adds	r3, #10
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2200      	movs	r2, #0
 8002dcc:	4619      	mov	r1, r3
 8002dce:	f7fd fe63 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,11+ y, Black);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	3317      	adds	r3, #23
 8002dd8:	b2d8      	uxtb	r0, r3
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	330b      	adds	r3, #11
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2200      	movs	r2, #0
 8002de4:	4619      	mov	r1, r3
 8002de6:	f7fd fe57 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,12+ y, Black);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	3317      	adds	r3, #23
 8002df0:	b2d8      	uxtb	r0, r3
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	330c      	adds	r3, #12
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f7fd fe4b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,13+ y, Black);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	3317      	adds	r3, #23
 8002e08:	b2d8      	uxtb	r0, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	330d      	adds	r3, #13
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2200      	movs	r2, #0
 8002e14:	4619      	mov	r1, r3
 8002e16:	f7fd fe3f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(23+x,14+ y, Black);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	3317      	adds	r3, #23
 8002e20:	b2d8      	uxtb	r0, r3
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	330e      	adds	r3, #14
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f7fd fe33 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(7+x,0+ y, Black);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	3307      	adds	r3, #7
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	b2d1      	uxtb	r1, r2
 8002e3e:	2200      	movs	r2, #0
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fd fe29 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,1+ y, Black);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	3307      	adds	r3, #7
 8002e4c:	b2d8      	uxtb	r0, r3
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2200      	movs	r2, #0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f7fd fe1d 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,2+ y, Black);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3307      	adds	r3, #7
 8002e64:	b2d8      	uxtb	r0, r3
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	3302      	adds	r3, #2
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2200      	movs	r2, #0
 8002e70:	4619      	mov	r1, r3
 8002e72:	f7fd fe11 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,3+ y, Black);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	3307      	adds	r3, #7
 8002e7c:	b2d8      	uxtb	r0, r3
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	3303      	adds	r3, #3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2200      	movs	r2, #0
 8002e88:	4619      	mov	r1, r3
 8002e8a:	f7fd fe05 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,4+ y, Black);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	3307      	adds	r3, #7
 8002e94:	b2d8      	uxtb	r0, r3
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f7fd fdf9 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,5+ y, Black);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	3307      	adds	r3, #7
 8002eac:	b2d8      	uxtb	r0, r3
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	3305      	adds	r3, #5
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f7fd fded 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,6+ y, Black);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	3307      	adds	r3, #7
 8002ec4:	b2d8      	uxtb	r0, r3
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	3306      	adds	r3, #6
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2200      	movs	r2, #0
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f7fd fde1 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(7+x,7+ y, Black);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	3307      	adds	r3, #7
 8002edc:	b2d8      	uxtb	r0, r3
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3307      	adds	r3, #7
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4619      	mov	r1, r3
 8002eea:	f7fd fdd5 	bl	8000a98 <ssd1306_DrawPixel>

		ssd1306_DrawPixel(15+x,0+ y, Black);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	330f      	adds	r3, #15
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	b2d1      	uxtb	r1, r2
 8002efa:	2200      	movs	r2, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd fdcb 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,1+ y, Black);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	330f      	adds	r3, #15
 8002f08:	b2d8      	uxtb	r0, r3
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	3301      	adds	r3, #1
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2200      	movs	r2, #0
 8002f14:	4619      	mov	r1, r3
 8002f16:	f7fd fdbf 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,2+ y, Black);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	330f      	adds	r3, #15
 8002f20:	b2d8      	uxtb	r0, r3
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	3302      	adds	r3, #2
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	f7fd fdb3 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,3+ y, Black);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	330f      	adds	r3, #15
 8002f38:	b2d8      	uxtb	r0, r3
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	3303      	adds	r3, #3
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2200      	movs	r2, #0
 8002f44:	4619      	mov	r1, r3
 8002f46:	f7fd fda7 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,4+ y, Black);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	330f      	adds	r3, #15
 8002f50:	b2d8      	uxtb	r0, r3
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	3304      	adds	r3, #4
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f7fd fd9b 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,5+ y, Black);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	330f      	adds	r3, #15
 8002f68:	b2d8      	uxtb	r0, r3
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	3305      	adds	r3, #5
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2200      	movs	r2, #0
 8002f74:	4619      	mov	r1, r3
 8002f76:	f7fd fd8f 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,6+ y, Black);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	330f      	adds	r3, #15
 8002f80:	b2d8      	uxtb	r0, r3
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	3306      	adds	r3, #6
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	f7fd fd83 	bl	8000a98 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(15+x,7+ y, Black);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	330f      	adds	r3, #15
 8002f98:	b2d8      	uxtb	r0, r3
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	3307      	adds	r3, #7
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	f7fd fd77 	bl	8000a98 <ssd1306_DrawPixel>


	ssd1306_UpdateScreen();
 8002faa:	f7fd fd4f 	bl	8000a4c <ssd1306_UpdateScreen>
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ff0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002fbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002fbe:	e003      	b.n	8002fc8 <LoopCopyDataInit>

08002fc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002fc0:	4b0c      	ldr	r3, [pc, #48]	; (8002ff4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002fc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002fc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002fc6:	3104      	adds	r1, #4

08002fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002fc8:	480b      	ldr	r0, [pc, #44]	; (8002ff8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002fca:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <LoopForever+0xe>)
	adds	r2, r0, r1
 8002fcc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002fce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002fd0:	d3f6      	bcc.n	8002fc0 <CopyDataInit>
	ldr	r2, =_sbss
 8002fd2:	4a0b      	ldr	r2, [pc, #44]	; (8003000 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002fd4:	e002      	b.n	8002fdc <LoopFillZerobss>

08002fd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002fd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002fd8:	f842 3b04 	str.w	r3, [r2], #4

08002fdc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002fdc:	4b09      	ldr	r3, [pc, #36]	; (8003004 <LoopForever+0x16>)
	cmp	r2, r3
 8002fde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002fe0:	d3f9      	bcc.n	8002fd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002fe2:	f7fd fea3 	bl	8000d2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fe6:	f002 fd43 	bl	8005a70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fea:	f7fd fa77 	bl	80004dc <main>

08002fee <LoopForever>:

LoopForever:
    b LoopForever
 8002fee:	e7fe      	b.n	8002fee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ff0:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002ff4:	08005b50 	.word	0x08005b50
	ldr	r0, =_sdata
 8002ff8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ffc:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8003000:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8003004:	20000564 	.word	0x20000564

08003008 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003008:	e7fe      	b.n	8003008 <ADC1_IRQHandler>

0800300a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b082      	sub	sp, #8
 800300e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003014:	2003      	movs	r0, #3
 8003016:	f000 f93d 	bl	8003294 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800301a:	2000      	movs	r0, #0
 800301c:	f000 f80e 	bl	800303c <HAL_InitTick>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	71fb      	strb	r3, [r7, #7]
 800302a:	e001      	b.n	8003030 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800302c:	f7fd fd94 	bl	8000b58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003030:	79fb      	ldrb	r3, [r7, #7]
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003048:	4b16      	ldr	r3, [pc, #88]	; (80030a4 <HAL_InitTick+0x68>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d022      	beq.n	8003096 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003050:	4b15      	ldr	r3, [pc, #84]	; (80030a8 <HAL_InitTick+0x6c>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4b13      	ldr	r3, [pc, #76]	; (80030a4 <HAL_InitTick+0x68>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800305c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003060:	fbb2 f3f3 	udiv	r3, r2, r3
 8003064:	4618      	mov	r0, r3
 8003066:	f000 f93c 	bl	80032e2 <HAL_SYSTICK_Config>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d10f      	bne.n	8003090 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b0f      	cmp	r3, #15
 8003074:	d809      	bhi.n	800308a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003076:	2200      	movs	r2, #0
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	f04f 30ff 	mov.w	r0, #4294967295
 800307e:	f000 f914 	bl	80032aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_InitTick+0x70>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6013      	str	r3, [r2, #0]
 8003088:	e007      	b.n	800309a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	73fb      	strb	r3, [r7, #15]
 800308e:	e004      	b.n	800309a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
 8003094:	e001      	b.n	800309a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000008 	.word	0x20000008
 80030a8:	20000000 	.word	0x20000000
 80030ac:	20000004 	.word	0x20000004

080030b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_IncTick+0x1c>)
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <HAL_IncTick+0x20>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4413      	add	r3, r2
 80030be:	4a03      	ldr	r2, [pc, #12]	; (80030cc <HAL_IncTick+0x1c>)
 80030c0:	6013      	str	r3, [r2, #0]
}
 80030c2:	bf00      	nop
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	20000560 	.word	0x20000560
 80030d0:	20000008 	.word	0x20000008

080030d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return uwTick;
 80030d8:	4b03      	ldr	r3, [pc, #12]	; (80030e8 <HAL_GetTick+0x14>)
 80030da:	681b      	ldr	r3, [r3, #0]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	20000560 	.word	0x20000560

080030ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030f4:	f7ff ffee 	bl	80030d4 <HAL_GetTick>
 80030f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d004      	beq.n	8003110 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_Delay+0x40>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	4413      	add	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003110:	bf00      	nop
 8003112:	f7ff ffdf 	bl	80030d4 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	429a      	cmp	r2, r3
 8003120:	d8f7      	bhi.n	8003112 <HAL_Delay+0x26>
  {
  }
}
 8003122:	bf00      	nop
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000008 	.word	0x20000008

08003130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003140:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <__NVIC_SetPriorityGrouping+0x44>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800314c:	4013      	ands	r3, r2
 800314e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800315c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003162:	4a04      	ldr	r2, [pc, #16]	; (8003174 <__NVIC_SetPriorityGrouping+0x44>)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	60d3      	str	r3, [r2, #12]
}
 8003168:	bf00      	nop
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	e000ed00 	.word	0xe000ed00

08003178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800317c:	4b04      	ldr	r3, [pc, #16]	; (8003190 <__NVIC_GetPriorityGrouping+0x18>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	0a1b      	lsrs	r3, r3, #8
 8003182:	f003 0307 	and.w	r3, r3, #7
}
 8003186:	4618      	mov	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	e000ed00 	.word	0xe000ed00

08003194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	6039      	str	r1, [r7, #0]
 800319e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	db0a      	blt.n	80031be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	490c      	ldr	r1, [pc, #48]	; (80031e0 <__NVIC_SetPriority+0x4c>)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	0112      	lsls	r2, r2, #4
 80031b4:	b2d2      	uxtb	r2, r2
 80031b6:	440b      	add	r3, r1
 80031b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031bc:	e00a      	b.n	80031d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	4908      	ldr	r1, [pc, #32]	; (80031e4 <__NVIC_SetPriority+0x50>)
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	f003 030f 	and.w	r3, r3, #15
 80031ca:	3b04      	subs	r3, #4
 80031cc:	0112      	lsls	r2, r2, #4
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	440b      	add	r3, r1
 80031d2:	761a      	strb	r2, [r3, #24]
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	e000e100 	.word	0xe000e100
 80031e4:	e000ed00 	.word	0xe000ed00

080031e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b089      	sub	sp, #36	; 0x24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f1c3 0307 	rsb	r3, r3, #7
 8003202:	2b04      	cmp	r3, #4
 8003204:	bf28      	it	cs
 8003206:	2304      	movcs	r3, #4
 8003208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	3304      	adds	r3, #4
 800320e:	2b06      	cmp	r3, #6
 8003210:	d902      	bls.n	8003218 <NVIC_EncodePriority+0x30>
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	3b03      	subs	r3, #3
 8003216:	e000      	b.n	800321a <NVIC_EncodePriority+0x32>
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800321c:	f04f 32ff 	mov.w	r2, #4294967295
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	43da      	mvns	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	401a      	ands	r2, r3
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003230:	f04f 31ff 	mov.w	r1, #4294967295
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	fa01 f303 	lsl.w	r3, r1, r3
 800323a:	43d9      	mvns	r1, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003240:	4313      	orrs	r3, r2
         );
}
 8003242:	4618      	mov	r0, r3
 8003244:	3724      	adds	r7, #36	; 0x24
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3b01      	subs	r3, #1
 800325c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003260:	d301      	bcc.n	8003266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003262:	2301      	movs	r3, #1
 8003264:	e00f      	b.n	8003286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003266:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <SysTick_Config+0x40>)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3b01      	subs	r3, #1
 800326c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800326e:	210f      	movs	r1, #15
 8003270:	f04f 30ff 	mov.w	r0, #4294967295
 8003274:	f7ff ff8e 	bl	8003194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003278:	4b05      	ldr	r3, [pc, #20]	; (8003290 <SysTick_Config+0x40>)
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800327e:	4b04      	ldr	r3, [pc, #16]	; (8003290 <SysTick_Config+0x40>)
 8003280:	2207      	movs	r2, #7
 8003282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	e000e010 	.word	0xe000e010

08003294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff ff47 	bl	8003130 <__NVIC_SetPriorityGrouping>
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b086      	sub	sp, #24
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	4603      	mov	r3, r0
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	607a      	str	r2, [r7, #4]
 80032b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032bc:	f7ff ff5c 	bl	8003178 <__NVIC_GetPriorityGrouping>
 80032c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	68b9      	ldr	r1, [r7, #8]
 80032c6:	6978      	ldr	r0, [r7, #20]
 80032c8:	f7ff ff8e 	bl	80031e8 <NVIC_EncodePriority>
 80032cc:	4602      	mov	r2, r0
 80032ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d2:	4611      	mov	r1, r2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff ff5d 	bl	8003194 <__NVIC_SetPriority>
}
 80032da:	bf00      	nop
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ffb0 	bl	8003250 <SysTick_Config>
 80032f0:	4603      	mov	r3, r0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003306:	2300      	movs	r3, #0
 8003308:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800330a:	e148      	b.n	800359e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	2101      	movs	r1, #1
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	4013      	ands	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 813a 	beq.w	8003598 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d003      	beq.n	8003334 <HAL_GPIO_Init+0x38>
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	2b12      	cmp	r3, #18
 8003332:	d123      	bne.n	800337c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	08da      	lsrs	r2, r3, #3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3208      	adds	r2, #8
 800333c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003340:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	220f      	movs	r2, #15
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4013      	ands	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	08da      	lsrs	r2, r3, #3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3208      	adds	r2, #8
 8003376:	6939      	ldr	r1, [r7, #16]
 8003378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	2203      	movs	r2, #3
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4013      	ands	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0203 	and.w	r2, r3, #3
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d00b      	beq.n	80033d0 <HAL_GPIO_Init+0xd4>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d007      	beq.n	80033d0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033c4:	2b11      	cmp	r3, #17
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b12      	cmp	r3, #18
 80033ce:	d130      	bne.n	8003432 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	2203      	movs	r2, #3
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	4013      	ands	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003406:	2201      	movs	r2, #1
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4013      	ands	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	091b      	lsrs	r3, r3, #4
 800341c:	f003 0201 	and.w	r2, r3, #1
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 8094 	beq.w	8003598 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003470:	4b52      	ldr	r3, [pc, #328]	; (80035bc <HAL_GPIO_Init+0x2c0>)
 8003472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003474:	4a51      	ldr	r2, [pc, #324]	; (80035bc <HAL_GPIO_Init+0x2c0>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	6613      	str	r3, [r2, #96]	; 0x60
 800347c:	4b4f      	ldr	r3, [pc, #316]	; (80035bc <HAL_GPIO_Init+0x2c0>)
 800347e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003488:	4a4d      	ldr	r2, [pc, #308]	; (80035c0 <HAL_GPIO_Init+0x2c4>)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3302      	adds	r3, #2
 8003490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003494:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	220f      	movs	r2, #15
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	4013      	ands	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80034b2:	d00d      	beq.n	80034d0 <HAL_GPIO_Init+0x1d4>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a43      	ldr	r2, [pc, #268]	; (80035c4 <HAL_GPIO_Init+0x2c8>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d007      	beq.n	80034cc <HAL_GPIO_Init+0x1d0>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a42      	ldr	r2, [pc, #264]	; (80035c8 <HAL_GPIO_Init+0x2cc>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d101      	bne.n	80034c8 <HAL_GPIO_Init+0x1cc>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e004      	b.n	80034d2 <HAL_GPIO_Init+0x1d6>
 80034c8:	2307      	movs	r3, #7
 80034ca:	e002      	b.n	80034d2 <HAL_GPIO_Init+0x1d6>
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <HAL_GPIO_Init+0x1d6>
 80034d0:	2300      	movs	r3, #0
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	f002 0203 	and.w	r2, r2, #3
 80034d8:	0092      	lsls	r2, r2, #2
 80034da:	4093      	lsls	r3, r2
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034e2:	4937      	ldr	r1, [pc, #220]	; (80035c0 <HAL_GPIO_Init+0x2c4>)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	089b      	lsrs	r3, r3, #2
 80034e8:	3302      	adds	r3, #2
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80034f0:	4b36      	ldr	r3, [pc, #216]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	43db      	mvns	r3, r3
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4013      	ands	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d003      	beq.n	8003514 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003514:	4a2d      	ldr	r2, [pc, #180]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800351a:	4b2c      	ldr	r3, [pc, #176]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	43db      	mvns	r3, r3
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	4013      	ands	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800353e:	4a23      	ldr	r2, [pc, #140]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003544:	4b21      	ldr	r3, [pc, #132]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	43db      	mvns	r3, r3
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4013      	ands	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003568:	4a18      	ldr	r2, [pc, #96]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800356e:	4b17      	ldr	r3, [pc, #92]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	43db      	mvns	r3, r3
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4013      	ands	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003592:	4a0e      	ldr	r2, [pc, #56]	; (80035cc <HAL_GPIO_Init+0x2d0>)
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	3301      	adds	r3, #1
 800359c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	fa22 f303 	lsr.w	r3, r2, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f47f aeaf 	bne.w	800330c <HAL_GPIO_Init+0x10>
  }
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40010000 	.word	0x40010000
 80035c4:	48000400 	.word	0x48000400
 80035c8:	48000800 	.word	0x48000800
 80035cc:	40010400 	.word	0x40010400

080035d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	807b      	strh	r3, [r7, #2]
 80035dc:	4613      	mov	r3, r2
 80035de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e0:	787b      	ldrb	r3, [r7, #1]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035ec:	e002      	b.n	80035f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035ee:	887a      	ldrh	r2, [r7, #2]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e081      	b.n	8003716 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fd faba 	bl	8000ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2224      	movs	r2, #36	; 0x24
 8003630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0201 	bic.w	r2, r2, #1
 8003642:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003650:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003660:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d107      	bne.n	800367a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	e006      	b.n	8003688 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003686:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d104      	bne.n	800369a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003698:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	ea42 0103 	orr.w	r1, r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	021a      	lsls	r2, r3, #8
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	4608      	mov	r0, r1
 800372a:	4611      	mov	r1, r2
 800372c:	461a      	mov	r2, r3
 800372e:	4603      	mov	r3, r0
 8003730:	817b      	strh	r3, [r7, #10]
 8003732:	460b      	mov	r3, r1
 8003734:	813b      	strh	r3, [r7, #8]
 8003736:	4613      	mov	r3, r2
 8003738:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b20      	cmp	r3, #32
 8003744:	f040 80f9 	bne.w	800393a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <HAL_I2C_Mem_Write+0x34>
 800374e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003750:	2b00      	cmp	r3, #0
 8003752:	d105      	bne.n	8003760 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f44f 7200 	mov.w	r2, #512	; 0x200
 800375a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e0ed      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003766:	2b01      	cmp	r3, #1
 8003768:	d101      	bne.n	800376e <HAL_I2C_Mem_Write+0x4e>
 800376a:	2302      	movs	r3, #2
 800376c:	e0e6      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003776:	f7ff fcad 	bl	80030d4 <HAL_GetTick>
 800377a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	2319      	movs	r3, #25
 8003782:	2201      	movs	r2, #1
 8003784:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f955 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e0d1      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2221      	movs	r2, #33	; 0x21
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2240      	movs	r2, #64	; 0x40
 80037a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a3a      	ldr	r2, [r7, #32]
 80037b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037c0:	88f8      	ldrh	r0, [r7, #6]
 80037c2:	893a      	ldrh	r2, [r7, #8]
 80037c4:	8979      	ldrh	r1, [r7, #10]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	4603      	mov	r3, r0
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f8b9 	bl	8003948 <I2C_RequestMemoryWrite>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0a9      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	2bff      	cmp	r3, #255	; 0xff
 80037f0:	d90e      	bls.n	8003810 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	22ff      	movs	r2, #255	; 0xff
 80037f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037fc:	b2da      	uxtb	r2, r3
 80037fe:	8979      	ldrh	r1, [r7, #10]
 8003800:	2300      	movs	r3, #0
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fa37 	bl	8003c7c <I2C_TransferConfig>
 800380e:	e00f      	b.n	8003830 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800381e:	b2da      	uxtb	r2, r3
 8003820:	8979      	ldrh	r1, [r7, #10]
 8003822:	2300      	movs	r3, #0
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f000 fa26 	bl	8003c7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 f93f 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e07b      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003848:	781a      	ldrb	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29b      	uxth	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d034      	beq.n	80038e8 <HAL_I2C_Mem_Write+0x1c8>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003882:	2b00      	cmp	r3, #0
 8003884:	d130      	bne.n	80038e8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388c:	2200      	movs	r2, #0
 800388e:	2180      	movs	r1, #128	; 0x80
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 f8d1 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e04d      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2bff      	cmp	r3, #255	; 0xff
 80038a8:	d90e      	bls.n	80038c8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	22ff      	movs	r2, #255	; 0xff
 80038ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	8979      	ldrh	r1, [r7, #10]
 80038b8:	2300      	movs	r3, #0
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 f9db 	bl	8003c7c <I2C_TransferConfig>
 80038c6:	e00f      	b.n	80038e8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d6:	b2da      	uxtb	r2, r3
 80038d8:	8979      	ldrh	r1, [r7, #10]
 80038da:	2300      	movs	r3, #0
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 f9ca 	bl	8003c7c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d19e      	bne.n	8003830 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f91e 	bl	8003b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e01a      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2220      	movs	r2, #32
 800390c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6859      	ldr	r1, [r3, #4]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <HAL_I2C_Mem_Write+0x224>)
 800391a:	400b      	ands	r3, r1
 800391c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	e000      	b.n	800393c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800393a:	2302      	movs	r3, #2
  }
}
 800393c:	4618      	mov	r0, r3
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	fe00e800 	.word	0xfe00e800

08003948 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	8979      	ldrh	r1, [r7, #10]
 8003968:	4b20      	ldr	r3, [pc, #128]	; (80039ec <I2C_RequestMemoryWrite+0xa4>)
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f983 	bl	8003c7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	69b9      	ldr	r1, [r7, #24]
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 f89c 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e02c      	b.n	80039e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d105      	bne.n	800399c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003990:	893b      	ldrh	r3, [r7, #8]
 8003992:	b2da      	uxtb	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	629a      	str	r2, [r3, #40]	; 0x28
 800399a:	e015      	b.n	80039c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800399c:	893b      	ldrh	r3, [r7, #8]
 800399e:	0a1b      	lsrs	r3, r3, #8
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	b2da      	uxtb	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	69b9      	ldr	r1, [r7, #24]
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 f882 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e012      	b.n	80039e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039be:	893b      	ldrh	r3, [r7, #8]
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2200      	movs	r2, #0
 80039d0:	2180      	movs	r1, #128	; 0x80
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 f830 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	80002000 	.word	0x80002000

080039f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d103      	bne.n	8003a0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d007      	beq.n	8003a2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	619a      	str	r2, [r3, #24]
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	4613      	mov	r3, r2
 8003a46:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a48:	e022      	b.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d01e      	beq.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a52:	f7ff fb3f 	bl	80030d4 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d302      	bcc.n	8003a68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d113      	bne.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6c:	f043 0220 	orr.w	r2, r3, #32
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e00f      	b.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	bf0c      	ite	eq
 8003aa0:	2301      	moveq	r3, #1
 8003aa2:	2300      	movne	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d0cd      	beq.n	8003a4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ac4:	e02c      	b.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	68b9      	ldr	r1, [r7, #8]
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f870 	bl	8003bb0 <I2C_IsAcknowledgeFailed>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e02a      	b.n	8003b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae0:	d01e      	beq.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7ff faf7 	bl	80030d4 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d113      	bne.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	f043 0220 	orr.w	r2, r3, #32
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e007      	b.n	8003b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d1cb      	bne.n	8003ac6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b44:	e028      	b.n	8003b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	68b9      	ldr	r1, [r7, #8]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f830 	bl	8003bb0 <I2C_IsAcknowledgeFailed>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e026      	b.n	8003ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5a:	f7ff fabb 	bl	80030d4 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d302      	bcc.n	8003b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d113      	bne.n	8003b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b74:	f043 0220 	orr.w	r2, r3, #32
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e007      	b.n	8003ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d1cf      	bne.n	8003b46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2b10      	cmp	r3, #16
 8003bc8:	d151      	bne.n	8003c6e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bca:	e022      	b.n	8003c12 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd2:	d01e      	beq.n	8003c12 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd4:	f7ff fa7e 	bl	80030d4 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d302      	bcc.n	8003bea <I2C_IsAcknowledgeFailed+0x3a>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d113      	bne.n	8003c12 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	f043 0220 	orr.w	r2, r3, #32
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e02e      	b.n	8003c70 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	f003 0320 	and.w	r3, r3, #32
 8003c1c:	2b20      	cmp	r3, #32
 8003c1e:	d1d5      	bne.n	8003bcc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2210      	movs	r2, #16
 8003c26:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f7ff fedd 	bl	80039f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6859      	ldr	r1, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <I2C_IsAcknowledgeFailed+0xc8>)
 8003c42:	400b      	ands	r3, r1
 8003c44:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	f043 0204 	orr.w	r2, r3, #4
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2220      	movs	r2, #32
 8003c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e000      	b.n	8003c70 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	fe00e800 	.word	0xfe00e800

08003c7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	607b      	str	r3, [r7, #4]
 8003c86:	460b      	mov	r3, r1
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	0d5b      	lsrs	r3, r3, #21
 8003c98:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003c9c:	4b0d      	ldr	r3, [pc, #52]	; (8003cd4 <I2C_TransferConfig+0x58>)
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	ea02 0103 	and.w	r1, r2, r3
 8003ca6:	897b      	ldrh	r3, [r7, #10]
 8003ca8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cac:	7a7b      	ldrb	r3, [r7, #9]
 8003cae:	041b      	lsls	r3, r3, #16
 8003cb0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003cc6:	bf00      	nop
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	03ff63ff 	.word	0x03ff63ff

08003cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d138      	bne.n	8003d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e032      	b.n	8003d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2224      	movs	r2, #36	; 0x24
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0201 	bic.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6819      	ldr	r1, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	e000      	b.n	8003d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d60:	2302      	movs	r3, #2
  }
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b085      	sub	sp, #20
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
 8003d76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b20      	cmp	r3, #32
 8003d82:	d139      	bne.n	8003df8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d101      	bne.n	8003d92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	e033      	b.n	8003dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2224      	movs	r2, #36	; 0x24
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003dc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	021b      	lsls	r3, r3, #8
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	e000      	b.n	8003dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003df8:	2302      	movs	r3, #2
  }
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
	...

08003e08 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a04      	ldr	r2, [pc, #16]	; (8003e24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e16:	6013      	str	r3, [r2, #0]
}
 8003e18:	bf00      	nop
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40007000 	.word	0x40007000

08003e28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e2c:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40007000 	.word	0x40007000

08003e44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e52:	d130      	bne.n	8003eb6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e54:	4b23      	ldr	r3, [pc, #140]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e60:	d038      	beq.n	8003ed4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e62:	4b20      	ldr	r3, [pc, #128]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e6a:	4a1e      	ldr	r2, [pc, #120]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e72:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2232      	movs	r2, #50	; 0x32
 8003e78:	fb02 f303 	mul.w	r3, r2, r3
 8003e7c:	4a1b      	ldr	r2, [pc, #108]	; (8003eec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e82:	0c9b      	lsrs	r3, r3, #18
 8003e84:	3301      	adds	r3, #1
 8003e86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e88:	e002      	b.n	8003e90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e90:	4b14      	ldr	r3, [pc, #80]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e9c:	d102      	bne.n	8003ea4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1f2      	bne.n	8003e8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ea4:	4b0f      	ldr	r3, [pc, #60]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb0:	d110      	bne.n	8003ed4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e00f      	b.n	8003ed6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec2:	d007      	beq.n	8003ed4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ec4:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ecc:	4a05      	ldr	r2, [pc, #20]	; (8003ee4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ed2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40007000 	.word	0x40007000
 8003ee8:	20000000 	.word	0x20000000
 8003eec:	431bde83 	.word	0x431bde83

08003ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b088      	sub	sp, #32
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e3db      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f02:	4ba4      	ldr	r3, [pc, #656]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f0c:	4ba1      	ldr	r3, [pc, #644]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	f003 0303 	and.w	r3, r3, #3
 8003f14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0310 	and.w	r3, r3, #16
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80e1 	beq.w	80040e6 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d007      	beq.n	8003f3a <HAL_RCC_OscConfig+0x4a>
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	2b0c      	cmp	r3, #12
 8003f2e:	f040 8088 	bne.w	8004042 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	f040 8084 	bne.w	8004042 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f3a:	4b96      	ldr	r3, [pc, #600]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <HAL_RCC_OscConfig+0x62>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e3b3      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1a      	ldr	r2, [r3, #32]
 8003f56:	4b8f      	ldr	r3, [pc, #572]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0308 	and.w	r3, r3, #8
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d004      	beq.n	8003f6c <HAL_RCC_OscConfig+0x7c>
 8003f62:	4b8c      	ldr	r3, [pc, #560]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f6a:	e005      	b.n	8003f78 <HAL_RCC_OscConfig+0x88>
 8003f6c:	4b89      	ldr	r3, [pc, #548]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f72:	091b      	lsrs	r3, r3, #4
 8003f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d223      	bcs.n	8003fc4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fd47 	bl	8004a14 <RCC_SetFlashLatencyFromMSIRange>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e394      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f90:	4b80      	ldr	r3, [pc, #512]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a7f      	ldr	r2, [pc, #508]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f96:	f043 0308 	orr.w	r3, r3, #8
 8003f9a:	6013      	str	r3, [r2, #0]
 8003f9c:	4b7d      	ldr	r3, [pc, #500]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	497a      	ldr	r1, [pc, #488]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fae:	4b79      	ldr	r3, [pc, #484]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	021b      	lsls	r3, r3, #8
 8003fbc:	4975      	ldr	r1, [pc, #468]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	604b      	str	r3, [r1, #4]
 8003fc2:	e022      	b.n	800400a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fc4:	4b73      	ldr	r3, [pc, #460]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a72      	ldr	r2, [pc, #456]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fca:	f043 0308 	orr.w	r3, r3, #8
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	4b70      	ldr	r3, [pc, #448]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	496d      	ldr	r1, [pc, #436]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fe2:	4b6c      	ldr	r3, [pc, #432]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	4968      	ldr	r1, [pc, #416]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f000 fd0a 	bl	8004a14 <RCC_SetFlashLatencyFromMSIRange>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e357      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800400a:	f000 fc41 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 800400e:	4601      	mov	r1, r0
 8004010:	4b60      	ldr	r3, [pc, #384]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	091b      	lsrs	r3, r3, #4
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	4a5f      	ldr	r2, [pc, #380]	; (8004198 <HAL_RCC_OscConfig+0x2a8>)
 800401c:	5cd3      	ldrb	r3, [r2, r3]
 800401e:	f003 031f 	and.w	r3, r3, #31
 8004022:	fa21 f303 	lsr.w	r3, r1, r3
 8004026:	4a5d      	ldr	r2, [pc, #372]	; (800419c <HAL_RCC_OscConfig+0x2ac>)
 8004028:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800402a:	4b5d      	ldr	r3, [pc, #372]	; (80041a0 <HAL_RCC_OscConfig+0x2b0>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7ff f804 	bl	800303c <HAL_InitTick>
 8004034:	4603      	mov	r3, r0
 8004036:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004038:	7bfb      	ldrb	r3, [r7, #15]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d052      	beq.n	80040e4 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	e33b      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d032      	beq.n	80040b0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800404a:	4b52      	ldr	r3, [pc, #328]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a51      	ldr	r2, [pc, #324]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004050:	f043 0301 	orr.w	r3, r3, #1
 8004054:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004056:	f7ff f83d 	bl	80030d4 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800405e:	f7ff f839 	bl	80030d4 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e324      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004070:	4b48      	ldr	r3, [pc, #288]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800407c:	4b45      	ldr	r3, [pc, #276]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a44      	ldr	r2, [pc, #272]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004082:	f043 0308 	orr.w	r3, r3, #8
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4b42      	ldr	r3, [pc, #264]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	493f      	ldr	r1, [pc, #252]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004096:	4313      	orrs	r3, r2
 8004098:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800409a:	4b3e      	ldr	r3, [pc, #248]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	021b      	lsls	r3, r3, #8
 80040a8:	493a      	ldr	r1, [pc, #232]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	604b      	str	r3, [r1, #4]
 80040ae:	e01a      	b.n	80040e6 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80040b0:	4b38      	ldr	r3, [pc, #224]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a37      	ldr	r2, [pc, #220]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 80040b6:	f023 0301 	bic.w	r3, r3, #1
 80040ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040bc:	f7ff f80a 	bl	80030d4 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040c4:	f7ff f806 	bl	80030d4 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e2f1      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040d6:	4b2f      	ldr	r3, [pc, #188]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1f0      	bne.n	80040c4 <HAL_RCC_OscConfig+0x1d4>
 80040e2:	e000      	b.n	80040e6 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d074      	beq.n	80041dc <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d005      	beq.n	8004104 <HAL_RCC_OscConfig+0x214>
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2b0c      	cmp	r3, #12
 80040fc:	d10e      	bne.n	800411c <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2b03      	cmp	r3, #3
 8004102:	d10b      	bne.n	800411c <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004104:	4b23      	ldr	r3, [pc, #140]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d064      	beq.n	80041da <HAL_RCC_OscConfig+0x2ea>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d160      	bne.n	80041da <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e2ce      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004124:	d106      	bne.n	8004134 <HAL_RCC_OscConfig+0x244>
 8004126:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a1a      	ldr	r2, [pc, #104]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800412c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	e01d      	b.n	8004170 <HAL_RCC_OscConfig+0x280>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800413c:	d10c      	bne.n	8004158 <HAL_RCC_OscConfig+0x268>
 800413e:	4b15      	ldr	r3, [pc, #84]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a14      	ldr	r2, [pc, #80]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004144:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	4b12      	ldr	r3, [pc, #72]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a11      	ldr	r2, [pc, #68]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	e00b      	b.n	8004170 <HAL_RCC_OscConfig+0x280>
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a0d      	ldr	r2, [pc, #52]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800415e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004162:	6013      	str	r3, [r2, #0]
 8004164:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a0a      	ldr	r2, [pc, #40]	; (8004194 <HAL_RCC_OscConfig+0x2a4>)
 800416a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800416e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d01c      	beq.n	80041b2 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004178:	f7fe ffac 	bl	80030d4 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800417e:	e011      	b.n	80041a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004180:	f7fe ffa8 	bl	80030d4 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b64      	cmp	r3, #100	; 0x64
 800418c:	d90a      	bls.n	80041a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e293      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
 8004198:	08005af8 	.word	0x08005af8
 800419c:	20000000 	.word	0x20000000
 80041a0:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041a4:	4bae      	ldr	r3, [pc, #696]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0e7      	beq.n	8004180 <HAL_RCC_OscConfig+0x290>
 80041b0:	e014      	b.n	80041dc <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b2:	f7fe ff8f 	bl	80030d4 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ba:	f7fe ff8b 	bl	80030d4 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b64      	cmp	r3, #100	; 0x64
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e276      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041cc:	4ba4      	ldr	r3, [pc, #656]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1f0      	bne.n	80041ba <HAL_RCC_OscConfig+0x2ca>
 80041d8:	e000      	b.n	80041dc <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d060      	beq.n	80042aa <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	d005      	beq.n	80041fa <HAL_RCC_OscConfig+0x30a>
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	2b0c      	cmp	r3, #12
 80041f2:	d119      	bne.n	8004228 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d116      	bne.n	8004228 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041fa:	4b99      	ldr	r3, [pc, #612]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004202:	2b00      	cmp	r3, #0
 8004204:	d005      	beq.n	8004212 <HAL_RCC_OscConfig+0x322>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e253      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004212:	4b93      	ldr	r3, [pc, #588]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	061b      	lsls	r3, r3, #24
 8004220:	498f      	ldr	r1, [pc, #572]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004222:	4313      	orrs	r3, r2
 8004224:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004226:	e040      	b.n	80042aa <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d023      	beq.n	8004278 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004230:	4b8b      	ldr	r3, [pc, #556]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a8a      	ldr	r2, [pc, #552]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800423a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe ff4a 	bl	80030d4 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004244:	f7fe ff46 	bl	80030d4 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e231      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004256:	4b82      	ldr	r3, [pc, #520]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004262:	4b7f      	ldr	r3, [pc, #508]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	061b      	lsls	r3, r3, #24
 8004270:	497b      	ldr	r1, [pc, #492]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]
 8004276:	e018      	b.n	80042aa <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004278:	4b79      	ldr	r3, [pc, #484]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a78      	ldr	r2, [pc, #480]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 800427e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004284:	f7fe ff26 	bl	80030d4 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800428c:	f7fe ff22 	bl	80030d4 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e20d      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800429e:	4b70      	ldr	r3, [pc, #448]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d03c      	beq.n	8004330 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d01c      	beq.n	80042f8 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042be:	4b68      	ldr	r3, [pc, #416]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80042c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042c4:	4a66      	ldr	r2, [pc, #408]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ce:	f7fe ff01 	bl	80030d4 <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042d4:	e008      	b.n	80042e8 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042d6:	f7fe fefd 	bl	80030d4 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e1e8      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042e8:	4b5d      	ldr	r3, [pc, #372]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80042ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0ef      	beq.n	80042d6 <HAL_RCC_OscConfig+0x3e6>
 80042f6:	e01b      	b.n	8004330 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042f8:	4b59      	ldr	r3, [pc, #356]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80042fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042fe:	4a58      	ldr	r2, [pc, #352]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004300:	f023 0301 	bic.w	r3, r3, #1
 8004304:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004308:	f7fe fee4 	bl	80030d4 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004310:	f7fe fee0 	bl	80030d4 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e1cb      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004322:	4b4f      	ldr	r3, [pc, #316]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004324:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1ef      	bne.n	8004310 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 80a5 	beq.w	8004488 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800433e:	2300      	movs	r3, #0
 8004340:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004342:	4b47      	ldr	r3, [pc, #284]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10d      	bne.n	800436a <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800434e:	4b44      	ldr	r3, [pc, #272]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004352:	4a43      	ldr	r2, [pc, #268]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004358:	6593      	str	r3, [r2, #88]	; 0x58
 800435a:	4b41      	ldr	r3, [pc, #260]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 800435c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004362:	60bb      	str	r3, [r7, #8]
 8004364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004366:	2301      	movs	r3, #1
 8004368:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800436a:	4b3e      	ldr	r3, [pc, #248]	; (8004464 <HAL_RCC_OscConfig+0x574>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004372:	2b00      	cmp	r3, #0
 8004374:	d118      	bne.n	80043a8 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004376:	4b3b      	ldr	r3, [pc, #236]	; (8004464 <HAL_RCC_OscConfig+0x574>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a3a      	ldr	r2, [pc, #232]	; (8004464 <HAL_RCC_OscConfig+0x574>)
 800437c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004382:	f7fe fea7 	bl	80030d4 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800438a:	f7fe fea3 	bl	80030d4 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e18e      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800439c:	4b31      	ldr	r3, [pc, #196]	; (8004464 <HAL_RCC_OscConfig+0x574>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d108      	bne.n	80043c2 <HAL_RCC_OscConfig+0x4d2>
 80043b0:	4b2b      	ldr	r3, [pc, #172]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b6:	4a2a      	ldr	r2, [pc, #168]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043c0:	e024      	b.n	800440c <HAL_RCC_OscConfig+0x51c>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	2b05      	cmp	r3, #5
 80043c8:	d110      	bne.n	80043ec <HAL_RCC_OscConfig+0x4fc>
 80043ca:	4b25      	ldr	r3, [pc, #148]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d0:	4a23      	ldr	r2, [pc, #140]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043d2:	f043 0304 	orr.w	r3, r3, #4
 80043d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043da:	4b21      	ldr	r3, [pc, #132]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e0:	4a1f      	ldr	r2, [pc, #124]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043e2:	f043 0301 	orr.w	r3, r3, #1
 80043e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043ea:	e00f      	b.n	800440c <HAL_RCC_OscConfig+0x51c>
 80043ec:	4b1c      	ldr	r3, [pc, #112]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f2:	4a1b      	ldr	r2, [pc, #108]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043f4:	f023 0301 	bic.w	r3, r3, #1
 80043f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043fc:	4b18      	ldr	r3, [pc, #96]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 80043fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004402:	4a17      	ldr	r2, [pc, #92]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004404:	f023 0304 	bic.w	r3, r3, #4
 8004408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d016      	beq.n	8004442 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004414:	f7fe fe5e 	bl	80030d4 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800441a:	e00a      	b.n	8004432 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800441c:	f7fe fe5a 	bl	80030d4 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	f241 3288 	movw	r2, #5000	; 0x1388
 800442a:	4293      	cmp	r3, r2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e143      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004432:	4b0b      	ldr	r3, [pc, #44]	; (8004460 <HAL_RCC_OscConfig+0x570>)
 8004434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0ed      	beq.n	800441c <HAL_RCC_OscConfig+0x52c>
 8004440:	e019      	b.n	8004476 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004442:	f7fe fe47 	bl	80030d4 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004448:	e00e      	b.n	8004468 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800444a:	f7fe fe43 	bl	80030d4 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	f241 3288 	movw	r2, #5000	; 0x1388
 8004458:	4293      	cmp	r3, r2
 800445a:	d905      	bls.n	8004468 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e12c      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
 8004460:	40021000 	.word	0x40021000
 8004464:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004468:	4b96      	ldr	r3, [pc, #600]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800446a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1e9      	bne.n	800444a <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004476:	7ffb      	ldrb	r3, [r7, #31]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d105      	bne.n	8004488 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800447c:	4b91      	ldr	r3, [pc, #580]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800447e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004480:	4a90      	ldr	r2, [pc, #576]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004482:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004486:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b00      	cmp	r3, #0
 8004492:	d03c      	beq.n	800450e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01c      	beq.n	80044d6 <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800449c:	4b89      	ldr	r3, [pc, #548]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800449e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044a2:	4a88      	ldr	r2, [pc, #544]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80044a4:	f043 0301 	orr.w	r3, r3, #1
 80044a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ac:	f7fe fe12 	bl	80030d4 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044b4:	f7fe fe0e 	bl	80030d4 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e0f9      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80044c6:	4b7f      	ldr	r3, [pc, #508]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80044c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d0ef      	beq.n	80044b4 <HAL_RCC_OscConfig+0x5c4>
 80044d4:	e01b      	b.n	800450e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044d6:	4b7b      	ldr	r3, [pc, #492]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80044d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044dc:	4a79      	ldr	r2, [pc, #484]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80044de:	f023 0301 	bic.w	r3, r3, #1
 80044e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e6:	f7fe fdf5 	bl	80030d4 <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044ec:	e008      	b.n	8004500 <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044ee:	f7fe fdf1 	bl	80030d4 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e0dc      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004500:	4b70      	ldr	r3, [pc, #448]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004502:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1ef      	bne.n	80044ee <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 80d0 	beq.w	80046b8 <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	2b0c      	cmp	r3, #12
 800451c:	f000 808d 	beq.w	800463a <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004524:	2b02      	cmp	r3, #2
 8004526:	d15a      	bne.n	80045de <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004528:	4b66      	ldr	r3, [pc, #408]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a65      	ldr	r2, [pc, #404]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800452e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004534:	f7fe fdce 	bl	80030d4 <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800453c:	f7fe fdca 	bl	80030d4 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e0b5      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800454e:	4b5d      	ldr	r3, [pc, #372]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1f0      	bne.n	800453c <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800455a:	4b5a      	ldr	r3, [pc, #360]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	4b5a      	ldr	r3, [pc, #360]	; (80046c8 <HAL_RCC_OscConfig+0x7d8>)
 8004560:	4013      	ands	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800456a:	3a01      	subs	r2, #1
 800456c:	0112      	lsls	r2, r2, #4
 800456e:	4311      	orrs	r1, r2
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004574:	0212      	lsls	r2, r2, #8
 8004576:	4311      	orrs	r1, r2
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800457c:	0852      	lsrs	r2, r2, #1
 800457e:	3a01      	subs	r2, #1
 8004580:	0552      	lsls	r2, r2, #21
 8004582:	4311      	orrs	r1, r2
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004588:	0852      	lsrs	r2, r2, #1
 800458a:	3a01      	subs	r2, #1
 800458c:	0652      	lsls	r2, r2, #25
 800458e:	4311      	orrs	r1, r2
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004594:	06d2      	lsls	r2, r2, #27
 8004596:	430a      	orrs	r2, r1
 8004598:	494a      	ldr	r1, [pc, #296]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800459a:	4313      	orrs	r3, r2
 800459c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800459e:	4b49      	ldr	r3, [pc, #292]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a48      	ldr	r2, [pc, #288]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045a8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045aa:	4b46      	ldr	r3, [pc, #280]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	4a45      	ldr	r2, [pc, #276]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045b4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b6:	f7fe fd8d 	bl	80030d4 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045bc:	e008      	b.n	80045d0 <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045be:	f7fe fd89 	bl	80030d4 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e074      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045d0:	4b3c      	ldr	r3, [pc, #240]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0f0      	beq.n	80045be <HAL_RCC_OscConfig+0x6ce>
 80045dc:	e06c      	b.n	80046b8 <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a38      	ldr	r2, [pc, #224]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045e8:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045ea:	4b36      	ldr	r3, [pc, #216]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d105      	bne.n	8004602 <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80045f6:	4b33      	ldr	r3, [pc, #204]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	4a32      	ldr	r2, [pc, #200]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 80045fc:	f023 0303 	bic.w	r3, r3, #3
 8004600:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004602:	4b30      	ldr	r3, [pc, #192]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	4a2f      	ldr	r2, [pc, #188]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004608:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800460c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004610:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004612:	f7fe fd5f 	bl	80030d4 <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004618:	e008      	b.n	800462c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800461a:	f7fe fd5b 	bl	80030d4 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e046      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800462c:	4b25      	ldr	r3, [pc, #148]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f0      	bne.n	800461a <HAL_RCC_OscConfig+0x72a>
 8004638:	e03e      	b.n	80046b8 <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463e:	2b01      	cmp	r3, #1
 8004640:	d101      	bne.n	8004646 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e039      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004646:	4b1f      	ldr	r3, [pc, #124]	; (80046c4 <HAL_RCC_OscConfig+0x7d4>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	f003 0203 	and.w	r2, r3, #3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	429a      	cmp	r2, r3
 8004658:	d12c      	bne.n	80046b4 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004664:	3b01      	subs	r3, #1
 8004666:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004668:	429a      	cmp	r2, r3
 800466a:	d123      	bne.n	80046b4 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004676:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004678:	429a      	cmp	r2, r3
 800467a:	d11b      	bne.n	80046b4 <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004686:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004688:	429a      	cmp	r2, r3
 800468a:	d113      	bne.n	80046b4 <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004696:	085b      	lsrs	r3, r3, #1
 8004698:	3b01      	subs	r3, #1
 800469a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800469c:	429a      	cmp	r2, r3
 800469e:	d109      	bne.n	80046b4 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	3b01      	subs	r3, #1
 80046ae:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d001      	beq.n	80046b8 <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e000      	b.n	80046ba <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3720      	adds	r7, #32
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40021000 	.word	0x40021000
 80046c8:	019d808c 	.word	0x019d808c

080046cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0c8      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046e0:	4b66      	ldr	r3, [pc, #408]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d910      	bls.n	8004710 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ee:	4b63      	ldr	r3, [pc, #396]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f023 0207 	bic.w	r2, r3, #7
 80046f6:	4961      	ldr	r1, [pc, #388]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fe:	4b5f      	ldr	r3, [pc, #380]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0307 	and.w	r3, r3, #7
 8004706:	683a      	ldr	r2, [r7, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d001      	beq.n	8004710 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0b0      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b00      	cmp	r3, #0
 800471a:	d04c      	beq.n	80047b6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b03      	cmp	r3, #3
 8004722:	d107      	bne.n	8004734 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004724:	4b56      	ldr	r3, [pc, #344]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d121      	bne.n	8004774 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e09e      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d107      	bne.n	800474c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800473c:	4b50      	ldr	r3, [pc, #320]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d115      	bne.n	8004774 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e092      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d107      	bne.n	8004764 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004754:	4b4a      	ldr	r3, [pc, #296]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e086      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004764:	4b46      	ldr	r3, [pc, #280]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e07e      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004774:	4b42      	ldr	r3, [pc, #264]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f023 0203 	bic.w	r2, r3, #3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	493f      	ldr	r1, [pc, #252]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004782:	4313      	orrs	r3, r2
 8004784:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004786:	f7fe fca5 	bl	80030d4 <HAL_GetTick>
 800478a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478c:	e00a      	b.n	80047a4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800478e:	f7fe fca1 	bl	80030d4 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	f241 3288 	movw	r2, #5000	; 0x1388
 800479c:	4293      	cmp	r3, r2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e066      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047a4:	4b36      	ldr	r3, [pc, #216]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f003 020c 	and.w	r2, r3, #12
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d1eb      	bne.n	800478e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d008      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047c2:	4b2f      	ldr	r3, [pc, #188]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	492c      	ldr	r1, [pc, #176]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047d4:	4b29      	ldr	r3, [pc, #164]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d210      	bcs.n	8004804 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047e2:	4b26      	ldr	r3, [pc, #152]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f023 0207 	bic.w	r2, r3, #7
 80047ea:	4924      	ldr	r1, [pc, #144]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047f2:	4b22      	ldr	r3, [pc, #136]	; (800487c <HAL_RCC_ClockConfig+0x1b0>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d001      	beq.n	8004804 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e036      	b.n	8004872 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d008      	beq.n	8004822 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004810:	4b1b      	ldr	r3, [pc, #108]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	4918      	ldr	r1, [pc, #96]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 800481e:	4313      	orrs	r3, r2
 8004820:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0308 	and.w	r3, r3, #8
 800482a:	2b00      	cmp	r3, #0
 800482c:	d009      	beq.n	8004842 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800482e:	4b14      	ldr	r3, [pc, #80]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	00db      	lsls	r3, r3, #3
 800483c:	4910      	ldr	r1, [pc, #64]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 800483e:	4313      	orrs	r3, r2
 8004840:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004842:	f000 f825 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 8004846:	4601      	mov	r1, r0
 8004848:	4b0d      	ldr	r3, [pc, #52]	; (8004880 <HAL_RCC_ClockConfig+0x1b4>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	091b      	lsrs	r3, r3, #4
 800484e:	f003 030f 	and.w	r3, r3, #15
 8004852:	4a0c      	ldr	r2, [pc, #48]	; (8004884 <HAL_RCC_ClockConfig+0x1b8>)
 8004854:	5cd3      	ldrb	r3, [r2, r3]
 8004856:	f003 031f 	and.w	r3, r3, #31
 800485a:	fa21 f303 	lsr.w	r3, r1, r3
 800485e:	4a0a      	ldr	r2, [pc, #40]	; (8004888 <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004862:	4b0a      	ldr	r3, [pc, #40]	; (800488c <HAL_RCC_ClockConfig+0x1c0>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7fe fbe8 	bl	800303c <HAL_InitTick>
 800486c:	4603      	mov	r3, r0
 800486e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004870:	7afb      	ldrb	r3, [r7, #11]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40022000 	.word	0x40022000
 8004880:	40021000 	.word	0x40021000
 8004884:	08005af8 	.word	0x08005af8
 8004888:	20000000 	.word	0x20000000
 800488c:	20000004 	.word	0x20000004

08004890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004890:	b480      	push	{r7}
 8004892:	b089      	sub	sp, #36	; 0x24
 8004894:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	2300      	movs	r3, #0
 800489c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800489e:	4b3d      	ldr	r3, [pc, #244]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 030c 	and.w	r3, r3, #12
 80048a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048a8:	4b3a      	ldr	r3, [pc, #232]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <HAL_RCC_GetSysClockFreq+0x34>
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	2b0c      	cmp	r3, #12
 80048bc:	d121      	bne.n	8004902 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d11e      	bne.n	8004902 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80048c4:	4b33      	ldr	r3, [pc, #204]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d107      	bne.n	80048e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80048d0:	4b30      	ldr	r3, [pc, #192]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 80048d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048d6:	0a1b      	lsrs	r3, r3, #8
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	e005      	b.n	80048ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80048e0:	4b2c      	ldr	r3, [pc, #176]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	091b      	lsrs	r3, r3, #4
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80048ec:	4a2a      	ldr	r2, [pc, #168]	; (8004998 <HAL_RCC_GetSysClockFreq+0x108>)
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10d      	bne.n	8004918 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004900:	e00a      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	2b04      	cmp	r3, #4
 8004906:	d102      	bne.n	800490e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004908:	4b24      	ldr	r3, [pc, #144]	; (800499c <HAL_RCC_GetSysClockFreq+0x10c>)
 800490a:	61bb      	str	r3, [r7, #24]
 800490c:	e004      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	2b08      	cmp	r3, #8
 8004912:	d101      	bne.n	8004918 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004914:	4b22      	ldr	r3, [pc, #136]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004916:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	2b0c      	cmp	r3, #12
 800491c:	d133      	bne.n	8004986 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800491e:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	f003 0303 	and.w	r3, r3, #3
 8004926:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d002      	beq.n	8004934 <HAL_RCC_GetSysClockFreq+0xa4>
 800492e:	2b03      	cmp	r3, #3
 8004930:	d003      	beq.n	800493a <HAL_RCC_GetSysClockFreq+0xaa>
 8004932:	e005      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004934:	4b19      	ldr	r3, [pc, #100]	; (800499c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004936:	617b      	str	r3, [r7, #20]
      break;
 8004938:	e005      	b.n	8004946 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800493a:	4b19      	ldr	r3, [pc, #100]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800493c:	617b      	str	r3, [r7, #20]
      break;
 800493e:	e002      	b.n	8004946 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	617b      	str	r3, [r7, #20]
      break;
 8004944:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004946:	4b13      	ldr	r3, [pc, #76]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	091b      	lsrs	r3, r3, #4
 800494c:	f003 0307 	and.w	r3, r3, #7
 8004950:	3301      	adds	r3, #1
 8004952:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004954:	4b0f      	ldr	r3, [pc, #60]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	0a1b      	lsrs	r3, r3, #8
 800495a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	fb02 f203 	mul.w	r2, r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800496c:	4b09      	ldr	r3, [pc, #36]	; (8004994 <HAL_RCC_GetSysClockFreq+0x104>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	0e5b      	lsrs	r3, r3, #25
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	3301      	adds	r3, #1
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004986:	69bb      	ldr	r3, [r7, #24]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3724      	adds	r7, #36	; 0x24
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr
 8004994:	40021000 	.word	0x40021000
 8004998:	08005b10 	.word	0x08005b10
 800499c:	00f42400 	.word	0x00f42400
 80049a0:	007a1200 	.word	0x007a1200

080049a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049a8:	4b03      	ldr	r3, [pc, #12]	; (80049b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80049aa:	681b      	ldr	r3, [r3, #0]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	20000000 	.word	0x20000000

080049bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049c0:	f7ff fff0 	bl	80049a4 <HAL_RCC_GetHCLKFreq>
 80049c4:	4601      	mov	r1, r0
 80049c6:	4b06      	ldr	r3, [pc, #24]	; (80049e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	0a1b      	lsrs	r3, r3, #8
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	4a04      	ldr	r2, [pc, #16]	; (80049e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049d2:	5cd3      	ldrb	r3, [r2, r3]
 80049d4:	f003 031f 	and.w	r3, r3, #31
 80049d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80049dc:	4618      	mov	r0, r3
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40021000 	.word	0x40021000
 80049e4:	08005b08 	.word	0x08005b08

080049e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80049ec:	f7ff ffda 	bl	80049a4 <HAL_RCC_GetHCLKFreq>
 80049f0:	4601      	mov	r1, r0
 80049f2:	4b06      	ldr	r3, [pc, #24]	; (8004a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	0adb      	lsrs	r3, r3, #11
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	4a04      	ldr	r2, [pc, #16]	; (8004a10 <HAL_RCC_GetPCLK2Freq+0x28>)
 80049fe:	5cd3      	ldrb	r3, [r2, r3]
 8004a00:	f003 031f 	and.w	r3, r3, #31
 8004a04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	08005b08 	.word	0x08005b08

08004a14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a20:	4b2a      	ldr	r3, [pc, #168]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a2c:	f7ff f9fc 	bl	8003e28 <HAL_PWREx_GetVoltageRange>
 8004a30:	6178      	str	r0, [r7, #20]
 8004a32:	e014      	b.n	8004a5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a34:	4b25      	ldr	r3, [pc, #148]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	4a24      	ldr	r2, [pc, #144]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a40:	4b22      	ldr	r3, [pc, #136]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a48:	60fb      	str	r3, [r7, #12]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004a4c:	f7ff f9ec 	bl	8003e28 <HAL_PWREx_GetVoltageRange>
 8004a50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a52:	4b1e      	ldr	r3, [pc, #120]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a56:	4a1d      	ldr	r2, [pc, #116]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a64:	d10b      	bne.n	8004a7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b80      	cmp	r3, #128	; 0x80
 8004a6a:	d919      	bls.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2ba0      	cmp	r3, #160	; 0xa0
 8004a70:	d902      	bls.n	8004a78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a72:	2302      	movs	r3, #2
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	e013      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a78:	2301      	movs	r3, #1
 8004a7a:	613b      	str	r3, [r7, #16]
 8004a7c:	e010      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b80      	cmp	r3, #128	; 0x80
 8004a82:	d902      	bls.n	8004a8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004a84:	2303      	movs	r3, #3
 8004a86:	613b      	str	r3, [r7, #16]
 8004a88:	e00a      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b80      	cmp	r3, #128	; 0x80
 8004a8e:	d102      	bne.n	8004a96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a90:	2302      	movs	r3, #2
 8004a92:	613b      	str	r3, [r7, #16]
 8004a94:	e004      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b70      	cmp	r3, #112	; 0x70
 8004a9a:	d101      	bne.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004aa0:	4b0b      	ldr	r3, [pc, #44]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f023 0207 	bic.w	r2, r3, #7
 8004aa8:	4909      	ldr	r1, [pc, #36]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d001      	beq.n	8004ac2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e000      	b.n	8004ac4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	40022000 	.word	0x40022000

08004ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004adc:	2300      	movs	r3, #0
 8004ade:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d02f      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004af8:	d005      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004afa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004afe:	d015      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d007      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004b04:	e00f      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004b06:	4bac      	ldr	r3, [pc, #688]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	4aab      	ldr	r2, [pc, #684]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b10:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b12:	e00c      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3304      	adds	r3, #4
 8004b18:	2100      	movs	r1, #0
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 f9dc 	bl	8004ed8 <RCCEx_PLLSAI1_Config>
 8004b20:	4603      	mov	r3, r0
 8004b22:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b24:	e003      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	74fb      	strb	r3, [r7, #19]
      break;
 8004b2a:	e000      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8004b2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b2e:	7cfb      	ldrb	r3, [r7, #19]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10b      	bne.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b34:	4ba0      	ldr	r3, [pc, #640]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b42:	499d      	ldr	r1, [pc, #628]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004b4a:	e001      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b4c:	7cfb      	ldrb	r3, [r7, #19]
 8004b4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 8099 	beq.w	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b62:	4b95      	ldr	r3, [pc, #596]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e000      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8004b72:	2300      	movs	r3, #0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00d      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b78:	4b8f      	ldr	r3, [pc, #572]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b7c:	4a8e      	ldr	r2, [pc, #568]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b82:	6593      	str	r3, [r2, #88]	; 0x58
 8004b84:	4b8c      	ldr	r3, [pc, #560]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b8c:	60bb      	str	r3, [r7, #8]
 8004b8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b90:	2301      	movs	r3, #1
 8004b92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b94:	4b89      	ldr	r3, [pc, #548]	; (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a88      	ldr	r2, [pc, #544]	; (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ba0:	f7fe fa98 	bl	80030d4 <HAL_GetTick>
 8004ba4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ba6:	e009      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ba8:	f7fe fa94 	bl	80030d4 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d902      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	74fb      	strb	r3, [r7, #19]
        break;
 8004bba:	e005      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004bbc:	4b7f      	ldr	r3, [pc, #508]	; (8004dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ef      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8004bc8:	7cfb      	ldrb	r3, [r7, #19]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d155      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bce:	4b7a      	ldr	r3, [pc, #488]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d01e      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d019      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bea:	4b73      	ldr	r3, [pc, #460]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004bf6:	4b70      	ldr	r3, [pc, #448]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfc:	4a6e      	ldr	r2, [pc, #440]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c06:	4b6c      	ldr	r3, [pc, #432]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0c:	4a6a      	ldr	r2, [pc, #424]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c16:	4a68      	ldr	r2, [pc, #416]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d016      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c28:	f7fe fa54 	bl	80030d4 <HAL_GetTick>
 8004c2c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c2e:	e00b      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c30:	f7fe fa50 	bl	80030d4 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d902      	bls.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	74fb      	strb	r3, [r7, #19]
            break;
 8004c46:	e006      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c48:	4b5b      	ldr	r3, [pc, #364]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0ec      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8004c56:	7cfb      	ldrb	r3, [r7, #19]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c5c:	4b56      	ldr	r3, [pc, #344]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c6a:	4953      	ldr	r1, [pc, #332]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c72:	e004      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c74:	7cfb      	ldrb	r3, [r7, #19]
 8004c76:	74bb      	strb	r3, [r7, #18]
 8004c78:	e001      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c7a:	7cfb      	ldrb	r3, [r7, #19]
 8004c7c:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c7e:	7c7b      	ldrb	r3, [r7, #17]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d105      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c84:	4b4c      	ldr	r3, [pc, #304]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c88:	4a4b      	ldr	r2, [pc, #300]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c8e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00a      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c9c:	4b46      	ldr	r3, [pc, #280]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca2:	f023 0203 	bic.w	r2, r3, #3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	4943      	ldr	r1, [pc, #268]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00a      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cbe:	4b3e      	ldr	r3, [pc, #248]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc4:	f023 020c 	bic.w	r2, r3, #12
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	493a      	ldr	r1, [pc, #232]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0320 	and.w	r3, r3, #32
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00a      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ce0:	4b35      	ldr	r3, [pc, #212]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cee:	4932      	ldr	r1, [pc, #200]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00a      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d02:	4b2d      	ldr	r3, [pc, #180]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d10:	4929      	ldr	r1, [pc, #164]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00a      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d24:	4b24      	ldr	r3, [pc, #144]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d32:	4921      	ldr	r1, [pc, #132]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00a      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d46:	4b1c      	ldr	r3, [pc, #112]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d54:	4918      	ldr	r1, [pc, #96]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00a      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d68:	4b13      	ldr	r3, [pc, #76]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d76:	4910      	ldr	r1, [pc, #64]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d02c      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d8a:	4b0b      	ldr	r3, [pc, #44]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d98:	4907      	ldr	r1, [pc, #28]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004da8:	d10a      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004daa:	4b03      	ldr	r3, [pc, #12]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	4a02      	ldr	r2, [pc, #8]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004db0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004db4:	60d3      	str	r3, [r2, #12]
 8004db6:	e015      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	2101      	movs	r1, #1
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 f881 	bl	8004ed8 <RCCEx_PLLSAI1_Config>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004dda:	7cfb      	ldrb	r3, [r7, #19]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8004de0:	7cfb      	ldrb	r3, [r7, #19]
 8004de2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d028      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004df0:	4b30      	ldr	r3, [pc, #192]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfe:	492d      	ldr	r1, [pc, #180]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e0e:	d106      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e10:	4b28      	ldr	r3, [pc, #160]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	4a27      	ldr	r2, [pc, #156]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e1a:	60d3      	str	r3, [r2, #12]
 8004e1c:	e011      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e26:	d10c      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 f852 	bl	8004ed8 <RCCEx_PLLSAI1_Config>
 8004e34:	4603      	mov	r3, r0
 8004e36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e38:	7cfb      	ldrb	r3, [r7, #19]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 8004e3e:	7cfb      	ldrb	r3, [r7, #19]
 8004e40:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d01c      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e4e:	4b19      	ldr	r3, [pc, #100]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e54:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e5c:	4915      	ldr	r1, [pc, #84]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e6c:	d10c      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	3304      	adds	r3, #4
 8004e72:	2102      	movs	r1, #2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 f82f 	bl	8004ed8 <RCCEx_PLLSAI1_Config>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d001      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8004e84:	7cfb      	ldrb	r3, [r7, #19]
 8004e86:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e94:	4b07      	ldr	r3, [pc, #28]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ea2:	4904      	ldr	r1, [pc, #16]	; (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004eaa:	7cbb      	ldrb	r3, [r7, #18]
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3718      	adds	r7, #24
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004ebc:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a04      	ldr	r2, [pc, #16]	; (8004ed4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004ec2:	f043 0304 	orr.w	r3, r3, #4
 8004ec6:	6013      	str	r3, [r2, #0]
}
 8004ec8:	bf00      	nop
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40021000 	.word	0x40021000

08004ed8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ee6:	4b73      	ldr	r3, [pc, #460]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f003 0303 	and.w	r3, r3, #3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d018      	beq.n	8004f24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ef2:	4b70      	ldr	r3, [pc, #448]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f003 0203 	and.w	r2, r3, #3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d10d      	bne.n	8004f1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
       ||
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d009      	beq.n	8004f1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f0a:	4b6a      	ldr	r3, [pc, #424]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	091b      	lsrs	r3, r3, #4
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
       ||
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d044      	beq.n	8004fa8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	73fb      	strb	r3, [r7, #15]
 8004f22:	e041      	b.n	8004fa8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d00c      	beq.n	8004f46 <RCCEx_PLLSAI1_Config+0x6e>
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	d013      	beq.n	8004f58 <RCCEx_PLLSAI1_Config+0x80>
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d120      	bne.n	8004f76 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f34:	4b5f      	ldr	r3, [pc, #380]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d11d      	bne.n	8004f7c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f44:	e01a      	b.n	8004f7c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f46:	4b5b      	ldr	r3, [pc, #364]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d116      	bne.n	8004f80 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f56:	e013      	b.n	8004f80 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f58:	4b56      	ldr	r3, [pc, #344]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10f      	bne.n	8004f84 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f64:	4b53      	ldr	r3, [pc, #332]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d109      	bne.n	8004f84 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f74:	e006      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	73fb      	strb	r3, [r7, #15]
      break;
 8004f7a:	e004      	b.n	8004f86 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f7c:	bf00      	nop
 8004f7e:	e002      	b.n	8004f86 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f80:	bf00      	nop
 8004f82:	e000      	b.n	8004f86 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f84:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10d      	bne.n	8004fa8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f8c:	4b49      	ldr	r3, [pc, #292]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6819      	ldr	r1, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	430b      	orrs	r3, r1
 8004fa2:	4944      	ldr	r1, [pc, #272]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d17c      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fae:	4b41      	ldr	r3, [pc, #260]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a40      	ldr	r2, [pc, #256]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fba:	f7fe f88b 	bl	80030d4 <HAL_GetTick>
 8004fbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fc0:	e009      	b.n	8004fd6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fc2:	f7fe f887 	bl	80030d4 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d902      	bls.n	8004fd6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	73fb      	strb	r3, [r7, #15]
        break;
 8004fd4:	e005      	b.n	8004fe2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fd6:	4b37      	ldr	r3, [pc, #220]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1ef      	bne.n	8004fc2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d15f      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d110      	bne.n	8005010 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fee:	4b31      	ldr	r3, [pc, #196]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004ff6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6892      	ldr	r2, [r2, #8]
 8004ffe:	0211      	lsls	r1, r2, #8
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	68d2      	ldr	r2, [r2, #12]
 8005004:	06d2      	lsls	r2, r2, #27
 8005006:	430a      	orrs	r2, r1
 8005008:	492a      	ldr	r1, [pc, #168]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800500a:	4313      	orrs	r3, r2
 800500c:	610b      	str	r3, [r1, #16]
 800500e:	e027      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d112      	bne.n	800503c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005016:	4b27      	ldr	r3, [pc, #156]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800501e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6892      	ldr	r2, [r2, #8]
 8005026:	0211      	lsls	r1, r2, #8
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6912      	ldr	r2, [r2, #16]
 800502c:	0852      	lsrs	r2, r2, #1
 800502e:	3a01      	subs	r2, #1
 8005030:	0552      	lsls	r2, r2, #21
 8005032:	430a      	orrs	r2, r1
 8005034:	491f      	ldr	r1, [pc, #124]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005036:	4313      	orrs	r3, r2
 8005038:	610b      	str	r3, [r1, #16]
 800503a:	e011      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800503c:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005044:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6892      	ldr	r2, [r2, #8]
 800504c:	0211      	lsls	r1, r2, #8
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6952      	ldr	r2, [r2, #20]
 8005052:	0852      	lsrs	r2, r2, #1
 8005054:	3a01      	subs	r2, #1
 8005056:	0652      	lsls	r2, r2, #25
 8005058:	430a      	orrs	r2, r1
 800505a:	4916      	ldr	r1, [pc, #88]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800505c:	4313      	orrs	r3, r2
 800505e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005060:	4b14      	ldr	r3, [pc, #80]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a13      	ldr	r2, [pc, #76]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005066:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800506a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506c:	f7fe f832 	bl	80030d4 <HAL_GetTick>
 8005070:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005072:	e009      	b.n	8005088 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005074:	f7fe f82e 	bl	80030d4 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b02      	cmp	r3, #2
 8005080:	d902      	bls.n	8005088 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	73fb      	strb	r3, [r7, #15]
          break;
 8005086:	e005      	b.n	8005094 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005088:	4b0a      	ldr	r3, [pc, #40]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ef      	beq.n	8005074 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d106      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800509a:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800509c:	691a      	ldr	r2, [r3, #16]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	4904      	ldr	r1, [pc, #16]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	40021000 	.word	0x40021000

080050b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e040      	b.n	800514c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d106      	bne.n	80050e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7fb fda4 	bl	8000c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2224      	movs	r2, #36	; 0x24
 80050e4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0201 	bic.w	r2, r2, #1
 80050f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f8c0 	bl	800527c <UART_SetConfig>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d101      	bne.n	8005106 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e022      	b.n	800514c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fb7e 	bl	8005810 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005132:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 fc05 	bl	8005954 <UART_CheckIdleState>
 800514a:	4603      	mov	r3, r0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08a      	sub	sp, #40	; 0x28
 8005158:	af02      	add	r7, sp, #8
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	603b      	str	r3, [r7, #0]
 8005160:	4613      	mov	r3, r2
 8005162:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005168:	2b20      	cmp	r3, #32
 800516a:	f040 8081 	bne.w	8005270 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_UART_Transmit+0x26>
 8005174:	88fb      	ldrh	r3, [r7, #6]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e079      	b.n	8005272 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_UART_Transmit+0x38>
 8005188:	2302      	movs	r3, #2
 800518a:	e072      	b.n	8005272 <HAL_UART_Transmit+0x11e>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2221      	movs	r2, #33	; 0x21
 800519e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80051a0:	f7fd ff98 	bl	80030d4 <HAL_GetTick>
 80051a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	88fa      	ldrh	r2, [r7, #6]
 80051aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	88fa      	ldrh	r2, [r7, #6]
 80051b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051be:	d108      	bne.n	80051d2 <HAL_UART_Transmit+0x7e>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80051c8:	2300      	movs	r3, #0
 80051ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	61bb      	str	r3, [r7, #24]
 80051d0:	e003      	b.n	80051da <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051da:	e02d      	b.n	8005238 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2200      	movs	r2, #0
 80051e4:	2180      	movs	r1, #128	; 0x80
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 fbf9 	bl	80059de <UART_WaitOnFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e03d      	b.n	8005272 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10b      	bne.n	8005214 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	881a      	ldrh	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005208:	b292      	uxth	r2, r2
 800520a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	3302      	adds	r3, #2
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	e008      	b.n	8005226 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	781a      	ldrb	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	b292      	uxth	r2, r2
 800521e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	3301      	adds	r3, #1
 8005224:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800522c:	b29b      	uxth	r3, r3
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1cb      	bne.n	80051dc <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	2200      	movs	r2, #0
 800524c:	2140      	movs	r1, #64	; 0x40
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 fbc5 	bl	80059de <UART_WaitOnFlagUntilTimeout>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e009      	b.n	8005272 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2220      	movs	r2, #32
 8005262:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800526c:	2300      	movs	r3, #0
 800526e:	e000      	b.n	8005272 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005270:	2302      	movs	r3, #2
  }
}
 8005272:	4618      	mov	r0, r3
 8005274:	3720      	adds	r7, #32
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
	...

0800527c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800527c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005280:	b088      	sub	sp, #32
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	4bbc      	ldr	r3, [pc, #752]	; (80055a4 <UART_SetConfig+0x328>)
 80052b2:	4013      	ands	r3, r2
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	69f9      	ldr	r1, [r7, #28]
 80052ba:	430b      	orrs	r3, r1
 80052bc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68da      	ldr	r2, [r3, #12]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4ab2      	ldr	r2, [pc, #712]	; (80055a8 <UART_SetConfig+0x32c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d004      	beq.n	80052ee <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	69fa      	ldr	r2, [r7, #28]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69fa      	ldr	r2, [r7, #28]
 80052fe:	430a      	orrs	r2, r1
 8005300:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4aa9      	ldr	r2, [pc, #676]	; (80055ac <UART_SetConfig+0x330>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d121      	bne.n	8005350 <UART_SetConfig+0xd4>
 800530c:	4ba8      	ldr	r3, [pc, #672]	; (80055b0 <UART_SetConfig+0x334>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005312:	f003 0303 	and.w	r3, r3, #3
 8005316:	2b03      	cmp	r3, #3
 8005318:	d816      	bhi.n	8005348 <UART_SetConfig+0xcc>
 800531a:	a201      	add	r2, pc, #4	; (adr r2, 8005320 <UART_SetConfig+0xa4>)
 800531c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005320:	08005331 	.word	0x08005331
 8005324:	0800533d 	.word	0x0800533d
 8005328:	08005337 	.word	0x08005337
 800532c:	08005343 	.word	0x08005343
 8005330:	2301      	movs	r3, #1
 8005332:	76fb      	strb	r3, [r7, #27]
 8005334:	e072      	b.n	800541c <UART_SetConfig+0x1a0>
 8005336:	2302      	movs	r3, #2
 8005338:	76fb      	strb	r3, [r7, #27]
 800533a:	e06f      	b.n	800541c <UART_SetConfig+0x1a0>
 800533c:	2304      	movs	r3, #4
 800533e:	76fb      	strb	r3, [r7, #27]
 8005340:	e06c      	b.n	800541c <UART_SetConfig+0x1a0>
 8005342:	2308      	movs	r3, #8
 8005344:	76fb      	strb	r3, [r7, #27]
 8005346:	e069      	b.n	800541c <UART_SetConfig+0x1a0>
 8005348:	2310      	movs	r3, #16
 800534a:	76fb      	strb	r3, [r7, #27]
 800534c:	bf00      	nop
 800534e:	e065      	b.n	800541c <UART_SetConfig+0x1a0>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a97      	ldr	r2, [pc, #604]	; (80055b4 <UART_SetConfig+0x338>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d134      	bne.n	80053c4 <UART_SetConfig+0x148>
 800535a:	4b95      	ldr	r3, [pc, #596]	; (80055b0 <UART_SetConfig+0x334>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005360:	f003 030c 	and.w	r3, r3, #12
 8005364:	2b0c      	cmp	r3, #12
 8005366:	d829      	bhi.n	80053bc <UART_SetConfig+0x140>
 8005368:	a201      	add	r2, pc, #4	; (adr r2, 8005370 <UART_SetConfig+0xf4>)
 800536a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536e:	bf00      	nop
 8005370:	080053a5 	.word	0x080053a5
 8005374:	080053bd 	.word	0x080053bd
 8005378:	080053bd 	.word	0x080053bd
 800537c:	080053bd 	.word	0x080053bd
 8005380:	080053b1 	.word	0x080053b1
 8005384:	080053bd 	.word	0x080053bd
 8005388:	080053bd 	.word	0x080053bd
 800538c:	080053bd 	.word	0x080053bd
 8005390:	080053ab 	.word	0x080053ab
 8005394:	080053bd 	.word	0x080053bd
 8005398:	080053bd 	.word	0x080053bd
 800539c:	080053bd 	.word	0x080053bd
 80053a0:	080053b7 	.word	0x080053b7
 80053a4:	2300      	movs	r3, #0
 80053a6:	76fb      	strb	r3, [r7, #27]
 80053a8:	e038      	b.n	800541c <UART_SetConfig+0x1a0>
 80053aa:	2302      	movs	r3, #2
 80053ac:	76fb      	strb	r3, [r7, #27]
 80053ae:	e035      	b.n	800541c <UART_SetConfig+0x1a0>
 80053b0:	2304      	movs	r3, #4
 80053b2:	76fb      	strb	r3, [r7, #27]
 80053b4:	e032      	b.n	800541c <UART_SetConfig+0x1a0>
 80053b6:	2308      	movs	r3, #8
 80053b8:	76fb      	strb	r3, [r7, #27]
 80053ba:	e02f      	b.n	800541c <UART_SetConfig+0x1a0>
 80053bc:	2310      	movs	r3, #16
 80053be:	76fb      	strb	r3, [r7, #27]
 80053c0:	bf00      	nop
 80053c2:	e02b      	b.n	800541c <UART_SetConfig+0x1a0>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a77      	ldr	r2, [pc, #476]	; (80055a8 <UART_SetConfig+0x32c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d124      	bne.n	8005418 <UART_SetConfig+0x19c>
 80053ce:	4b78      	ldr	r3, [pc, #480]	; (80055b0 <UART_SetConfig+0x334>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053dc:	d012      	beq.n	8005404 <UART_SetConfig+0x188>
 80053de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053e2:	d802      	bhi.n	80053ea <UART_SetConfig+0x16e>
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d007      	beq.n	80053f8 <UART_SetConfig+0x17c>
 80053e8:	e012      	b.n	8005410 <UART_SetConfig+0x194>
 80053ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053ee:	d006      	beq.n	80053fe <UART_SetConfig+0x182>
 80053f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053f4:	d009      	beq.n	800540a <UART_SetConfig+0x18e>
 80053f6:	e00b      	b.n	8005410 <UART_SetConfig+0x194>
 80053f8:	2300      	movs	r3, #0
 80053fa:	76fb      	strb	r3, [r7, #27]
 80053fc:	e00e      	b.n	800541c <UART_SetConfig+0x1a0>
 80053fe:	2302      	movs	r3, #2
 8005400:	76fb      	strb	r3, [r7, #27]
 8005402:	e00b      	b.n	800541c <UART_SetConfig+0x1a0>
 8005404:	2304      	movs	r3, #4
 8005406:	76fb      	strb	r3, [r7, #27]
 8005408:	e008      	b.n	800541c <UART_SetConfig+0x1a0>
 800540a:	2308      	movs	r3, #8
 800540c:	76fb      	strb	r3, [r7, #27]
 800540e:	e005      	b.n	800541c <UART_SetConfig+0x1a0>
 8005410:	2310      	movs	r3, #16
 8005412:	76fb      	strb	r3, [r7, #27]
 8005414:	bf00      	nop
 8005416:	e001      	b.n	800541c <UART_SetConfig+0x1a0>
 8005418:	2310      	movs	r3, #16
 800541a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a61      	ldr	r2, [pc, #388]	; (80055a8 <UART_SetConfig+0x32c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	f040 80f4 	bne.w	8005610 <UART_SetConfig+0x394>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005428:	7efb      	ldrb	r3, [r7, #27]
 800542a:	2b08      	cmp	r3, #8
 800542c:	d823      	bhi.n	8005476 <UART_SetConfig+0x1fa>
 800542e:	a201      	add	r2, pc, #4	; (adr r2, 8005434 <UART_SetConfig+0x1b8>)
 8005430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005434:	08005459 	.word	0x08005459
 8005438:	08005477 	.word	0x08005477
 800543c:	08005461 	.word	0x08005461
 8005440:	08005477 	.word	0x08005477
 8005444:	08005467 	.word	0x08005467
 8005448:	08005477 	.word	0x08005477
 800544c:	08005477 	.word	0x08005477
 8005450:	08005477 	.word	0x08005477
 8005454:	0800546f 	.word	0x0800546f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005458:	f7ff fab0 	bl	80049bc <HAL_RCC_GetPCLK1Freq>
 800545c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800545e:	e00d      	b.n	800547c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005460:	4b55      	ldr	r3, [pc, #340]	; (80055b8 <UART_SetConfig+0x33c>)
 8005462:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005464:	e00a      	b.n	800547c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005466:	f7ff fa13 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 800546a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800546c:	e006      	b.n	800547c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800546e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005472:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005474:	e002      	b.n	800547c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	74fb      	strb	r3, [r7, #19]
        break;
 800547a:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 81b9 	beq.w	80057f6 <UART_SetConfig+0x57a>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	4613      	mov	r3, r2
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	4413      	add	r3, r2
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	429a      	cmp	r2, r3
 8005492:	d305      	bcc.n	80054a0 <UART_SetConfig+0x224>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	429a      	cmp	r2, r3
 800549e:	d902      	bls.n	80054a6 <UART_SetConfig+0x22a>
      {
        ret = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	74fb      	strb	r3, [r7, #19]
 80054a4:	e1a7      	b.n	80057f6 <UART_SetConfig+0x57a>
      }
      else
      {
        switch (clocksource)
 80054a6:	7efb      	ldrb	r3, [r7, #27]
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	f200 809e 	bhi.w	80055ea <UART_SetConfig+0x36e>
 80054ae:	a201      	add	r2, pc, #4	; (adr r2, 80054b4 <UART_SetConfig+0x238>)
 80054b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b4:	080054d9 	.word	0x080054d9
 80054b8:	080055eb 	.word	0x080055eb
 80054bc:	08005525 	.word	0x08005525
 80054c0:	080055eb 	.word	0x080055eb
 80054c4:	08005559 	.word	0x08005559
 80054c8:	080055eb 	.word	0x080055eb
 80054cc:	080055eb 	.word	0x080055eb
 80054d0:	080055eb 	.word	0x080055eb
 80054d4:	080055c1 	.word	0x080055c1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80054d8:	f7ff fa70 	bl	80049bc <HAL_RCC_GetPCLK1Freq>
 80054dc:	4603      	mov	r3, r0
 80054de:	4619      	mov	r1, r3
 80054e0:	f04f 0200 	mov.w	r2, #0
 80054e4:	f04f 0300 	mov.w	r3, #0
 80054e8:	f04f 0400 	mov.w	r4, #0
 80054ec:	0214      	lsls	r4, r2, #8
 80054ee:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80054f2:	020b      	lsls	r3, r1, #8
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6852      	ldr	r2, [r2, #4]
 80054f8:	0852      	lsrs	r2, r2, #1
 80054fa:	4611      	mov	r1, r2
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	eb13 0b01 	adds.w	fp, r3, r1
 8005504:	eb44 0c02 	adc.w	ip, r4, r2
 8005508:	4658      	mov	r0, fp
 800550a:	4661      	mov	r1, ip
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f04f 0400 	mov.w	r4, #0
 8005514:	461a      	mov	r2, r3
 8005516:	4623      	mov	r3, r4
 8005518:	f7fa fe60 	bl	80001dc <__aeabi_uldivmod>
 800551c:	4603      	mov	r3, r0
 800551e:	460c      	mov	r4, r1
 8005520:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005522:	e065      	b.n	80055f0 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	085b      	lsrs	r3, r3, #1
 800552a:	f04f 0400 	mov.w	r4, #0
 800552e:	4923      	ldr	r1, [pc, #140]	; (80055bc <UART_SetConfig+0x340>)
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	eb13 0b01 	adds.w	fp, r3, r1
 8005538:	eb44 0c02 	adc.w	ip, r4, r2
 800553c:	4658      	mov	r0, fp
 800553e:	4661      	mov	r1, ip
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f04f 0400 	mov.w	r4, #0
 8005548:	461a      	mov	r2, r3
 800554a:	4623      	mov	r3, r4
 800554c:	f7fa fe46 	bl	80001dc <__aeabi_uldivmod>
 8005550:	4603      	mov	r3, r0
 8005552:	460c      	mov	r4, r1
 8005554:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005556:	e04b      	b.n	80055f0 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005558:	f7ff f99a 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 800555c:	4603      	mov	r3, r0
 800555e:	4619      	mov	r1, r3
 8005560:	f04f 0200 	mov.w	r2, #0
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	f04f 0400 	mov.w	r4, #0
 800556c:	0214      	lsls	r4, r2, #8
 800556e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005572:	020b      	lsls	r3, r1, #8
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6852      	ldr	r2, [r2, #4]
 8005578:	0852      	lsrs	r2, r2, #1
 800557a:	4611      	mov	r1, r2
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	eb13 0b01 	adds.w	fp, r3, r1
 8005584:	eb44 0c02 	adc.w	ip, r4, r2
 8005588:	4658      	mov	r0, fp
 800558a:	4661      	mov	r1, ip
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f04f 0400 	mov.w	r4, #0
 8005594:	461a      	mov	r2, r3
 8005596:	4623      	mov	r3, r4
 8005598:	f7fa fe20 	bl	80001dc <__aeabi_uldivmod>
 800559c:	4603      	mov	r3, r0
 800559e:	460c      	mov	r4, r1
 80055a0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80055a2:	e025      	b.n	80055f0 <UART_SetConfig+0x374>
 80055a4:	efff69f3 	.word	0xefff69f3
 80055a8:	40008000 	.word	0x40008000
 80055ac:	40013800 	.word	0x40013800
 80055b0:	40021000 	.word	0x40021000
 80055b4:	40004400 	.word	0x40004400
 80055b8:	00f42400 	.word	0x00f42400
 80055bc:	f4240000 	.word	0xf4240000
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	085b      	lsrs	r3, r3, #1
 80055c6:	f04f 0400 	mov.w	r4, #0
 80055ca:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80055ce:	f144 0100 	adc.w	r1, r4, #0
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f04f 0400 	mov.w	r4, #0
 80055da:	461a      	mov	r2, r3
 80055dc:	4623      	mov	r3, r4
 80055de:	f7fa fdfd 	bl	80001dc <__aeabi_uldivmod>
 80055e2:	4603      	mov	r3, r0
 80055e4:	460c      	mov	r4, r1
 80055e6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80055e8:	e002      	b.n	80055f0 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	74fb      	strb	r3, [r7, #19]
            break;
 80055ee:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055f6:	d308      	bcc.n	800560a <UART_SetConfig+0x38e>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055fe:	d204      	bcs.n	800560a <UART_SetConfig+0x38e>
        {
          huart->Instance->BRR = usartdiv;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	60da      	str	r2, [r3, #12]
 8005608:	e0f5      	b.n	80057f6 <UART_SetConfig+0x57a>
        }
        else
        {
          ret = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	74fb      	strb	r3, [r7, #19]
 800560e:	e0f2      	b.n	80057f6 <UART_SetConfig+0x57a>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005618:	d17f      	bne.n	800571a <UART_SetConfig+0x49e>
  {
    switch (clocksource)
 800561a:	7efb      	ldrb	r3, [r7, #27]
 800561c:	2b08      	cmp	r3, #8
 800561e:	d85c      	bhi.n	80056da <UART_SetConfig+0x45e>
 8005620:	a201      	add	r2, pc, #4	; (adr r2, 8005628 <UART_SetConfig+0x3ac>)
 8005622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005626:	bf00      	nop
 8005628:	0800564d 	.word	0x0800564d
 800562c:	0800566b 	.word	0x0800566b
 8005630:	08005689 	.word	0x08005689
 8005634:	080056db 	.word	0x080056db
 8005638:	080056a5 	.word	0x080056a5
 800563c:	080056db 	.word	0x080056db
 8005640:	080056db 	.word	0x080056db
 8005644:	080056db 	.word	0x080056db
 8005648:	080056c3 	.word	0x080056c3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800564c:	f7ff f9b6 	bl	80049bc <HAL_RCC_GetPCLK1Freq>
 8005650:	4603      	mov	r3, r0
 8005652:	005a      	lsls	r2, r3, #1
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	441a      	add	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	fbb2 f3f3 	udiv	r3, r2, r3
 8005664:	b29b      	uxth	r3, r3
 8005666:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005668:	e03a      	b.n	80056e0 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800566a:	f7ff f9bd 	bl	80049e8 <HAL_RCC_GetPCLK2Freq>
 800566e:	4603      	mov	r3, r0
 8005670:	005a      	lsls	r2, r3, #1
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	085b      	lsrs	r3, r3, #1
 8005678:	441a      	add	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005682:	b29b      	uxth	r3, r3
 8005684:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005686:	e02b      	b.n	80056e0 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	085b      	lsrs	r3, r3, #1
 800568e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8005692:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	6852      	ldr	r2, [r2, #4]
 800569a:	fbb3 f3f2 	udiv	r3, r3, r2
 800569e:	b29b      	uxth	r3, r3
 80056a0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80056a2:	e01d      	b.n	80056e0 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80056a4:	f7ff f8f4 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 80056a8:	4603      	mov	r3, r0
 80056aa:	005a      	lsls	r2, r3, #1
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	085b      	lsrs	r3, r3, #1
 80056b2:	441a      	add	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056bc:	b29b      	uxth	r3, r3
 80056be:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80056c0:	e00e      	b.n	80056e0 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	085b      	lsrs	r3, r3, #1
 80056c8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80056d8:	e002      	b.n	80056e0 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	74fb      	strb	r3, [r7, #19]
        break;
 80056de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	2b0f      	cmp	r3, #15
 80056e4:	d916      	bls.n	8005714 <UART_SetConfig+0x498>
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ec:	d212      	bcs.n	8005714 <UART_SetConfig+0x498>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f023 030f 	bic.w	r3, r3, #15
 80056f6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	085b      	lsrs	r3, r3, #1
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	b29a      	uxth	r2, r3
 8005704:	897b      	ldrh	r3, [r7, #10]
 8005706:	4313      	orrs	r3, r2
 8005708:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	897a      	ldrh	r2, [r7, #10]
 8005710:	60da      	str	r2, [r3, #12]
 8005712:	e070      	b.n	80057f6 <UART_SetConfig+0x57a>
    }
    else
    {
      ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	74fb      	strb	r3, [r7, #19]
 8005718:	e06d      	b.n	80057f6 <UART_SetConfig+0x57a>
    }
  }
  else
  {
    switch (clocksource)
 800571a:	7efb      	ldrb	r3, [r7, #27]
 800571c:	2b08      	cmp	r3, #8
 800571e:	d859      	bhi.n	80057d4 <UART_SetConfig+0x558>
 8005720:	a201      	add	r2, pc, #4	; (adr r2, 8005728 <UART_SetConfig+0x4ac>)
 8005722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005726:	bf00      	nop
 8005728:	0800574d 	.word	0x0800574d
 800572c:	08005769 	.word	0x08005769
 8005730:	08005785 	.word	0x08005785
 8005734:	080057d5 	.word	0x080057d5
 8005738:	080057a1 	.word	0x080057a1
 800573c:	080057d5 	.word	0x080057d5
 8005740:	080057d5 	.word	0x080057d5
 8005744:	080057d5 	.word	0x080057d5
 8005748:	080057bd 	.word	0x080057bd
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800574c:	f7ff f936 	bl	80049bc <HAL_RCC_GetPCLK1Freq>
 8005750:	4602      	mov	r2, r0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	085b      	lsrs	r3, r3, #1
 8005758:	441a      	add	r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005762:	b29b      	uxth	r3, r3
 8005764:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005766:	e038      	b.n	80057da <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005768:	f7ff f93e 	bl	80049e8 <HAL_RCC_GetPCLK2Freq>
 800576c:	4602      	mov	r2, r0
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	441a      	add	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	fbb2 f3f3 	udiv	r3, r2, r3
 800577e:	b29b      	uxth	r3, r3
 8005780:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005782:	e02a      	b.n	80057da <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	085b      	lsrs	r3, r3, #1
 800578a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800578e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6852      	ldr	r2, [r2, #4]
 8005796:	fbb3 f3f2 	udiv	r3, r3, r2
 800579a:	b29b      	uxth	r3, r3
 800579c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800579e:	e01c      	b.n	80057da <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80057a0:	f7ff f876 	bl	8004890 <HAL_RCC_GetSysClockFreq>
 80057a4:	4602      	mov	r2, r0
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	085b      	lsrs	r3, r3, #1
 80057ac:	441a      	add	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80057ba:	e00e      	b.n	80057da <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	085b      	lsrs	r3, r3, #1
 80057c2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80057d2:	e002      	b.n	80057da <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	74fb      	strb	r3, [r7, #19]
        break;
 80057d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2b0f      	cmp	r3, #15
 80057de:	d908      	bls.n	80057f2 <UART_SetConfig+0x576>
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057e6:	d204      	bcs.n	80057f2 <UART_SetConfig+0x576>
    {
      huart->Instance->BRR = usartdiv;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	60da      	str	r2, [r3, #12]
 80057f0:	e001      	b.n	80057f6 <UART_SetConfig+0x57a>
    }
    else
    {
      ret = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005802:	7cfb      	ldrb	r3, [r7, #19]
}
 8005804:	4618      	mov	r0, r3
 8005806:	3720      	adds	r7, #32
 8005808:	46bd      	mov	sp, r7
 800580a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800580e:	bf00      	nop

08005810 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00a      	beq.n	800583a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00a      	beq.n	800585c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00a      	beq.n	800587e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	430a      	orrs	r2, r1
 800587c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	f003 0308 	and.w	r3, r3, #8
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00a      	beq.n	80058a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	f003 0310 	and.w	r3, r3, #16
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00a      	beq.n	80058e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	430a      	orrs	r2, r1
 80058e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d01a      	beq.n	8005926 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800590e:	d10a      	bne.n	8005926 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	605a      	str	r2, [r3, #4]
  }
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b086      	sub	sp, #24
 8005958:	af02      	add	r7, sp, #8
 800595a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005962:	f7fd fbb7 	bl	80030d4 <HAL_GetTick>
 8005966:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	2b08      	cmp	r3, #8
 8005974:	d10e      	bne.n	8005994 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005976:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 f82a 	bl	80059de <UART_WaitOnFlagUntilTimeout>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e020      	b.n	80059d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b04      	cmp	r3, #4
 80059a0:	d10e      	bne.n	80059c0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 f814 	bl	80059de <UART_WaitOnFlagUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e00a      	b.n	80059d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2220      	movs	r2, #32
 80059c4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	60f8      	str	r0, [r7, #12]
 80059e6:	60b9      	str	r1, [r7, #8]
 80059e8:	603b      	str	r3, [r7, #0]
 80059ea:	4613      	mov	r3, r2
 80059ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ee:	e02a      	b.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f6:	d026      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059f8:	f7fd fb6c 	bl	80030d4 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d302      	bcc.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x30>
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d11b      	bne.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005a1c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 0201 	bic.w	r2, r2, #1
 8005a2c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2220      	movs	r2, #32
 8005a32:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2220      	movs	r2, #32
 8005a38:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e00f      	b.n	8005a66 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	bf0c      	ite	eq
 8005a56:	2301      	moveq	r3, #1
 8005a58:	2300      	movne	r3, #0
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	79fb      	ldrb	r3, [r7, #7]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d0c5      	beq.n	80059f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <__libc_init_array>:
 8005a70:	b570      	push	{r4, r5, r6, lr}
 8005a72:	4e0d      	ldr	r6, [pc, #52]	; (8005aa8 <__libc_init_array+0x38>)
 8005a74:	4c0d      	ldr	r4, [pc, #52]	; (8005aac <__libc_init_array+0x3c>)
 8005a76:	1ba4      	subs	r4, r4, r6
 8005a78:	10a4      	asrs	r4, r4, #2
 8005a7a:	2500      	movs	r5, #0
 8005a7c:	42a5      	cmp	r5, r4
 8005a7e:	d109      	bne.n	8005a94 <__libc_init_array+0x24>
 8005a80:	4e0b      	ldr	r6, [pc, #44]	; (8005ab0 <__libc_init_array+0x40>)
 8005a82:	4c0c      	ldr	r4, [pc, #48]	; (8005ab4 <__libc_init_array+0x44>)
 8005a84:	f000 f820 	bl	8005ac8 <_init>
 8005a88:	1ba4      	subs	r4, r4, r6
 8005a8a:	10a4      	asrs	r4, r4, #2
 8005a8c:	2500      	movs	r5, #0
 8005a8e:	42a5      	cmp	r5, r4
 8005a90:	d105      	bne.n	8005a9e <__libc_init_array+0x2e>
 8005a92:	bd70      	pop	{r4, r5, r6, pc}
 8005a94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a98:	4798      	blx	r3
 8005a9a:	3501      	adds	r5, #1
 8005a9c:	e7ee      	b.n	8005a7c <__libc_init_array+0xc>
 8005a9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005aa2:	4798      	blx	r3
 8005aa4:	3501      	adds	r5, #1
 8005aa6:	e7f2      	b.n	8005a8e <__libc_init_array+0x1e>
 8005aa8:	08005b48 	.word	0x08005b48
 8005aac:	08005b48 	.word	0x08005b48
 8005ab0:	08005b48 	.word	0x08005b48
 8005ab4:	08005b4c 	.word	0x08005b4c

08005ab8 <memset>:
 8005ab8:	4402      	add	r2, r0
 8005aba:	4603      	mov	r3, r0
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d100      	bne.n	8005ac2 <memset+0xa>
 8005ac0:	4770      	bx	lr
 8005ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ac6:	e7f9      	b.n	8005abc <memset+0x4>

08005ac8 <_init>:
 8005ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aca:	bf00      	nop
 8005acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ace:	bc08      	pop	{r3}
 8005ad0:	469e      	mov	lr, r3
 8005ad2:	4770      	bx	lr

08005ad4 <_fini>:
 8005ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad6:	bf00      	nop
 8005ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ada:	bc08      	pop	{r3}
 8005adc:	469e      	mov	lr, r3
 8005ade:	4770      	bx	lr
