TimeQuest Timing Analyzer report for wavelet
Sat Jan 18 15:47:08 2020
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'controller:b2v_controller_inst1|step.END'
 14. Slow 1200mV 85C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 15. Slow 1200mV 85C Model Hold: 'controller:b2v_controller_inst1|step.END'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Removal: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Setup: 'controller:b2v_controller_inst1|step.END'
 36. Slow 1200mV 0C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 37. Slow 1200mV 0C Model Hold: 'controller:b2v_controller_inst1|step.END'
 38. Slow 1200mV 0C Model Hold: 'clk'
 39. Slow 1200mV 0C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 40. Slow 1200mV 0C Model Recovery: 'clk'
 41. Slow 1200mV 0C Model Removal: 'clk'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clk'
 56. Fast 1200mV 0C Model Setup: 'controller:b2v_controller_inst1|step.END'
 57. Fast 1200mV 0C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 58. Fast 1200mV 0C Model Hold: 'clk'
 59. Fast 1200mV 0C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 60. Fast 1200mV 0C Model Hold: 'controller:b2v_controller_inst1|step.END'
 61. Fast 1200mV 0C Model Recovery: 'clk'
 62. Fast 1200mV 0C Model Removal: 'clk'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; wavelet                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                   ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; clk                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                   ;
; controller:b2v_controller_inst1|step.END                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:b2v_controller_inst1|step.END }                              ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP } ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 44.81 MHz  ; 44.81 MHz       ; clk                                      ;      ;
; 266.24 MHz ; 266.24 MHz      ; controller:b2v_controller_inst1|step.END ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; clk                                                                   ; -21.317 ; -2510.604     ;
; controller:b2v_controller_inst1|step.END                              ; -5.225  ; -47.978       ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; -4.265  ; -17.026       ;
+-----------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; controller:b2v_controller_inst1|step.END                              ; 0.196 ; 0.000         ;
; clk                                                                   ; 0.437 ; 0.000         ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.475 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -4.142 ; -677.316              ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.483 ; 0.000                 ;
+-------+-------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.201 ; -953.983      ;
; controller:b2v_controller_inst1|step.END                              ; 0.392  ; 0.000         ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.394  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                       ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.317 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.902     ;
; -21.268 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.853     ;
; -21.061 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.646     ;
; -20.982 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.567     ;
; -20.946 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.531     ;
; -20.933 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.518     ;
; -20.893 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.478     ;
; -20.880 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.465     ;
; -20.785 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.370     ;
; -20.707 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.292     ;
; -20.686 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.271     ;
; -20.534 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.119     ;
; -20.526 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 21.111     ;
; -20.520 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 21.144     ;
; -20.411 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 20.996     ;
; -20.272 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.865     ;
; -20.265 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 20.850     ;
; -20.256 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.849     ;
; -20.250 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 20.835     ;
; -20.231 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41]                                         ; clk          ; clk         ; 1.000        ; -0.395     ; 20.837     ;
; -20.219 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 20.804     ;
; -20.119 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.712     ;
; -20.047 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.640     ;
; -20.041 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.634     ;
; -19.911 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 20.535     ;
; -19.897 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                         ; clk          ; clk         ; 1.000        ; -0.395     ; 20.503     ;
; -19.894 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38]                                         ; clk          ; clk         ; 1.000        ; -0.395     ; 20.500     ;
; -19.825 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.418     ;
; -19.807 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                         ; clk          ; clk         ; 1.000        ; -0.395     ; 20.413     ;
; -19.770 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.363     ;
; -19.720 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.313     ;
; -19.707 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 20.331     ;
; -19.679 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.272     ;
; -19.565 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.158     ;
; -19.562 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.155     ;
; -19.556 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 20.180     ;
; -19.505 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                         ; clk          ; clk         ; 1.000        ; -0.378     ; 20.128     ;
; -19.470 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.063     ;
; -19.450 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 20.043     ;
; -19.417 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                         ; clk          ; clk         ; 1.000        ; -0.416     ; 20.002     ;
; -19.193 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 19.817     ;
; -19.184 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 19.777     ;
; -19.150 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 19.743     ;
; -19.091 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 19.684     ;
; -18.832 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]                                         ; clk          ; clk         ; 1.000        ; -0.377     ; 19.456     ;
; -18.804 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 19.397     ;
; -18.764 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 19.357     ;
; -18.388 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                         ; clk          ; clk         ; 1.000        ; -0.408     ; 18.981     ;
; -18.276 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 19.197     ;
; -18.227 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 19.148     ;
; -18.173 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 19.085     ;
; -18.124 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 19.036     ;
; -18.122 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 19.003     ;
; -18.073 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.954     ;
; -18.020 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.941     ;
; -17.941 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.862     ;
; -17.917 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.829     ;
; -17.905 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.826     ;
; -17.892 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.813     ;
; -17.866 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.747     ;
; -17.852 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.773     ;
; -17.844 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.756     ;
; -17.839 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.760     ;
; -17.838 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.750     ;
; -17.802 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.714     ;
; -17.795 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.707     ;
; -17.789 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.701     ;
; -17.787 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.668     ;
; -17.784 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.021      ; 18.853     ;
; -17.751 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.632     ;
; -17.749 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.661     ;
; -17.744 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.665     ;
; -17.738 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.619     ;
; -17.736 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.648     ;
; -17.729 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.641     ;
; -17.698 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.579     ;
; -17.685 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.566     ;
; -17.680 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.592     ;
; -17.666 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.587     ;
; -17.645 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.566     ;
; -17.641 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.553     ;
; -17.591 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.102     ; 18.490     ;
; -17.590 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.471     ;
; -17.588 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.500     ;
; -17.585 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.497     ;
; -17.563 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.475     ;
; -17.542 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.454     ;
; -17.542 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.102     ; 18.441     ;
; -17.541 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.453     ;
; -17.536 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.448     ;
; -17.512 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.393     ;
; -17.509 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.421     ;
; -17.493 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.414     ;
; -17.491 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 18.439     ;
; -17.491 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.120     ; 18.372     ;
; -17.488 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.400     ;
; -17.485 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 18.406     ;
; -17.473 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.385     ;
; -17.466 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.102     ; 18.365     ;
; -17.460 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.089     ; 18.372     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -5.225 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.007     ; 2.675      ;
; -5.137 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.588      ;
; -5.111 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.562      ;
; -5.003 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.454      ;
; -4.870 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.869     ; 2.676      ;
; -4.806 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.217     ; 4.249      ;
; -4.782 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.868     ; 2.589      ;
; -4.757 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.868     ; 2.564      ;
; -4.751 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.587      ;
; -4.672 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.217     ; 4.115      ;
; -4.664 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.955     ; 3.379      ;
; -4.653 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.007     ; 2.488      ;
; -4.648 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.868     ; 2.455      ;
; -4.641 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.744     ; 4.039      ;
; -4.617 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.453      ;
; -4.544 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.006     ; 2.380      ;
; -4.542 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.376     ; 4.308      ;
; -4.491 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.210     ; 3.941      ;
; -4.489 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.999     ; 2.332      ;
; -4.480 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.374     ; 1.563      ;
; -4.408 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.376     ; 4.174      ;
; -4.284 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.223     ; 3.860      ;
; -4.253 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.224     ; 3.821      ;
; -4.251 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.374     ; 1.719      ;
; -4.210 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.222     ; 3.787      ;
; -4.179 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.223     ; 3.748      ;
; -4.136 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.236     ; 1.575      ;
; -4.070 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.954     ; 2.974      ;
; -4.033 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.961     ; 2.874      ;
; -3.919 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.224     ; 3.487      ;
; -3.841 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.216     ; 3.473      ;
; -3.707 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.216     ; 3.339      ;
; -3.686 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.007     ; 1.136      ;
; -3.338 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.585     ; 2.413      ;
; -3.331 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.869     ; 1.137      ;
; -3.244 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.960     ; 2.093      ;
; -3.170 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.114     ; 2.208      ;
; -3.016 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.369     ; 2.789      ;
; -2.942 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.223     ; 2.518      ;
; -2.881 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.075     ; 1.942      ;
; -2.855 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.939     ; 1.751      ;
; -2.741 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.584     ; 2.005      ;
; -2.652 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.217     ; 2.283      ;
; -2.627 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.215     ; 2.211      ;
; -2.600 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.073     ; 1.540      ;
; -2.582 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.861     ; 1.724      ;
; -2.553 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.202     ; 2.176      ;
; -2.471 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.224     ; 2.039      ;
; -2.401 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.201     ; 2.025      ;
; -2.380 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.330     ; 2.176      ;
; -2.334 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.194     ; 1.965      ;
; -1.929 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.194     ; 1.560      ;
; -1.610 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.328     ; 1.285      ;
; -1.378 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.136      ; 2.014      ;
; -1.364 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.137      ; 1.995      ;
; -1.172 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.253      ; 1.925      ;
; -1.158 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.254      ; 1.906      ;
; -0.849 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.295      ; 1.644      ;
; -0.832 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.296      ; 1.622      ;
; -0.742 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 2.846      ; 3.088      ;
; -0.728 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 2.847      ; 3.069      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.265 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.743      ; 5.029      ;
; -4.059 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.860      ; 4.940      ;
; -3.732 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.902      ; 4.655      ;
; -3.629 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.453      ; 6.103      ;
; -3.210 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.731      ; 3.979      ;
; -3.180 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.649      ; 3.840      ;
; -3.004 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.848      ; 3.890      ;
; -2.931 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.727      ; 3.839      ;
; -2.725 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.844      ; 3.750      ;
; -2.677 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.890      ; 3.605      ;
; -2.651 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.649      ; 3.311      ;
; -2.639 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.873      ; 3.261      ;
; -2.574 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.441      ; 5.053      ;
; -2.573 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.649      ; 3.233      ;
; -2.454 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.886      ; 3.521      ;
; -2.433 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.990      ; 3.172      ;
; -2.426 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 3.101      ;
; -2.424 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 3.099      ;
; -2.295 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.437      ; 4.913      ;
; -2.250 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 2.925      ;
; -2.117 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 2.792      ;
; -2.112 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.875      ;
; -2.112 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.875      ;
; -2.106 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 1.032      ; 2.887      ;
; -2.033 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 2.708      ;
; -2.029 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.647      ; 2.704      ;
; -2.003 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.583      ; 4.335      ;
; -1.885 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.648      ;
; -1.869 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 2.447      ;
; -1.860 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 2.438      ;
; -1.855 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 2.383      ;
; -1.853 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 2.381      ;
; -1.816 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.579      ;
; -1.739 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.502      ;
; -1.679 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 2.207      ;
; -1.659 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 2.237      ;
; -1.644 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.633      ; 2.448      ;
; -1.605 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.368      ;
; -1.594 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 2.172      ;
; -1.568 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.633      ; 2.372      ;
; -1.546 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 2.074      ;
; -1.526 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 2.104      ;
; -1.462 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 1.990      ;
; -1.458 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.789      ; 1.986      ;
; -1.385 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 1.963      ;
; -1.338 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 1.916      ;
; -1.316 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.661      ; 1.988      ;
; -1.304 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.633      ; 2.108      ;
; -1.262 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.660      ; 2.025      ;
; -1.259 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 1.837      ;
; -1.217 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.661      ; 1.889      ;
; -1.139 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.259      ; 1.137      ;
; -1.118 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.790      ; 1.647      ;
; -0.909 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 1.487      ;
; -0.877 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.648      ; 1.553      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.196 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 3.033      ; 2.749      ;
; 0.218 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 3.032      ; 2.770      ;
; 0.496 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.541      ; 1.557      ;
; 0.515 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.540      ; 1.575      ;
; 0.712 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.500      ; 1.732      ;
; 0.734 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.499      ; 1.753      ;
; 0.924 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.388      ; 1.832      ;
; 0.946 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.387      ; 1.853      ;
; 1.323 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.137     ; 1.216      ;
; 1.389 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; 0.002      ; 1.421      ;
; 1.785 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; 0.002      ; 1.817      ;
; 1.791 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.027     ; 1.794      ;
; 1.905 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.004     ; 1.931      ;
; 1.940 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.019     ; 1.951      ;
; 1.997 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.005     ; 2.022      ;
; 2.090 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.020     ; 2.100      ;
; 2.096 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.373     ; 1.753      ;
; 2.118 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.139     ; 2.009      ;
; 2.142 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.648     ; 1.524      ;
; 2.231 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.026     ; 2.235      ;
; 2.247 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.844     ; 1.423      ;
; 2.362 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.705     ; 1.677      ;
; 2.482 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.375     ; 2.137      ;
; 2.525 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.846     ; 1.699      ;
; 2.614 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.726     ; 1.908      ;
; 2.637 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.179     ; 2.488      ;
; 2.748 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.737     ; 1.041      ;
; 2.775 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.886     ; 1.909      ;
; 2.819 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.019     ; 2.830      ;
; 2.894 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.884     ; 1.040      ;
; 2.961 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.019     ; 2.972      ;
; 3.080 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.027     ; 3.083      ;
; 3.257 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.720     ; 2.557      ;
; 3.280 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.026     ; 3.284      ;
; 3.333 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.025     ; 3.338      ;
; 3.381 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.027     ; 3.384      ;
; 3.434 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.026     ; 3.438      ;
; 3.442 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.727     ; 2.735      ;
; 3.457 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.015     ; 3.472      ;
; 3.491 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -2.090     ; 1.431      ;
; 3.512 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.021     ; 3.521      ;
; 3.630 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -2.237     ; 1.423      ;
; 3.640 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.722     ; 2.938      ;
; 3.654 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.021     ; 3.663      ;
; 3.706 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.185     ; 3.551      ;
; 3.820 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -2.237     ; 1.613      ;
; 3.848 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.185     ; 3.693      ;
; 3.912 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.736     ; 2.206      ;
; 3.926 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.877     ; 2.079      ;
; 4.054 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.736     ; 2.348      ;
; 4.057 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.204      ;
; 4.059 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.206      ;
; 4.083 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.736     ; 2.377      ;
; 4.092 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.239      ;
; 4.117 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.539     ; 3.608      ;
; 4.166 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.737     ; 2.459      ;
; 4.183 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.884     ; 2.329      ;
; 4.199 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.346      ;
; 4.201 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.348      ;
; 4.229 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.883     ; 2.376      ;
; 4.312 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.884     ; 2.458      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.437 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.169      ;
; 0.440 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.172      ;
; 0.441 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.173      ;
; 0.445 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.477      ; 1.176      ;
; 0.445 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.177      ;
; 0.447 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.179      ;
; 0.452 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.477      ; 1.183      ;
; 0.452 ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                             ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                  ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                            ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                 ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.468 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.200      ;
; 0.484 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.216      ;
; 0.485 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.217      ;
; 0.488 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.477      ; 1.219      ;
; 0.511 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.164      ;
; 0.519 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.172      ;
; 0.519 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.478      ; 1.251      ;
; 0.521 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.174      ;
; 0.529 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.182      ;
; 0.543 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.196      ;
; 0.549 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.202      ;
; 0.552 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.205      ;
; 0.562 ; controller:b2v_controller_inst1|step_next.RESTART2_1021                                                                                                                                          ; controller:b2v_controller_inst1|step.RESTART2                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.584      ; 1.388      ;
; 0.570 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.399      ; 1.223      ;
; 0.577 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.408      ; 1.239      ;
; 0.601 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.408      ; 1.263      ;
; 0.617 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.408      ; 1.279      ;
; 0.623 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.408      ; 1.285      ;
; 0.651 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.616      ; 1.551      ;
; 0.660 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.615      ; 1.559      ;
; 0.667 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                                                                                                                                          ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.376      ; 1.285      ;
; 0.677 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.477      ; 1.408      ;
; 0.680 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.477      ; 1.411      ;
; 0.686 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                             ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.690 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 0.983      ;
; 0.704 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.082      ; 0.998      ;
; 0.709 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.003      ;
; 0.728 ; controller:b2v_controller_inst1|step_next.WAVELET4_989                                                                                                                                           ; controller:b2v_controller_inst1|step.WAVELET4                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.215      ; 1.185      ;
; 0.744 ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                   ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                                  ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.752 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                 ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.045      ;
; 0.755 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]                 ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]                ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4]                ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.760 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                  ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.052      ;
; 0.760 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                 ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.052      ;
; 0.760 ; controller:b2v_controller_inst1|line_address[0]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[0]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.102      ; 1.074      ;
; 0.761 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.399      ; 3.444      ;
; 0.761 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                                                                                                                                           ; controller:b2v_controller_inst1|line_address[0]                                                                                                                                                                 ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.356      ; 3.359      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                                        ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                                        ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                             ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                             ; clk                                      ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                              ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                              ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                              ; clk                                      ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; controller:b2v_controller_inst1|line_address[1]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[1]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.082      ; 1.057      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.475 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 1.383      ;
; 0.495 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.516      ; 1.041      ;
; 0.508 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 1.563      ;
; 0.513 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 1.420      ;
; 0.707 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 1.762      ;
; 0.722 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 1.777      ;
; 0.772 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 1.680      ;
; 0.782 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.891      ; 1.703      ;
; 0.801 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 1.856      ;
; 0.839 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.891      ; 1.760      ;
; 0.885 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 1.793      ;
; 0.886 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 1.794      ;
; 0.888 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 1.808      ;
; 0.945 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 2.000      ;
; 0.984 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.863      ; 1.877      ;
; 1.037 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 1.945      ;
; 1.097 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 2.005      ;
; 1.099 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.758      ; 3.877      ;
; 1.104 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 2.159      ;
; 1.106 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.025      ; 2.161      ;
; 1.176 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 2.084      ;
; 1.271 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.863      ; 2.164      ;
; 1.292 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.212      ;
; 1.329 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.863      ; 2.222      ;
; 1.393 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 2.301      ;
; 1.394 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.878      ; 2.302      ;
; 1.399 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.266      ; 2.685      ;
; 1.432 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.352      ;
; 1.463 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.383      ;
; 1.472 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.379      ;
; 1.487 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.394      ;
; 1.559 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.479      ;
; 1.566 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.473      ;
; 1.615 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.225      ; 2.860      ;
; 1.710 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.617      ;
; 1.752 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.672      ;
; 1.760 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.890      ; 2.680      ;
; 1.827 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.113      ; 2.960      ;
; 1.864 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.610      ; 4.494      ;
; 1.869 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.776      ;
; 1.871 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.877      ; 2.778      ;
; 1.913 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.606      ; 4.539      ;
; 1.927 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.880      ; 2.837      ;
; 1.961 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.880      ; 2.871      ;
; 2.134 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.114      ; 3.268      ;
; 2.164 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.118      ; 3.302      ;
; 2.380 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.077      ; 3.477      ;
; 2.429 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.073      ; 3.522      ;
; 2.522 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.880      ; 3.432      ;
; 2.592 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.965      ; 3.577      ;
; 2.641 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.961      ; 3.622      ;
; 2.767 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.623      ; 5.410      ;
; 3.067 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.131      ; 4.218      ;
; 3.283 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.090      ; 4.393      ;
; 3.495 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.978      ; 4.493      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.142 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.504     ; 4.639      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; clk          ; clk         ; 1.000        ; -0.504     ; 4.637      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[12]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[11]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[8]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[5]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[4]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[3]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.498     ; 4.643      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.503     ; 4.638      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.506     ; 4.635      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; clk          ; clk         ; 1.000        ; -0.505     ; 4.636      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.140 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.497     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.132 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.644      ;
; -4.131 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.489     ; 4.643      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.483 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 3.119      ; 4.105      ;
; 0.725 ; controller:b2v_controller_inst1|step_next.BUFFER3_981  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.497      ; 3.464      ;
; 0.867 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.497      ; 3.606      ;
; 0.984 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.624      ; 4.111      ;
; 0.984 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.108      ;
; 0.984 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.108      ;
; 0.984 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.108      ;
; 0.984 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.108      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[1]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[13]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[14]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[10]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[9]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[7]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[6]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[2]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[15]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.629      ; 4.118      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[0]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.986 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.628      ; 4.117      ;
; 0.988 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.112      ;
; 0.988 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.112      ;
; 0.988 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.621      ; 4.112      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.610      ; 4.113      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.610      ; 4.113      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.610      ; 4.113      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.610      ; 4.113      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.598      ; 4.101      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.598      ; 4.101      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.000 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.605      ; 4.108      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET                                                                                                                           ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.599      ; 4.105      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.003 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.109      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.004 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.603      ; 4.110      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.595      ; 4.110      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.595      ; 4.110      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.595      ; 4.110      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[12]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[11]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[8]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[5]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[4]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[3]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.594      ; 4.109      ;
; 1.012 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.595      ; 4.110      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.588      ; 4.104      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.588      ; 4.104      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.587      ; 4.103      ;
; 1.013 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.586      ; 4.102      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[12]                          ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; address_a_input[*]   ; clk        ; 4.651 ; 4.703 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; 4.373 ; 4.355 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; 3.551 ; 3.739 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; 3.649 ; 3.820 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; 4.100 ; 4.222 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; 3.445 ; 3.614 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; 4.651 ; 4.703 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; 4.282 ; 4.364 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; 3.635 ; 3.665 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; 4.181 ; 4.354 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; 3.917 ; 4.021 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; 4.255 ; 4.321 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; 3.765 ; 3.873 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; 4.866 ; 5.028 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; 4.866 ; 5.028 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; 3.559 ; 3.673 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; 3.908 ; 4.047 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; 4.005 ; 4.309 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; 3.841 ; 4.020 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; 4.003 ; 4.123 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; 3.482 ; 3.650 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; 4.176 ; 4.259 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; 4.019 ; 4.090 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; 4.451 ; 4.471 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; 4.072 ; 4.202 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; 3.851 ; 3.818 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; 3.782 ; 3.935 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; 3.026 ; 3.249 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; 3.165 ; 3.358 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; 2.914 ; 3.149 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; 3.253 ; 3.461 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; 3.168 ; 3.366 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; 2.846 ; 3.016 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; 3.782 ; 3.935 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; 2.906 ; 3.133 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; 2.434 ; 2.608 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; 2.906 ; 3.086 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; 3.046 ; 3.242 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; 3.379 ; 3.550 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; 2.651 ; 2.809 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; 3.196 ; 3.372 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; 3.066 ; 3.234 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; 2.804 ; 3.049 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; 4.084 ; 4.246 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; 2.897 ; 3.060 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; 2.774 ; 2.930 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; 3.672 ; 3.781 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; 2.833 ; 3.058 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; 0.999 ; 1.139 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; 0.967 ; 1.083 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; 3.702 ; 3.834 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; 0.802 ; 0.824 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; 0.908 ; 1.047 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; 2.798 ; 2.933 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; 3.619 ; 3.775 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; 3.126 ; 3.277 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; 3.626 ; 3.861 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; 2.924 ; 3.108 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; 4.084 ; 4.246 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; 3.551 ; 3.668 ; Rise       ; clk             ;
; rst_n                ; clk        ; 4.906 ; 5.205 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; address_a_input[*]   ; clk        ; -2.452 ; -2.532 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; -3.249 ; -3.278 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; -2.559 ; -2.743 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; -2.574 ; -2.718 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; -2.765 ; -2.906 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; -2.475 ; -2.640 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; -3.079 ; -3.208 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; -3.247 ; -3.353 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; -2.452 ; -2.532 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; -3.203 ; -3.370 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; -2.929 ; -3.099 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; -2.782 ; -2.883 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; -2.875 ; -3.019 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; -2.561 ; -2.721 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; -3.188 ; -3.376 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; -2.617 ; -2.769 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; -2.931 ; -3.042 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; -2.988 ; -3.233 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; -2.831 ; -3.017 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; -2.587 ; -2.750 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; -2.561 ; -2.749 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; -3.042 ; -3.222 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; -3.050 ; -3.145 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; -3.437 ; -3.507 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; -3.068 ; -3.220 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; -2.660 ; -2.721 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; -1.956 ; -2.124 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; -2.522 ; -2.737 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; -2.594 ; -2.768 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; -2.353 ; -2.562 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; -2.676 ; -2.863 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; -2.595 ; -2.771 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; -2.292 ; -2.448 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; -3.189 ; -3.318 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; -2.346 ; -2.558 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; -1.956 ; -2.124 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; -2.410 ; -2.583 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; -2.484 ; -2.655 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; -2.861 ; -3.028 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; -2.167 ; -2.316 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; -2.623 ; -2.788 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; -2.505 ; -2.657 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; -2.248 ; -2.467 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; -0.339 ; -0.356 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; -2.403 ; -2.560 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; -2.225 ; -2.366 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; -3.086 ; -3.173 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; -2.277 ; -2.489 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; -0.569 ; -0.697 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; -0.498 ; -0.604 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; -3.111 ; -3.235 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; -0.339 ; -0.356 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; -0.439 ; -0.561 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; -2.309 ; -2.438 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; -3.031 ; -3.176 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; -2.624 ; -2.766 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; -3.100 ; -3.328 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; -2.431 ; -2.606 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; -3.478 ; -3.628 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; -3.036 ; -3.145 ; Rise       ; clk             ;
; rst_n                ; clk        ; -3.116 ; -3.381 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 9.633 ; 9.262 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 7.868 ; 7.695 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 7.955 ; 7.751 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 7.577 ; 7.434 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 7.882 ; 7.694 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 9.633 ; 9.262 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 8.219 ; 8.122 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 8.866 ; 8.678 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 8.852 ; 8.615 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 7.558 ; 7.420 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 7.606 ; 7.466 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 8.327 ; 8.132 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 8.386 ; 8.205 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 8.643 ; 8.543 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 7.957 ; 7.814 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 8.452 ; 8.250 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 8.325 ; 8.123 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 9.496 ; 9.172 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 9.496 ; 9.172 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 7.503 ; 7.339 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 9.248 ; 9.141 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 7.391 ; 7.218 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 8.379 ; 8.171 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 8.291 ; 8.077 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 8.825 ; 8.544 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 8.485 ; 8.339 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 7.835 ; 7.660 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 7.536 ; 7.367 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 8.712 ; 8.473 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 8.287 ; 8.069 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 8.389 ; 8.178 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 8.706 ; 8.494 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 8.465 ; 8.276 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 8.275 ; 8.066 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 8.578 ; 8.287 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 7.318 ; 7.184 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 7.610 ; 7.443 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 7.692 ; 7.496 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 7.333 ; 7.195 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 7.622 ; 7.440 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 9.311 ; 8.953 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 7.951 ; 7.858 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 8.572 ; 8.390 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 8.559 ; 8.329 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 7.318 ; 7.184 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 7.362 ; 7.226 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 8.049 ; 7.860 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 8.112 ; 7.936 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 8.361 ; 8.262 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 7.699 ; 7.561 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 8.177 ; 7.981 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 8.055 ; 7.860 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 7.151 ; 6.983 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 9.177 ; 8.864 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 7.263 ; 7.105 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 8.992 ; 8.892 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 7.151 ; 6.983 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 8.107 ; 7.905 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 8.023 ; 7.815 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 8.534 ; 8.262 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 8.205 ; 8.065 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 7.582 ; 7.414 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 7.294 ; 7.132 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 8.426 ; 8.194 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 8.018 ; 7.807 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 8.116 ; 7.912 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 8.421 ; 8.215 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 8.189 ; 8.006 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 8.005 ; 7.805 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 8.257 ; 7.975 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 48.84 MHz  ; 48.84 MHz       ; clk                                      ;      ;
; 266.95 MHz ; 266.95 MHz      ; controller:b2v_controller_inst1|step.END ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; clk                                                                   ; -19.476 ; -2309.499     ;
; controller:b2v_controller_inst1|step.END                              ; -4.806  ; -44.901       ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; -4.003  ; -15.522       ;
+-----------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; controller:b2v_controller_inst1|step.END                              ; 0.250 ; 0.000         ;
; clk                                                                   ; 0.400 ; 0.000         ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.408 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -3.754 ; -613.939             ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.436 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.201 ; -953.983      ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.298  ; 0.000         ;
; controller:b2v_controller_inst1|step.END                              ; 0.372  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                       ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.476 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 20.109     ;
; -19.417 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 20.050     ;
; -19.233 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.866     ;
; -19.170 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.803     ;
; -19.139 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.772     ;
; -19.113 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.746     ;
; -19.110 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.743     ;
; -19.088 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.721     ;
; -18.989 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.622     ;
; -18.942 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.575     ;
; -18.934 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 19.603     ;
; -18.915 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.548     ;
; -18.818 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.451     ;
; -18.786 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.419     ;
; -18.678 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.311     ;
; -18.583 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 19.227     ;
; -18.569 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41]                                         ; clk          ; clk         ; 1.000        ; -0.346     ; 19.225     ;
; -18.551 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.184     ;
; -18.547 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 19.192     ;
; -18.539 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.172     ;
; -18.512 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 19.145     ;
; -18.508 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 19.152     ;
; -18.464 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 19.108     ;
; -18.409 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 19.053     ;
; -18.344 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 19.013     ;
; -18.282 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38]                                         ; clk          ; clk         ; 1.000        ; -0.346     ; 18.938     ;
; -18.275 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                         ; clk          ; clk         ; 1.000        ; -0.346     ; 18.931     ;
; -18.211 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.855     ;
; -18.205 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                         ; clk          ; clk         ; 1.000        ; -0.346     ; 18.861     ;
; -18.158 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 18.827     ;
; -18.123 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 18.768     ;
; -18.119 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.763     ;
; -18.105 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.749     ;
; -18.056 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.700     ;
; -18.027 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 18.696     ;
; -18.026 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 18.671     ;
; -17.986 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 18.631     ;
; -17.943 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 18.612     ;
; -17.881 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.525     ;
; -17.856 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                         ; clk          ; clk         ; 1.000        ; -0.369     ; 18.489     ;
; -17.725 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 18.394     ;
; -17.716 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.360     ;
; -17.619 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.263     ;
; -17.606 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.250     ;
; -17.359 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                         ; clk          ; clk         ; 1.000        ; -0.358     ; 18.003     ;
; -17.348 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]                                         ; clk          ; clk         ; 1.000        ; -0.333     ; 18.017     ;
; -17.324 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 17.969     ;
; -17.003 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                         ; clk          ; clk         ; 1.000        ; -0.357     ; 17.648     ;
; -16.733 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.663     ;
; -16.674 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.604     ;
; -16.661 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.579     ;
; -16.602 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.520     ;
; -16.547 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_datain_reg0 ; clk          ; clk         ; 1.000        ; 0.019      ; 17.605     ;
; -16.490 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.420     ;
; -16.461 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 17.354     ;
; -16.427 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.357     ;
; -16.418 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.336     ;
; -16.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 17.295     ;
; -16.396 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.326     ;
; -16.370 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.300     ;
; -16.367 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.297     ;
; -16.355 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.273     ;
; -16.345 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.275     ;
; -16.336 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.254     ;
; -16.324 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.242     ;
; -16.298 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.216     ;
; -16.295 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.213     ;
; -16.277 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.195     ;
; -16.273 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.191     ;
; -16.246 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.176     ;
; -16.228 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.146     ;
; -16.218 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 17.111     ;
; -16.201 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                         ; clk          ; clk         ; 1.000        ; -0.046     ; 17.157     ;
; -16.199 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.129     ;
; -16.174 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.092     ;
; -16.172 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.102     ;
; -16.169 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.087     ;
; -16.155 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 17.048     ;
; -16.129 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                         ; clk          ; clk         ; 1.000        ; -0.058     ; 17.073     ;
; -16.127 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.045     ;
; -16.124 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 17.017     ;
; -16.100 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.018     ;
; -16.098 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 16.991     ;
; -16.095 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 16.988     ;
; -16.093 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 17.011     ;
; -16.075 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 17.005     ;
; -16.073 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 16.966     ;
; -16.043 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 16.973     ;
; -16.030 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.948     ;
; -16.014 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.932     ;
; -16.003 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.921     ;
; -15.999 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.917     ;
; -15.999 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.917     ;
; -15.993 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.095     ; 16.900     ;
; -15.985 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.903     ;
; -15.984 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.902     ;
; -15.974 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                         ; clk          ; clk         ; 1.000        ; -0.109     ; 16.867     ;
; -15.973 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.891     ;
; -15.971 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.889     ;
; -15.970 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                         ; clk          ; clk         ; 1.000        ; -0.084     ; 16.888     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.806 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.836     ; 2.494      ;
; -4.745 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.434      ;
; -4.741 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.430      ;
; -4.617 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.306      ;
; -4.552 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.213     ; 4.067      ;
; -4.458 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.923     ; 3.273      ;
; -4.428 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.213     ; 3.943      ;
; -4.395 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.703     ; 2.496      ;
; -4.393 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.705     ; 3.893      ;
; -4.334 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.702     ; 2.436      ;
; -4.333 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.429      ;
; -4.329 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.702     ; 2.431      ;
; -4.289 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.208     ; 3.809      ;
; -4.272 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.361     ; 4.116      ;
; -4.223 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.836     ; 2.318      ;
; -4.209 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.305      ;
; -4.205 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.702     ; 2.307      ;
; -4.162 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.835     ; 2.258      ;
; -4.148 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.361     ; 3.992      ;
; -4.110 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.830     ; 2.211      ;
; -4.073 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.219     ; 3.746      ;
; -4.068 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.179     ; 1.413      ;
; -4.020 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.220     ; 3.687      ;
; -4.012 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.218     ; 3.686      ;
; -3.959 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.219     ; 3.627      ;
; -3.873 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.179     ; 1.625      ;
; -3.866 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.922     ; 2.888      ;
; -3.718 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.929     ; 2.686      ;
; -3.715 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.220     ; 3.382      ;
; -3.664 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -2.046     ; 1.422      ;
; -3.598 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.212     ; 3.320      ;
; -3.474 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.212     ; 3.196      ;
; -3.359 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.836     ; 1.047      ;
; -3.134 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.557     ; 2.305      ;
; -2.993 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.071     ; 2.137      ;
; -2.967 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.928     ; 1.941      ;
; -2.947 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.703     ; 1.048      ;
; -2.835 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.356     ; 2.684      ;
; -2.778 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.219     ; 2.451      ;
; -2.707 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.035     ; 1.872      ;
; -2.625 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.908     ; 1.641      ;
; -2.539 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.556     ; 1.917      ;
; -2.476 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.213     ; 2.197      ;
; -2.452 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.213     ; 2.131      ;
; -2.400 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.034     ; 1.456      ;
; -2.376 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.199     ; 2.091      ;
; -2.322 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.826     ; 1.576      ;
; -2.282 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.220     ; 1.949      ;
; -2.192 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.320     ; 2.062      ;
; -2.184 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.198     ; 1.900      ;
; -2.080 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.193     ; 1.801      ;
; -1.689 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.193     ; 1.410      ;
; -1.423 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.319     ; 1.184      ;
; -1.373 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.979      ; 1.929      ;
; -1.358 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.980      ; 1.909      ;
; -1.187 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.088      ; 1.852      ;
; -1.172 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.089      ; 1.832      ;
; -0.888 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 2.523      ; 2.988      ;
; -0.873 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 2.524      ; 2.968      ;
; -0.849 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.126      ; 1.552      ;
; -0.834 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.127      ; 1.532      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.003 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.726      ; 4.825      ;
; -3.817 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.835      ; 4.748      ;
; -3.518 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.270      ; 5.884      ;
; -3.479 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.873      ; 4.448      ;
; -2.959 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.711      ; 3.781      ;
; -2.900 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.624      ; 3.610      ;
; -2.773 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.820      ; 3.704      ;
; -2.629 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.713      ; 3.583      ;
; -2.474 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.255      ; 4.840      ;
; -2.443 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.822      ; 3.506      ;
; -2.436 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.624      ; 3.146      ;
; -2.435 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.858      ; 3.404      ;
; -2.428 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.843      ; 3.119      ;
; -2.362 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.624      ; 3.072      ;
; -2.242 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.952      ; 3.042      ;
; -2.146 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.868      ;
; -2.145 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.867      ;
; -2.144 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.257      ; 4.642      ;
; -2.136 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.860      ; 3.237      ;
; -1.998 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.720      ;
; -1.943 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 2.387      ; 4.178      ;
; -1.904 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.990      ; 2.742      ;
; -1.894 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.700      ;
; -1.893 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.699      ;
; -1.873 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.595      ;
; -1.775 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.497      ;
; -1.771 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.621      ; 2.493      ;
; -1.678 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.484      ;
; -1.646 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.452      ;
; -1.615 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 2.206      ;
; -1.614 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 2.205      ;
; -1.609 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 2.252      ;
; -1.604 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 2.247      ;
; -1.544 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.350      ;
; -1.467 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 2.058      ;
; -1.463 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.611      ; 2.305      ;
; -1.434 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 2.077      ;
; -1.433 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 2.239      ;
; -1.424 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.611      ; 2.266      ;
; -1.360 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 2.003      ;
; -1.342 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 1.933      ;
; -1.309 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 1.952      ;
; -1.244 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 1.835      ;
; -1.240 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.753      ; 1.831      ;
; -1.189 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 1.832      ;
; -1.152 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.635      ; 1.873      ;
; -1.142 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.611      ; 1.984      ;
; -1.098 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 1.741      ;
; -1.097 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.634      ; 1.903      ;
; -1.061 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 1.704      ;
; -1.059 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.635      ; 1.780      ;
; -0.959 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.754      ; 1.551      ;
; -0.959 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.251      ; 1.048      ;
; -0.732 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.620      ; 1.375      ;
; -0.687 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.622      ; 1.410      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.250 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 2.688      ; 2.458      ;
; 0.268 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 2.687      ; 2.475      ;
; 0.534 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.347      ; 1.401      ;
; 0.552 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.346      ; 1.418      ;
; 0.722 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.310      ; 1.552      ;
; 0.740 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.309      ; 1.569      ;
; 0.923 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.205      ; 1.648      ;
; 0.941 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.204      ; 1.665      ;
; 1.215 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.146     ; 1.099      ;
; 1.296 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.015     ; 1.311      ;
; 1.608 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.042     ; 1.596      ;
; 1.644 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.015     ; 1.659      ;
; 1.741 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.036     ; 1.735      ;
; 1.745 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.019     ; 1.756      ;
; 1.810 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.020     ; 1.820      ;
; 1.877 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.034     ; 1.873      ;
; 1.893 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.364     ; 1.559      ;
; 1.920 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.147     ; 1.803      ;
; 2.003 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.041     ; 1.992      ;
; 2.012 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.632     ; 1.410      ;
; 2.092 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.822     ; 1.290      ;
; 2.209 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.691     ; 1.538      ;
; 2.249 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.366     ; 1.913      ;
; 2.314 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.823     ; 1.511      ;
; 2.365 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.184     ; 2.211      ;
; 2.462 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.712     ; 1.770      ;
; 2.493 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.586     ; 0.937      ;
; 2.529 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.860     ; 1.689      ;
; 2.539 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.033     ; 2.536      ;
; 2.631 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.725     ; 0.936      ;
; 2.672 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.033     ; 2.669      ;
; 2.749 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.042     ; 2.737      ;
; 2.930 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.041     ; 2.919      ;
; 2.954 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.705     ; 2.269      ;
; 2.991 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.040     ; 2.981      ;
; 3.026 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.042     ; 3.014      ;
; 3.087 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.041     ; 3.076      ;
; 3.099 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.031     ; 3.098      ;
; 3.165 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.035     ; 3.160      ;
; 3.220 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.916     ; 1.334      ;
; 3.230 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.713     ; 2.537      ;
; 3.298 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.035     ; 3.293      ;
; 3.307 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.707     ; 2.620      ;
; 3.336 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.188     ; 3.178      ;
; 3.353 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -2.055     ; 1.328      ;
; 3.469 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.188     ; 3.311      ;
; 3.478 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -2.056     ; 1.452      ;
; 3.557 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.721     ; 1.866      ;
; 3.568 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.585     ; 2.013      ;
; 3.700 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.585     ; 2.145      ;
; 3.701 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.585     ; 2.146      ;
; 3.707 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.724     ; 2.013      ;
; 3.707 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.725     ; 2.012      ;
; 3.713 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.519     ; 3.224      ;
; 3.728 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.725     ; 2.033      ;
; 3.796 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.586     ; 2.240      ;
; 3.824 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.726     ; 2.128      ;
; 3.838 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.724     ; 2.144      ;
; 3.840 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.724     ; 2.146      ;
; 3.840 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.725     ; 2.145      ;
; 3.934 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.725     ; 2.239      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.400 ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                             ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                  ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                            ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                 ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.415 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.069      ;
; 0.415 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.069      ;
; 0.415 ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.070      ;
; 0.421 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.423      ; 1.074      ;
; 0.423 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.077      ;
; 0.424 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.078      ;
; 0.428 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.423      ; 1.081      ;
; 0.440 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.094      ;
; 0.456 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.110      ;
; 0.458 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.112      ;
; 0.460 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.423      ; 1.113      ;
; 0.467 ; controller:b2v_controller_inst1|step_next.RESTART2_1021                                                                                                                                          ; controller:b2v_controller_inst1|step.RESTART2                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.556      ; 1.248      ;
; 0.479 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.060      ;
; 0.485 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.066      ;
; 0.488 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.424      ; 1.142      ;
; 0.488 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.069      ;
; 0.494 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.075      ;
; 0.508 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.089      ;
; 0.514 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.095      ;
; 0.519 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.100      ;
; 0.532 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.351      ; 1.113      ;
; 0.545 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.358      ; 1.133      ;
; 0.560 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                                                                                                                                          ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.361      ; 1.146      ;
; 0.569 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.358      ; 1.157      ;
; 0.579 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.358      ; 1.167      ;
; 0.583 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.358      ; 1.171      ;
; 0.598 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.564      ; 1.422      ;
; 0.605 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.564      ; 1.429      ;
; 0.619 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.423      ; 1.272      ;
; 0.621 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                             ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.423      ; 1.276      ;
; 0.625 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.893      ;
; 0.626 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.075      ; 0.896      ;
; 0.634 ; controller:b2v_controller_inst1|step_next.WAVELET4_989                                                                                                                                           ; controller:b2v_controller_inst1|step.WAVELET4                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.213      ; 1.072      ;
; 0.636 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.905      ;
; 0.655 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.180      ; 3.095      ;
; 0.662 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_re_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.180      ; 3.102      ;
; 0.682 ; controller:b2v_controller_inst1|end_flag                                                                                                                                                         ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_address_reg0                                                                                               ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.670      ; 1.612      ;
; 0.694 ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                   ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                                  ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.701 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                 ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]                 ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]                ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                             ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                             ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                              ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                                        ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4]                ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; controller:b2v_controller_inst1|data_in_counter[1]                                                                                                                                               ; controller:b2v_controller_inst1|data_in_counter[1]                                                                                                                                                              ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; controller:b2v_controller_inst1|data_in_counter[2]                                                                                                                                               ; controller:b2v_controller_inst1|data_in_counter[2]                                                                                                                                                              ; clk                                      ; clk         ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                              ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                                        ; clk                                      ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; controller:b2v_controller_inst1|line_address[1]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[1]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; controller:b2v_controller_inst1|row_address[3]                                                                                                                                                   ; controller:b2v_controller_inst1|row_address[3]                                                                                                                                                                  ; clk                                      ; clk         ; 0.000        ; 0.073      ; 0.976      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.408 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.406      ;
; 0.412 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.272      ;
; 0.421 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.486      ; 0.937      ;
; 0.464 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 1.325      ;
; 0.621 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.619      ;
; 0.634 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.632      ;
; 0.658 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.845      ; 1.533      ;
; 0.676 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.536      ;
; 0.693 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.691      ;
; 0.727 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.845      ; 1.602      ;
; 0.751 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 1.625      ;
; 0.769 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.629      ;
; 0.816 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.676      ;
; 0.826 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.824      ;
; 0.828 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.821      ; 1.679      ;
; 0.905 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.547      ; 3.472      ;
; 0.911 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.771      ;
; 0.975 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.973      ;
; 0.978 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.968      ; 1.976      ;
; 0.983 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.843      ;
; 1.040 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 1.900      ;
; 1.084 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.821      ; 1.935      ;
; 1.117 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 1.991      ;
; 1.140 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.821      ; 1.991      ;
; 1.189 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.206      ; 2.415      ;
; 1.246 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 2.106      ;
; 1.247 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.830      ; 2.107      ;
; 1.262 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 2.136      ;
; 1.267 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 2.141      ;
; 1.330 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.191      ;
; 1.343 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.204      ;
; 1.377 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.169      ; 2.566      ;
; 1.382 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 2.256      ;
; 1.402 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.263      ;
; 1.535 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.396      ;
; 1.544 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 2.418      ;
; 1.550 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.844      ; 2.424      ;
; 1.578 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.064      ; 2.662      ;
; 1.614 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.410      ; 4.044      ;
; 1.677 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.834      ; 2.541      ;
; 1.684 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.545      ;
; 1.687 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.831      ; 2.548      ;
; 1.698 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.412      ; 4.130      ;
; 1.726 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.834      ; 2.590      ;
; 1.898 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.069      ; 2.987      ;
; 1.935 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.071      ; 3.026      ;
; 2.086 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.032      ; 3.138      ;
; 2.170 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.034      ; 3.224      ;
; 2.270 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.834      ; 3.134      ;
; 2.287 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.927      ; 3.234      ;
; 2.371 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.929      ; 3.320      ;
; 2.387 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 2.425      ; 4.832      ;
; 2.671 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.084      ; 3.775      ;
; 2.859 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.047      ; 3.926      ;
; 3.060 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.942      ; 4.022      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.467     ; 4.289      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.469     ; 4.287      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; clk          ; clk         ; 1.000        ; -0.468     ; 4.288      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.754 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.295      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.466     ; 4.289      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[12]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[11]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[8]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[5]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[4]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[3]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.461     ; 4.294      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.753 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; clk          ; clk         ; 1.000        ; -0.467     ; 4.288      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
; -3.743 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; clk          ; clk         ; 1.000        ; -0.450     ; 4.295      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.436 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.879      ; 3.780      ;
; 0.611 ; controller:b2v_controller_inst1|step_next.BUFFER3_981  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.299      ; 3.135      ;
; 0.744 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.299      ; 3.268      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.416      ; 3.793      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.410      ; 3.787      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.410      ; 3.787      ;
; 0.912 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.410      ; 3.787      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.411      ; 3.789      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[1]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[13]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[14]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[10]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[9]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[7]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[6]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[2]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[15]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[0]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.415      ; 3.793      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.408      ; 3.786      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.408      ; 3.786      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.408      ; 3.786      ;
; 0.913 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.408      ; 3.786      ;
; 0.916 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; -0.500       ; 2.879      ; 3.760      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.925 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.785      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET                                                                                                                           ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.401      ; 3.792      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.401      ; 3.792      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.401      ; 3.792      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.401      ; 3.792      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.389      ; 3.780      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.388      ; 3.779      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.388      ; 3.779      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.926 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.395      ; 3.786      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.937 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.377      ; 3.779      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.376      ; 3.779      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.376      ; 3.779      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.378      ; 3.781      ;
; 0.938 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 2.376      ; 3.779      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a2~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a4~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a6~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_re_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a8~portb_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[12]                          ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
; 0.300 ; 0.300        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.668 ; 0.668        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.668 ; 0.668        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.686 ; 0.686        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.687 ; 0.687        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.691 ; 0.691        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.694 ; 0.694        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; address_a_input[*]   ; clk        ; 4.360 ; 4.078 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; 4.122 ; 3.759 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; 3.286 ; 3.217 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; 3.389 ; 3.292 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; 3.828 ; 3.662 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; 3.169 ; 3.107 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; 4.360 ; 4.078 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; 3.966 ; 3.781 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; 3.403 ; 3.138 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; 3.882 ; 3.785 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; 3.646 ; 3.473 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; 3.949 ; 3.743 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; 3.488 ; 3.333 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; 4.561 ; 4.361 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; 4.561 ; 4.361 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; 3.284 ; 3.151 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; 3.628 ; 3.492 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; 3.726 ; 3.716 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; 3.543 ; 3.478 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; 3.711 ; 3.564 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; 3.230 ; 3.121 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; 3.927 ; 3.666 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; 3.730 ; 3.535 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; 4.157 ; 3.867 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; 3.773 ; 3.636 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; 3.593 ; 3.269 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; 3.510 ; 3.385 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; 2.793 ; 2.781 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; 2.908 ; 2.867 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; 2.678 ; 2.687 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; 3.001 ; 2.964 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; 2.923 ; 2.883 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; 2.608 ; 2.567 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; 3.510 ; 3.385 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; 2.674 ; 2.668 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; 2.233 ; 2.194 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; 2.691 ; 2.619 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; 2.792 ; 2.779 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; 3.124 ; 3.036 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; 2.425 ; 2.388 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; 2.952 ; 2.889 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; 2.814 ; 2.768 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; 2.562 ; 2.600 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; 3.818 ; 3.663 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; 2.674 ; 2.604 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; 2.559 ; 2.486 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; 3.414 ; 3.255 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; 2.597 ; 2.612 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; 0.993 ; 1.169 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; 0.973 ; 1.089 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; 3.443 ; 3.310 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; 0.828 ; 0.838 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; 0.897 ; 1.101 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; 2.574 ; 2.501 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; 3.362 ; 3.246 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; 2.881 ; 2.804 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; 3.346 ; 3.333 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; 2.679 ; 2.658 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; 3.818 ; 3.663 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; 3.285 ; 3.163 ; Rise       ; clk             ;
; rst_n                ; clk        ; 4.605 ; 5.137 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; address_a_input[*]   ; clk        ; -2.278 ; -2.128 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; -3.042 ; -2.807 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; -2.358 ; -2.321 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; -2.379 ; -2.291 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; -2.560 ; -2.478 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; -2.281 ; -2.229 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; -2.855 ; -2.743 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; -3.004 ; -2.873 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; -2.278 ; -2.128 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; -2.971 ; -2.901 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; -2.707 ; -2.651 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; -2.573 ; -2.449 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; -2.672 ; -2.570 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; -2.374 ; -2.296 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; -2.965 ; -2.885 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; -2.408 ; -2.341 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; -2.709 ; -2.599 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; -2.776 ; -2.748 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; -2.610 ; -2.573 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; -2.393 ; -2.331 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; -2.374 ; -2.320 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; -2.825 ; -2.749 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; -2.825 ; -2.689 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; -3.212 ; -3.013 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; -2.836 ; -2.761 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; -2.478 ; -2.296 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; -1.804 ; -1.765 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; -2.336 ; -2.327 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; -2.394 ; -2.339 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; -2.172 ; -2.163 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; -2.474 ; -2.430 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; -2.398 ; -2.351 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; -2.102 ; -2.058 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; -2.964 ; -2.833 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; -2.163 ; -2.154 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; -1.804 ; -1.765 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; -2.244 ; -2.174 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; -2.276 ; -2.252 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; -2.655 ; -2.573 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; -1.987 ; -1.949 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; -2.429 ; -2.366 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; -2.300 ; -2.251 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; -2.060 ; -2.079 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; -0.401 ; -0.408 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; -2.229 ; -2.161 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; -2.056 ; -1.981 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; -2.874 ; -2.711 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; -2.091 ; -2.103 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; -0.597 ; -0.765 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; -0.541 ; -0.650 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; -2.903 ; -2.774 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; -0.401 ; -0.408 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; -0.464 ; -0.652 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; -2.132 ; -2.061 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; -2.824 ; -2.711 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; -2.426 ; -2.349 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; -2.871 ; -2.860 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; -2.232 ; -2.210 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; -3.263 ; -3.113 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; -2.818 ; -2.696 ; Rise       ; clk             ;
; rst_n                ; clk        ; -2.792 ; -3.282 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 8.869 ; 8.334 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 7.167 ; 6.926 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 7.247 ; 6.975 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 6.908 ; 6.682 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 7.183 ; 6.921 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 8.869 ; 8.334 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 7.512 ; 7.301 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 8.092 ; 7.832 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 8.104 ; 7.761 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 6.884 ; 6.669 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 6.929 ; 6.709 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 7.603 ; 7.322 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 7.667 ; 7.389 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 7.911 ; 7.687 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 7.284 ; 7.014 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 7.719 ; 7.436 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 7.608 ; 7.309 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 8.742 ; 8.262 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 8.742 ; 8.262 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 6.845 ; 6.595 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 8.375 ; 8.153 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 6.722 ; 6.490 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 7.664 ; 7.360 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 7.585 ; 7.275 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 8.075 ; 7.697 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 7.776 ; 7.494 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 7.159 ; 6.882 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 6.873 ; 6.614 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 7.993 ; 7.630 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 7.573 ; 7.268 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 7.672 ; 7.367 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 7.992 ; 7.635 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 7.746 ; 7.457 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 7.580 ; 7.250 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 7.895 ; 7.454 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 6.644 ; 6.436 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 6.913 ; 6.681 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 6.989 ; 6.728 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 6.667 ; 6.449 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 6.926 ; 6.675 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 8.551 ; 8.036 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 7.249 ; 7.045 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 7.803 ; 7.553 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 7.815 ; 7.484 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 6.644 ; 6.436 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 6.688 ; 6.475 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 7.330 ; 7.059 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 7.395 ; 7.127 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 7.631 ; 7.414 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 7.029 ; 6.769 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 7.446 ; 7.173 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 7.340 ; 7.052 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 6.483 ; 6.260 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 8.427 ; 7.965 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 6.607 ; 6.366 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 8.121 ; 7.910 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 6.483 ; 6.260 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 7.393 ; 7.099 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 7.316 ; 7.017 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 7.787 ; 7.423 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 7.501 ; 7.229 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 6.908 ; 6.641 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 6.633 ; 6.383 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 7.708 ; 7.358 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 7.305 ; 7.010 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 7.400 ; 7.107 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 7.707 ; 7.364 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 7.471 ; 7.192 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 7.313 ; 6.995 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 7.576 ; 7.151 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -8.428 ; -825.201      ;
; controller:b2v_controller_inst1|step.END                              ; -1.757 ; -14.192       ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; -1.348 ; -4.222        ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; clk                                                                   ; 0.099 ; 0.000         ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.204 ; 0.000         ;
; controller:b2v_controller_inst1|step.END                              ; 0.245 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.381 ; -225.415             ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.151 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clk                                                                   ; -3.000 ; -451.139      ;
; controller:b2v_controller_inst1|step.END                              ; 0.368  ; 0.000         ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.380  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.428 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.225      ;
; -8.413 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.210      ;
; -8.405 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.202      ;
; -8.354 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.151      ;
; -8.347 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.144      ;
; -8.275 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.072      ;
; -8.275 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.072      ;
; -8.232 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.029      ;
; -8.231 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.028      ;
; -8.225 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57] ; clk          ; clk         ; 1.000        ; -0.190     ; 9.022      ;
; -8.160 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.957      ;
; -8.153 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.950      ;
; -8.044 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.841      ;
; -8.037 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.841      ;
; -8.029 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.826      ;
; -8.015 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.812      ;
; -8.010 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.807      ;
; -7.985 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.802      ;
; -7.945 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41] ; clk          ; clk         ; 1.000        ; -0.177     ; 8.755      ;
; -7.941 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.738      ;
; -7.917 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.721      ;
; -7.916 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.719      ;
; -7.877 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38] ; clk          ; clk         ; 1.000        ; -0.177     ; 8.687      ;
; -7.856 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.659      ;
; -7.802 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.606      ;
; -7.788 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37] ; clk          ; clk         ; 1.000        ; -0.177     ; 8.598      ;
; -7.778 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.582      ;
; -7.766 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.569      ;
; -7.746 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35] ; clk          ; clk         ; 1.000        ; -0.177     ; 8.556      ;
; -7.743 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.547      ;
; -7.727 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.544      ;
; -7.719 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.522      ;
; -7.691 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.495      ;
; -7.647 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34] ; clk          ; clk         ; 1.000        ; -0.190     ; 8.444      ;
; -7.647 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.464      ;
; -7.645 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.448      ;
; -7.592 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.409      ;
; -7.579 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.383      ;
; -7.575 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.392      ;
; -7.524 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.328      ;
; -7.510 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.314      ;
; -7.501 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32] ; clk          ; clk         ; 1.000        ; -0.184     ; 8.304      ;
; -7.475 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.279      ;
; -7.406 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.357      ;
; -7.395 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.212      ;
; -7.391 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.342      ;
; -7.383 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.334      ;
; -7.358 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.288      ;
; -7.345 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26] ; clk          ; clk         ; 1.000        ; -0.170     ; 8.162      ;
; -7.343 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.273      ;
; -7.340 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.144      ;
; -7.335 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.265      ;
; -7.332 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.283      ;
; -7.325 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.276      ;
; -7.324 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18] ; clk          ; clk         ; 1.000        ; -0.183     ; 8.128      ;
; -7.300 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.244      ;
; -7.285 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.229      ;
; -7.284 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.214      ;
; -7.277 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.207      ;
; -7.277 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.221      ;
; -7.253 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.204      ;
; -7.253 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.204      ;
; -7.226 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.170      ;
; -7.219 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.163      ;
; -7.210 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.161      ;
; -7.209 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.160      ;
; -7.208 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.152      ;
; -7.205 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.135      ;
; -7.205 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.135      ;
; -7.203 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.154      ;
; -7.201 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.145      ;
; -7.193 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.137      ;
; -7.192 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16] ; clk          ; clk         ; 1.000        ; -0.183     ; 7.996      ;
; -7.186 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.130      ;
; -7.185 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.129      ;
; -7.178 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.122      ;
; -7.162 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.092      ;
; -7.161 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.091      ;
; -7.155 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.085      ;
; -7.150 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.094      ;
; -7.147 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.091      ;
; -7.147 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.091      ;
; -7.138 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.089      ;
; -7.135 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.079      ;
; -7.134 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.078      ;
; -7.131 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53] ; clk          ; clk         ; 1.000        ; -0.036     ; 8.082      ;
; -7.127 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.071      ;
; -7.127 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.071      ;
; -7.127 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.071      ;
; -7.120 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.064      ;
; -7.104 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.048      ;
; -7.103 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.047      ;
; -7.097 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.041      ;
; -7.096 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61] ; clk          ; clk         ; 1.000        ; -0.050     ; 8.033      ;
; -7.090 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.020      ;
; -7.083 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.013      ;
; -7.081 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62] ; clk          ; clk         ; 1.000        ; -0.050     ; 8.018      ;
; -7.076 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.020      ;
; -7.073 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63] ; clk          ; clk         ; 1.000        ; -0.050     ; 8.010      ;
; -7.069 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58] ; clk          ; clk         ; 1.000        ; -0.043     ; 8.013      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.757 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.937     ; 1.158      ;
; -1.696 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.936     ; 1.098      ;
; -1.641 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.936     ; 1.043      ;
; -1.637 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.884     ; 1.159      ;
; -1.583 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.936     ; 0.985      ;
; -1.582 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.420     ; 1.786      ;
; -1.576 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.883     ; 1.099      ;
; -1.524 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.137     ; 1.790      ;
; -1.520 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.883     ; 1.043      ;
; -1.512 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.938     ; 1.066      ;
; -1.490 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.155     ; 0.673      ;
; -1.487 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.937     ; 1.042      ;
; -1.471 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.388     ; 1.496      ;
; -1.466 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.137     ; 1.732      ;
; -1.462 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.883     ; 0.985      ;
; -1.460 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.133     ; 1.730      ;
; -1.451 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.937     ; 1.006      ;
; -1.449 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.933     ; 1.008      ;
; -1.429 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.937     ; 0.984      ;
; -1.404 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.156     ; 0.740      ;
; -1.378 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.201     ; 1.801      ;
; -1.373 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -1.102     ; 0.677      ;
; -1.349 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.142     ; 1.674      ;
; -1.333 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.141     ; 1.661      ;
; -1.320 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.201     ; 1.743      ;
; -1.288 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.141     ; 1.614      ;
; -1.272 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.140     ; 1.601      ;
; -1.200 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.142     ; 1.525      ;
; -1.174 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.392     ; 1.259      ;
; -1.157 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.386     ; 1.275      ;
; -1.069 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.937     ; 0.470      ;
; -1.056 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.135     ; 1.415      ;
; -1.011 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.356     ; 1.058      ;
; -0.998 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.135     ; 1.357      ;
; -0.949 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.884     ; 0.471      ;
; -0.792 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.391     ; 0.880      ;
; -0.766 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.197     ; 1.193      ;
; -0.752 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.452     ; 0.934      ;
; -0.749 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.141     ; 1.077      ;
; -0.693 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.354     ; 0.833      ;
; -0.642 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.435     ; 0.834      ;
; -0.634 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.136     ; 0.992      ;
; -0.627 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.382     ; 0.738      ;
; -0.604 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.132     ; 0.955      ;
; -0.600 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.136     ; 0.933      ;
; -0.558 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.131     ; 0.910      ;
; -0.553 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.389     ; 0.720      ;
; -0.546 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.142     ; 0.871      ;
; -0.526 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.180     ; 0.963      ;
; -0.509 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.434     ; 0.641      ;
; -0.488 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.127     ; 0.844      ;
; -0.315 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.127     ; 0.671      ;
; -0.265 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.551      ; 0.873      ;
; -0.254 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.552      ; 0.859      ;
; -0.186 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.596      ; 0.839      ;
; -0.175 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.597      ; 0.825      ;
; -0.166 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 1.000        ; -0.179     ; 0.543      ;
; -0.051 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.615      ; 0.723      ;
; -0.040 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 0.616      ; 0.709      ;
; 0.032  ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.325      ; 1.350      ;
; 0.043  ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; 0.500        ; 1.326      ; 1.336      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.348 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.303      ; 2.221      ;
; -1.269 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.348      ; 2.187      ;
; -1.134 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.367      ; 2.071      ;
; -1.051 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 1.077      ; 2.698      ;
; -0.836 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.294      ; 1.706      ;
; -0.829 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.220      ; 1.609      ;
; -0.757 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.339      ; 1.672      ;
; -0.737 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.291      ; 1.676      ;
; -0.658 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.336      ; 1.642      ;
; -0.622 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.358      ; 1.556      ;
; -0.615 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.220      ; 1.395      ;
; -0.605 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.220      ; 1.385      ;
; -0.605 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.349      ; 1.405      ;
; -0.539 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 1.068      ; 2.183      ;
; -0.526 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.394      ; 1.371      ;
; -0.523 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.355      ; 1.526      ;
; -0.491 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.275      ;
; -0.490 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.274      ;
; -0.440 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 1.065      ; 2.153      ;
; -0.424 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.255      ;
; -0.420 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.251      ;
; -0.397 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.181      ;
; -0.391 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.413      ; 1.255      ;
; -0.348 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.132      ;
; -0.338 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.122      ;
; -0.338 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 1.122      ;
; -0.322 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.153      ;
; -0.314 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.145      ;
; -0.308 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 1.123      ; 1.882      ;
; -0.272 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 1.011      ;
; -0.272 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.103      ;
; -0.272 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 1.011      ;
; -0.253 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.967      ;
; -0.252 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.966      ;
; -0.251 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.208      ; 1.097      ;
; -0.227 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 1.058      ;
; -0.203 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.208      ; 1.049      ;
; -0.185 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.924      ;
; -0.159 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.873      ;
; -0.157 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.896      ;
; -0.129 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.868      ;
; -0.110 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.824      ;
; -0.100 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.814      ;
; -0.100 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.814      ;
; -0.087 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.826      ;
; -0.074 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.208      ; 0.920      ;
; -0.069 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.808      ;
; -0.055 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.225      ; 0.886      ;
; -0.021 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.226      ; 0.807      ;
; -0.018 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.226      ; 0.804      ;
; -0.002 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.273      ; 0.716      ;
; -0.002 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.741      ;
; 0.033  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.062      ; 0.470      ;
; 0.129  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.218      ; 0.655      ;
; 0.138  ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 1.000        ; 0.217      ; 0.601      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.099 ; controller:b2v_controller_inst1|step_next.RESTART2_1021                                                                                                                                          ; controller:b2v_controller_inst1|step.RESTART2                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.354      ; 0.567      ;
; 0.152 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.484      ;
; 0.158 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.485      ;
; 0.163 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.493      ;
; 0.173 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.501      ;
; 0.173 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.501      ;
; 0.176 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.502      ;
; 0.185 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.224      ; 0.513      ;
; 0.186 ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[4]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[2]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[1]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                ; controller:b2v_controller_inst1|buffer_counter[2]                                                                                                                                                               ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                             ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                  ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                                       ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                                   ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                                            ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                                 ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                                    ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                                      ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.477      ;
; 0.193 ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[1]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.481      ;
; 0.200 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.485      ;
; 0.203 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.488      ;
; 0.205 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.490      ;
; 0.207 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.492      ;
; 0.211 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.496      ;
; 0.218 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.181      ; 0.503      ;
; 0.219 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                                                                                                                                          ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                                ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.201      ; 0.534      ;
; 0.220 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                                                                                                                                           ; controller:b2v_controller_inst1|line_address[0]                                                                                                                                                                 ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.076      ; 1.410      ;
; 0.223 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.184      ; 0.511      ;
; 0.226 ; controller:b2v_controller_inst1|step_next.WAVELET4_989                                                                                                                                           ; controller:b2v_controller_inst1|step.WAVELET4                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.136      ; 0.476      ;
; 0.236 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.184      ; 0.524      ;
; 0.237 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.184      ; 0.525      ;
; 0.239 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk                                      ; clk         ; 0.000        ; 0.184      ; 0.527      ;
; 0.249 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.326      ; 0.709      ;
; 0.258 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.584      ;
; 0.258 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                                                                                                                                          ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.324      ; 0.716      ;
; 0.259 ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                                                                                                                                          ; controller:b2v_controller_inst1|step.WAVELET3                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.127      ; 0.500      ;
; 0.260 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.586      ;
; 0.260 ; controller:b2v_controller_inst1|end_flag                                                                                                                                                         ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~porta_address_reg0                                                                                               ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.367      ; 0.761      ;
; 0.265 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                             ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                                       ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; controller:b2v_controller_inst1|row_address2[2]                                                                                                                                                  ; controller:b2v_controller_inst1|row_address2[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; controller:b2v_controller_inst1|reset_counter[0]                                                                                                                                                 ; controller:b2v_controller_inst1|reset_counter[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.280 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.122      ; 1.536      ;
; 0.285 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                                                                                                                                          ; controller:b2v_controller_inst1|step.WAVELET1                                                                                                                                                                   ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.179      ; 0.578      ;
; 0.288 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_re_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.120      ; 1.542      ;
; 0.298 ; controller:b2v_controller_inst1|end_flag                                                                                                                                                         ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_address_reg0                                                                                               ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.369      ; 0.801      ;
; 0.298 ; controller:b2v_controller_inst1|end_flag                                                                                                                                                         ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_address_reg0                                                                                               ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.359      ; 0.791      ;
; 0.298 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                                                                                                                                           ; controller:b2v_controller_inst1|step.BUFFER2                                                                                                                                                                    ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.933      ; 1.345      ;
; 0.299 ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                   ; controller:b2v_controller_inst1|row_address[4]                                                                                                                                                                  ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]                 ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                 ; controller:b2v_controller_inst1|line_address2[1]                                                                                                                                                                ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[3]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1|ram_block2a0~porta_address_reg0  ; clk                                      ; clk         ; 0.000        ; 0.222      ; 0.630      ;
; 0.304 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]                ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; controller:b2v_controller_inst1|step_next.WAVELET4_989                                                                                                                                           ; ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a14~portb_we_reg                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 0.325      ; 0.763      ;
; 0.305 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                             ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                             ; clk                                      ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; controller:b2v_controller_inst1|line_address[5]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[5]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                  ; controller:b2v_controller_inst1|line_address[2]                                                                                                                                                                 ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; controller:b2v_controller_inst1|data_in_counter[1]                                                                                                                                               ; controller:b2v_controller_inst1|data_in_counter[1]                                                                                                                                                              ; clk                                      ; clk         ; 0.000        ; 0.037      ; 0.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                          ; Launch Clock                             ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.204 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.611      ;
; 0.217 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL          ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 0.566      ;
; 0.221 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.569      ;
; 0.223 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.175      ; 0.428      ;
; 0.326 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.733      ;
; 0.334 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.741      ;
; 0.356 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.704      ;
; 0.358 ; wavelet_queue:b2v_wavelet_queue_inst1|DFF_inst3                               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.328      ; 0.716      ;
; 0.361 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.709      ;
; 0.374 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.722      ;
; 0.382 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.789      ;
; 0.409 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 0.766      ;
; 0.419 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE         ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.328      ; 0.777      ;
; 0.433 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.195      ; 1.648      ;
; 0.435 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.842      ;
; 0.449 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.309      ; 0.788      ;
; 0.466 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.814      ;
; 0.485 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.833      ;
; 0.504 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.911      ;
; 0.505 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.377      ; 0.912      ;
; 0.513 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.861      ;
; 0.546 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.309      ; 0.885      ;
; 0.553 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 0.910      ;
; 0.555 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.309      ; 0.894      ;
; 0.566 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.513      ; 1.099      ;
; 0.608 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.956      ;
; 0.609 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.318      ; 0.957      ;
; 0.617 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 0.974      ;
; 0.622 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 0.979      ;
; 0.640 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 0.989      ;
; 0.648 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 0.997      ;
; 0.670 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 1.027      ;
; 0.674 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.495      ; 1.189      ;
; 0.696 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 1.045      ;
; 0.749 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.137      ; 1.906      ;
; 0.751 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 1.100      ;
; 0.753 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.453      ; 1.226      ;
; 0.754 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 1.111      ;
; 0.755 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.327      ; 1.112      ;
; 0.794 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.134      ; 1.948      ;
; 0.818 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 1.167      ;
; 0.819 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3] ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.319      ; 1.168      ;
; 0.832 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.322      ; 1.184      ;
; 0.882 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.322      ; 1.234      ;
; 0.882 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.455      ; 1.357      ;
; 0.927 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.452      ; 1.399      ;
; 0.990 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.437      ; 1.447      ;
; 1.035 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.434      ; 1.489      ;
; 1.069 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.395      ; 1.484      ;
; 1.114 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.392      ; 1.526      ;
; 1.121 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; clk                                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.322      ; 1.473      ;
; 1.126 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                        ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 1.147      ; 2.293      ;
; 1.259 ; controller:b2v_controller_inst1|step_next.RESTART1_1045                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.465      ; 1.744      ;
; 1.367 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.447      ; 1.834      ;
; 1.446 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ; controller:b2v_controller_inst1|step.END ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 0.000        ; 0.405      ; 1.871      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:b2v_controller_inst1|step.END'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                     ; Launch Clock                                                          ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.245 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.406      ; 1.171      ;
; 0.252 ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 1.404      ; 1.176      ;
; 0.378 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.724      ; 0.622      ;
; 0.385 ; controller:b2v_controller_inst1|step_next.RESTART1_1045               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.722      ; 0.627      ;
; 0.486 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.706      ; 0.712      ;
; 0.493 ; controller:b2v_controller_inst1|step_next.WAVELET1_1053               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.704      ; 0.717      ;
; 0.549 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.093     ; 0.486      ;
; 0.565 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.664      ; 0.749      ;
; 0.572 ; controller:b2v_controller_inst1|step_next.WAVELET2_1037               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END ; -0.500       ; 0.662      ; 0.754      ;
; 0.574 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.038     ; 0.566      ;
; 0.726 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.038     ; 0.718      ;
; 0.786 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.053     ; 0.763      ;
; 0.786 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.042     ; 0.774      ;
; 0.805 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.047     ; 0.788      ;
; 0.841 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.043     ; 0.828      ;
; 0.858 ; controller:b2v_controller_inst1|step.WAVELET4                         ; controller:b2v_controller_inst1|end_flag                                    ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.094     ; 0.794      ;
; 0.860 ; controller:b2v_controller_inst1|step.WAVELET2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.047     ; 0.843      ;
; 0.888 ; controller:b2v_controller_inst1|step.IDLE                             ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.295     ; 0.623      ;
; 0.904 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.336     ; 0.588      ;
; 0.943 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.281     ; 0.682      ;
; 0.955 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.052     ; 0.933      ;
; 0.963 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.256     ; 0.737      ;
; 1.015 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|end_flag                                    ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.337     ; 0.698      ;
; 1.063 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.290     ; 0.793      ;
; 1.088 ; controller:b2v_controller_inst1|step.WAVELET1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.112     ; 1.006      ;
; 1.126 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.355     ; 0.791      ;
; 1.146 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.258     ; 0.918      ;
; 1.225 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.827     ; 0.428      ;
; 1.247 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.046     ; 1.231      ;
; 1.279 ; controller:b2v_controller_inst1|step.BUFFER3                          ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.882     ; 0.427      ;
; 1.289 ; controller:b2v_controller_inst1|step.BUFFER1                          ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.053     ; 1.266      ;
; 1.295 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.046     ; 1.279      ;
; 1.367 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.285     ; 1.102      ;
; 1.379 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.052     ; 1.357      ;
; 1.407 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.053     ; 1.384      ;
; 1.416 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.051     ; 1.395      ;
; 1.444 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.052     ; 1.422      ;
; 1.460 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.291     ; 1.189      ;
; 1.492 ; controller:b2v_controller_inst1|step.WAVELET3                         ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.044     ; 1.478      ;
; 1.547 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.287     ; 1.280      ;
; 1.558 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.048     ; 1.540      ;
; 1.577 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.036     ; 0.571      ;
; 1.606 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.048     ; 1.588      ;
; 1.629 ; controller:b2v_controller_inst1|step.RESTART3                         ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.091     ; 0.568      ;
; 1.640 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.116     ; 1.554      ;
; 1.688 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.116     ; 1.602      ;
; 1.698 ; controller:b2v_controller_inst1|step.RESTART2                         ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -1.091     ; 0.637      ;
; 1.706 ; controller:b2v_controller_inst1|step.BUFFER2                          ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.877     ; 0.859      ;
; 1.744 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.826     ; 0.948      ;
; 1.752 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.826     ; 0.956      ;
; 1.757 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.906      ;
; 1.780 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.827     ; 0.983      ;
; 1.785 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.882     ; 0.933      ;
; 1.792 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.826     ; 0.996      ;
; 1.798 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.947      ;
; 1.798 ; controller:b2v_controller_inst1|reset_counter[2]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.947      ;
; 1.805 ; controller:b2v_controller_inst1|buffer_counter[1]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.954      ;
; 1.824 ; controller:b2v_controller_inst1|step.RESTART1                         ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.326     ; 1.528      ;
; 1.833 ; controller:b2v_controller_inst1|buffer_counter[2]                     ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.882     ; 0.981      ;
; 1.846 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.995      ;
; 1.846 ; controller:b2v_controller_inst1|reset_counter[1]                      ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ; clk                                                                   ; controller:b2v_controller_inst1|step.END ; 0.000        ; -0.881     ; 0.995      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.381 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[56]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.089      ;
; -1.381 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[59]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.089      ;
; -1.381 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[61]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.089      ;
; -1.381 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[63]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.089      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; clk          ; clk         ; 1.000        ; -0.285     ; 2.082      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.IDLE                                                                                                                            ; clk          ; clk         ; 1.000        ; -0.283     ; 2.084      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[0]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[1]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[2]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[3]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[4]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|output_counter[5]                                                                                                                    ; clk          ; clk         ; 1.000        ; -0.284     ; 2.083      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[34]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[49]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[50]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[51]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[52]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[53]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[54]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[55]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[57]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[58]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[60]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[62]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[12]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[11]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[8]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[5]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[4]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[3]                                                                                                                          ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[47]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.380 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[48]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.279     ; 2.088      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[0]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[5]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[6]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[7]                                                                                                                       ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[1]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[6]                                                                                                                        ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                   ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.285     ; 2.081      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                              ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                         ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.379 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                               ; clk          ; clk         ; 1.000        ; -0.284     ; 2.082      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                                                                                                         ; clk          ; clk         ; 1.000        ; -0.272     ; 2.089      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
; -1.374 ; controller:b2v_controller_inst1|step.RESTART3 ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; clk          ; clk         ; 1.000        ; -0.273     ; 2.088      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.151 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.383      ; 1.753      ;
; 0.286 ; controller:b2v_controller_inst1|step_next.BUFFER3_981  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.126      ; 1.526      ;
; 0.343 ; controller:b2v_controller_inst1|step_next.BUFFER2_1005 ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL0                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.127      ; 1.584      ;
; 0.347 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[7]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.760      ;
; 0.347 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[6]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.760      ;
; 0.347 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[0]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.760      ;
; 0.347 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[33]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.760      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.190      ; 1.757      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[1]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.193      ; 1.760      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[13]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[29]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[27]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[10]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[26]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[9]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[25]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[2]                                                                                                                          ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.193      ; 1.760      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[17]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[31]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.194      ; 1.761      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.189      ; 1.756      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.189      ; 1.756      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.189      ; 1.756      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[3]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.754      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.754      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~_emulated                                                                                                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.754      ;
; 0.348 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[7]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.754      ;
; 0.349 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[14]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.193      ; 1.761      ;
; 0.349 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[15]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.193      ; 1.761      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[35]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.760      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[37]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.760      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[38]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.760      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[41]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.187      ; 1.760      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[46]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[16]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[30]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[28]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[19]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[18]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.185      ; 1.758      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.354 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.757      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[0]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[1]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[3]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[4]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[5]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|line_offset[6]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.RESET                                                                                                                           ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[36]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[39]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[40]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[42]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[43]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[44]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[45]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[24]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[23]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[22]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[20]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[21]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|even_offset[2]                                                                                                                       ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.179      ; 1.753      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[0]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.178      ; 1.752      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[2]                                                                                                                        ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.178      ; 1.752      ;
; 0.355 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|data_reg[32]                                                                                                                         ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.184      ; 1.758      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.356 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.180      ; 1.755      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.CAL                                                                                                                             ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.172      ; 1.753      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[6]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[2]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[7]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[3]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.LOAD                                                                                                                            ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[4]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[1]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.172      ; 1.753      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|input_counter[5]                                                                                                                     ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.173      ; 1.754      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.171      ; 1.752      ;
; 0.362 ; controller:b2v_controller_inst1|step.END               ; wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; controller:b2v_controller_inst1|step.END ; clk         ; 0.000        ; 1.172      ; 1.753      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|buffer_counter[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|buffer_counter[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|buffer_counter[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[4]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|data_in_counter[5]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address2[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address2[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address2[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address2[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address2[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[0]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|line_address[5]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|reset_counter[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|reset_counter[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|reset_counter[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address2[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address2[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address2[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address2[4]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|row_address[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.BUFFER1                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.BUFFER2                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.BUFFER3                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.END                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.IDLE                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.RESTART1                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.RESTART2                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.RESTART3                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.WAVELET1                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.WAVELET2                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.WAVELET3                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; controller:b2v_controller_inst1|step.WAVELET4                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_a[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a0~portb_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a10~portb_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated|ram_block1a12~portb_re_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controller:b2v_controller_inst1|step.END'                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END|q                                             ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|inclk[0]                              ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step.END~clkctrl|outclk                                ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER3_981                       ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER2_1005                      ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER3_981|datac                            ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|datac                                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER2_1005|datac                           ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~0|combout                                  ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.BUFFER1_1029|datab                           ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.BUFFER1_1029                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET3_1013                     ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART2_1021                     ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART1_1045|datad                          ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART3_997                      ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET2_1037                     ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET4_989                      ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|end_flag|datad                                         ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET1_1053|datad                          ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|datac                                      ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET3_1013|datac                          ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst|combout                                    ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART2_1021|datac                          ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.RESTART1_1045                     ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.RESTART3_997|datac                           ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET2_1037|datac                          ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|step_next.WAVELET4_989|datac                           ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|end_flag                                    ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; controller:b2v_controller_inst1|step_next.WAVELET1_1053                     ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|inclk[0]                           ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_controller_inst1|wavelet_rst~clkctrl|outclk                             ;
; 0.624 ; 0.624        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~1 ;
; 0.624 ; 0.624        ; 0.000          ; Low Pulse Width  ; controller:b2v_controller_inst1|step.END ; Fall       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~5 ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[4]~1|datad                      ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; controller:b2v_controller_inst1|step.END ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|odd_offset[5]~5|datad                      ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP'                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP|q                                     ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|inclk[0]                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step.STOP~clkctrl|outclk                        ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL_1663   ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.LOAD_1679|datad                       ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.RESET_1647|datad                      ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|stop_flag|datad                                 ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL0_1671|datad                       ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.IDLE_1687|datad                       ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; b2v_wavelet_queue_inst1|b2v_inst|step_next.CAL_1663|datac                        ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.LOAD_1679  ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.RESET_1647 ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|stop_flag            ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.CAL0_1671  ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; Rise       ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step_next.IDLE_1687  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; address_a_input[*]   ; clk        ; 2.025 ; 2.782 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; 1.888 ; 2.632 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; 1.599 ; 2.318 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; 1.637 ; 2.361 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; 1.841 ; 2.587 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; 1.568 ; 2.290 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; 2.025 ; 2.782 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; 1.876 ; 2.622 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; 1.565 ; 2.263 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; 1.879 ; 2.647 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; 1.722 ; 2.460 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; 1.861 ; 2.595 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; 1.636 ; 2.360 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; 2.123 ; 2.964 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; 2.123 ; 2.964 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; 1.556 ; 2.272 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; 1.705 ; 2.431 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; 1.787 ; 2.583 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; 1.714 ; 2.459 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; 1.763 ; 2.507 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; 1.523 ; 2.252 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; 1.792 ; 2.546 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; 1.754 ; 2.477 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; 1.899 ; 2.645 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; 1.811 ; 2.558 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; 1.635 ; 2.338 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; 1.648 ; 2.367 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; 1.351 ; 2.048 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; 1.388 ; 2.077 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; 1.308 ; 1.991 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; 1.426 ; 2.136 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; 1.403 ; 2.099 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; 1.257 ; 1.909 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; 1.648 ; 2.367 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; 1.287 ; 1.975 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; 1.090 ; 1.727 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; 1.292 ; 1.968 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; 1.364 ; 2.034 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; 1.488 ; 2.189 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; 1.181 ; 1.811 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; 1.413 ; 2.104 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; 1.350 ; 2.025 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; 1.269 ; 1.943 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; 1.804 ; 2.547 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; 1.306 ; 1.969 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; 1.228 ; 1.869 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; 1.607 ; 2.305 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; 1.277 ; 1.959 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; 0.415 ; 0.813 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; 0.399 ; 0.796 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; 1.640 ; 2.362 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; 0.336 ; 0.740 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; 0.412 ; 0.761 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; 1.239 ; 1.875 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; 1.589 ; 2.317 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; 1.363 ; 2.035 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; 1.632 ; 2.365 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; 1.283 ; 1.953 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; 1.804 ; 2.547 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; 1.569 ; 2.262 ; Rise       ; clk             ;
; rst_n                ; clk        ; 2.286 ; 2.500 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; address_a_input[*]   ; clk        ; -1.063 ; -1.706 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; -1.402 ; -2.100 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; -1.140 ; -1.807 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; -1.133 ; -1.783 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; -1.238 ; -1.901 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; -1.114 ; -1.790 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; -1.365 ; -2.055 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; -1.421 ; -2.132 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; -1.063 ; -1.706 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; -1.434 ; -2.160 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; -1.304 ; -2.005 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; -1.210 ; -1.868 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; -1.252 ; -1.936 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; -1.128 ; -1.798 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; -1.396 ; -2.132 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; -1.144 ; -1.798 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; -1.280 ; -1.945 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; -1.322 ; -2.056 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; -1.260 ; -1.962 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; -1.141 ; -1.812 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; -1.128 ; -1.809 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; -1.348 ; -2.058 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; -1.319 ; -2.002 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; -1.480 ; -2.189 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; -1.372 ; -2.076 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; -1.147 ; -1.809 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; -0.875 ; -1.502 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; -1.126 ; -1.810 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; -1.133 ; -1.807 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; -1.058 ; -1.724 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; -1.170 ; -1.860 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; -1.147 ; -1.825 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; -1.010 ; -1.641 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; -1.382 ; -2.081 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; -1.039 ; -1.704 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; -0.875 ; -1.502 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; -1.070 ; -1.734 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; -1.111 ; -1.763 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; -1.258 ; -1.945 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; -0.961 ; -1.582 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; -1.159 ; -1.828 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; -1.098 ; -1.753 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; -1.020 ; -1.678 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; -0.131 ; -0.524 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; -1.083 ; -1.735 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; -0.981 ; -1.602 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; -1.343 ; -2.023 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; -1.031 ; -1.689 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; -0.226 ; -0.610 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; -0.191 ; -0.577 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; -1.379 ; -2.077 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; -0.131 ; -0.524 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; -0.203 ; -0.545 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; -1.019 ; -1.645 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; -1.329 ; -2.033 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; -1.136 ; -1.796 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; -1.397 ; -2.115 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; -1.059 ; -1.719 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; -1.536 ; -2.255 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; -1.335 ; -2.016 ; Rise       ; clk             ;
; rst_n                ; clk        ; -1.441 ; -1.628 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 4.422 ; 4.568 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 3.676 ; 3.752 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 3.692 ; 3.772 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 3.548 ; 3.628 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 3.655 ; 3.729 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 4.422 ; 4.568 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 3.871 ; 3.996 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 4.160 ; 4.310 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 4.108 ; 4.235 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 3.529 ; 3.592 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 3.557 ; 3.639 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 3.854 ; 3.967 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 3.902 ; 4.012 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 4.029 ; 4.175 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 3.711 ; 3.808 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 3.945 ; 4.052 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 3.872 ; 3.967 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 4.529 ; 4.655 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 4.354 ; 4.521 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 3.511 ; 3.569 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 4.529 ; 4.655 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 3.433 ; 3.478 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 3.904 ; 4.005 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 3.862 ; 3.948 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 4.078 ; 4.194 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 3.970 ; 4.098 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 3.648 ; 3.732 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 3.507 ; 3.576 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 4.034 ; 4.152 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 3.861 ; 3.946 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 3.907 ; 4.007 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 4.033 ; 4.159 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 3.949 ; 4.064 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 3.858 ; 3.958 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 3.915 ; 4.078 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 3.414 ; 3.475 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 3.558 ; 3.631 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 3.573 ; 3.649 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 3.436 ; 3.514 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 3.537 ; 3.608 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 4.272 ; 4.413 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 3.747 ; 3.868 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 4.019 ; 4.164 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 3.970 ; 4.092 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 3.414 ; 3.475 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 3.444 ; 3.524 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 3.728 ; 3.836 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 3.773 ; 3.879 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 3.894 ; 4.035 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 3.592 ; 3.686 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 3.814 ; 3.917 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 3.744 ; 3.835 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 3.324 ; 3.367 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 4.206 ; 4.367 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 3.401 ; 3.458 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 4.413 ; 4.536 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 3.324 ; 3.367 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 3.774 ; 3.872 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 3.734 ; 3.817 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 3.942 ; 4.054 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 3.841 ; 3.966 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 3.532 ; 3.614 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 3.396 ; 3.464 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 3.900 ; 4.013 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 3.734 ; 3.816 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 3.777 ; 3.874 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 3.898 ; 4.019 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 3.817 ; 3.928 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 3.735 ; 3.831 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 3.778 ; 3.934 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -21.317   ; 0.099 ; -4.142   ; 0.151   ; -3.201              ;
;  clk                                                                   ; -21.317   ; 0.099 ; -4.142   ; 0.151   ; -3.201              ;
;  controller:b2v_controller_inst1|step.END                              ; -5.225    ; 0.196 ; N/A      ; N/A     ; 0.368               ;
;  wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; -4.265    ; 0.204 ; N/A      ; N/A     ; 0.298               ;
; Design-wide TNS                                                        ; -2575.608 ; 0.0   ; -677.316 ; 0.0     ; -953.983            ;
;  clk                                                                   ; -2510.604 ; 0.000 ; -677.316 ; 0.000   ; -953.983            ;
;  controller:b2v_controller_inst1|step.END                              ; -47.978   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; -17.026   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; address_a_input[*]   ; clk        ; 4.651 ; 4.703 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; 4.373 ; 4.355 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; 3.551 ; 3.739 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; 3.649 ; 3.820 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; 4.100 ; 4.222 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; 3.445 ; 3.614 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; 4.651 ; 4.703 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; 4.282 ; 4.364 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; 3.635 ; 3.665 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; 4.181 ; 4.354 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; 3.917 ; 4.021 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; 4.255 ; 4.321 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; 3.765 ; 3.873 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; 4.866 ; 5.028 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; 4.866 ; 5.028 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; 3.559 ; 3.673 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; 3.908 ; 4.047 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; 4.005 ; 4.309 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; 3.841 ; 4.020 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; 4.003 ; 4.123 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; 3.482 ; 3.650 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; 4.176 ; 4.259 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; 4.019 ; 4.090 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; 4.451 ; 4.471 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; 4.072 ; 4.202 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; 3.851 ; 3.818 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; 3.782 ; 3.935 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; 3.026 ; 3.249 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; 3.165 ; 3.358 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; 2.914 ; 3.149 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; 3.253 ; 3.461 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; 3.168 ; 3.366 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; 2.846 ; 3.016 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; 3.782 ; 3.935 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; 2.906 ; 3.133 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; 2.434 ; 2.608 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; 2.906 ; 3.086 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; 3.046 ; 3.242 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; 3.379 ; 3.550 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; 2.651 ; 2.809 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; 3.196 ; 3.372 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; 3.066 ; 3.234 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; 2.804 ; 3.049 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; 4.084 ; 4.246 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; 2.897 ; 3.060 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; 2.774 ; 2.930 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; 3.672 ; 3.781 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; 2.833 ; 3.058 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; 0.999 ; 1.169 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; 0.973 ; 1.089 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; 3.702 ; 3.834 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; 0.828 ; 0.838 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; 0.908 ; 1.101 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; 2.798 ; 2.933 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; 3.619 ; 3.775 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; 3.126 ; 3.277 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; 3.626 ; 3.861 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; 2.924 ; 3.108 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; 4.084 ; 4.246 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; 3.551 ; 3.668 ; Rise       ; clk             ;
; rst_n                ; clk        ; 4.906 ; 5.205 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; address_a_input[*]   ; clk        ; -1.063 ; -1.706 ; Rise       ; clk             ;
;  address_a_input[0]  ; clk        ; -1.402 ; -2.100 ; Rise       ; clk             ;
;  address_a_input[1]  ; clk        ; -1.140 ; -1.807 ; Rise       ; clk             ;
;  address_a_input[2]  ; clk        ; -1.133 ; -1.783 ; Rise       ; clk             ;
;  address_a_input[3]  ; clk        ; -1.238 ; -1.901 ; Rise       ; clk             ;
;  address_a_input[4]  ; clk        ; -1.114 ; -1.790 ; Rise       ; clk             ;
;  address_a_input[5]  ; clk        ; -1.365 ; -2.055 ; Rise       ; clk             ;
;  address_a_input[6]  ; clk        ; -1.421 ; -2.132 ; Rise       ; clk             ;
;  address_a_input[7]  ; clk        ; -1.063 ; -1.706 ; Rise       ; clk             ;
;  address_a_input[8]  ; clk        ; -1.434 ; -2.160 ; Rise       ; clk             ;
;  address_a_input[9]  ; clk        ; -1.304 ; -2.005 ; Rise       ; clk             ;
;  address_a_input[10] ; clk        ; -1.210 ; -1.868 ; Rise       ; clk             ;
;  address_a_input[11] ; clk        ; -1.252 ; -1.936 ; Rise       ; clk             ;
; address_b_input[*]   ; clk        ; -1.128 ; -1.798 ; Rise       ; clk             ;
;  address_b_input[0]  ; clk        ; -1.396 ; -2.132 ; Rise       ; clk             ;
;  address_b_input[1]  ; clk        ; -1.144 ; -1.798 ; Rise       ; clk             ;
;  address_b_input[2]  ; clk        ; -1.280 ; -1.945 ; Rise       ; clk             ;
;  address_b_input[3]  ; clk        ; -1.322 ; -2.056 ; Rise       ; clk             ;
;  address_b_input[4]  ; clk        ; -1.260 ; -1.962 ; Rise       ; clk             ;
;  address_b_input[5]  ; clk        ; -1.141 ; -1.812 ; Rise       ; clk             ;
;  address_b_input[6]  ; clk        ; -1.128 ; -1.809 ; Rise       ; clk             ;
;  address_b_input[7]  ; clk        ; -1.348 ; -2.058 ; Rise       ; clk             ;
;  address_b_input[8]  ; clk        ; -1.319 ; -2.002 ; Rise       ; clk             ;
;  address_b_input[9]  ; clk        ; -1.480 ; -2.189 ; Rise       ; clk             ;
;  address_b_input[10] ; clk        ; -1.372 ; -2.076 ; Rise       ; clk             ;
;  address_b_input[11] ; clk        ; -1.147 ; -1.809 ; Rise       ; clk             ;
; data_in_even[*]      ; clk        ; -0.875 ; -1.502 ; Rise       ; clk             ;
;  data_in_even[0]     ; clk        ; -1.126 ; -1.810 ; Rise       ; clk             ;
;  data_in_even[1]     ; clk        ; -1.133 ; -1.807 ; Rise       ; clk             ;
;  data_in_even[2]     ; clk        ; -1.058 ; -1.724 ; Rise       ; clk             ;
;  data_in_even[3]     ; clk        ; -1.170 ; -1.860 ; Rise       ; clk             ;
;  data_in_even[4]     ; clk        ; -1.147 ; -1.825 ; Rise       ; clk             ;
;  data_in_even[5]     ; clk        ; -1.010 ; -1.641 ; Rise       ; clk             ;
;  data_in_even[6]     ; clk        ; -1.382 ; -2.081 ; Rise       ; clk             ;
;  data_in_even[7]     ; clk        ; -1.039 ; -1.704 ; Rise       ; clk             ;
;  data_in_even[8]     ; clk        ; -0.875 ; -1.502 ; Rise       ; clk             ;
;  data_in_even[9]     ; clk        ; -1.070 ; -1.734 ; Rise       ; clk             ;
;  data_in_even[10]    ; clk        ; -1.111 ; -1.763 ; Rise       ; clk             ;
;  data_in_even[11]    ; clk        ; -1.258 ; -1.945 ; Rise       ; clk             ;
;  data_in_even[12]    ; clk        ; -0.961 ; -1.582 ; Rise       ; clk             ;
;  data_in_even[13]    ; clk        ; -1.159 ; -1.828 ; Rise       ; clk             ;
;  data_in_even[14]    ; clk        ; -1.098 ; -1.753 ; Rise       ; clk             ;
;  data_in_even[15]    ; clk        ; -1.020 ; -1.678 ; Rise       ; clk             ;
; data_in_odd[*]       ; clk        ; -0.131 ; -0.356 ; Rise       ; clk             ;
;  data_in_odd[0]      ; clk        ; -1.083 ; -1.735 ; Rise       ; clk             ;
;  data_in_odd[1]      ; clk        ; -0.981 ; -1.602 ; Rise       ; clk             ;
;  data_in_odd[2]      ; clk        ; -1.343 ; -2.023 ; Rise       ; clk             ;
;  data_in_odd[3]      ; clk        ; -1.031 ; -1.689 ; Rise       ; clk             ;
;  data_in_odd[4]      ; clk        ; -0.226 ; -0.610 ; Rise       ; clk             ;
;  data_in_odd[5]      ; clk        ; -0.191 ; -0.577 ; Rise       ; clk             ;
;  data_in_odd[6]      ; clk        ; -1.379 ; -2.077 ; Rise       ; clk             ;
;  data_in_odd[7]      ; clk        ; -0.131 ; -0.356 ; Rise       ; clk             ;
;  data_in_odd[8]      ; clk        ; -0.203 ; -0.545 ; Rise       ; clk             ;
;  data_in_odd[9]      ; clk        ; -1.019 ; -1.645 ; Rise       ; clk             ;
;  data_in_odd[10]     ; clk        ; -1.329 ; -2.033 ; Rise       ; clk             ;
;  data_in_odd[11]     ; clk        ; -1.136 ; -1.796 ; Rise       ; clk             ;
;  data_in_odd[12]     ; clk        ; -1.397 ; -2.115 ; Rise       ; clk             ;
;  data_in_odd[13]     ; clk        ; -1.059 ; -1.719 ; Rise       ; clk             ;
;  data_in_odd[14]     ; clk        ; -1.536 ; -2.255 ; Rise       ; clk             ;
;  data_in_odd[15]     ; clk        ; -1.335 ; -2.016 ; Rise       ; clk             ;
; rst_n                ; clk        ; -1.441 ; -1.628 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 9.633 ; 9.262 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 7.868 ; 7.695 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 7.955 ; 7.751 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 7.577 ; 7.434 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 7.882 ; 7.694 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 9.633 ; 9.262 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 8.219 ; 8.122 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 8.866 ; 8.678 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 8.852 ; 8.615 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 7.558 ; 7.420 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 7.606 ; 7.466 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 8.327 ; 8.132 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 8.386 ; 8.205 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 8.643 ; 8.543 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 7.957 ; 7.814 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 8.452 ; 8.250 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 8.325 ; 8.123 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 9.496 ; 9.172 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 9.496 ; 9.172 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 7.503 ; 7.339 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 9.248 ; 9.141 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 7.391 ; 7.218 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 8.379 ; 8.171 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 8.291 ; 8.077 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 8.825 ; 8.544 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 8.485 ; 8.339 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 7.835 ; 7.660 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 7.536 ; 7.367 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 8.712 ; 8.473 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 8.287 ; 8.069 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 8.389 ; 8.178 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 8.706 ; 8.494 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 8.465 ; 8.276 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 8.275 ; 8.066 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 8.578 ; 8.287 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port      ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ram_out_a[*]   ; clk                                      ; 3.414 ; 3.475 ; Rise       ; clk                                      ;
;  ram_out_a[0]  ; clk                                      ; 3.558 ; 3.631 ; Rise       ; clk                                      ;
;  ram_out_a[1]  ; clk                                      ; 3.573 ; 3.649 ; Rise       ; clk                                      ;
;  ram_out_a[2]  ; clk                                      ; 3.436 ; 3.514 ; Rise       ; clk                                      ;
;  ram_out_a[3]  ; clk                                      ; 3.537 ; 3.608 ; Rise       ; clk                                      ;
;  ram_out_a[4]  ; clk                                      ; 4.272 ; 4.413 ; Rise       ; clk                                      ;
;  ram_out_a[5]  ; clk                                      ; 3.747 ; 3.868 ; Rise       ; clk                                      ;
;  ram_out_a[6]  ; clk                                      ; 4.019 ; 4.164 ; Rise       ; clk                                      ;
;  ram_out_a[7]  ; clk                                      ; 3.970 ; 4.092 ; Rise       ; clk                                      ;
;  ram_out_a[8]  ; clk                                      ; 3.414 ; 3.475 ; Rise       ; clk                                      ;
;  ram_out_a[9]  ; clk                                      ; 3.444 ; 3.524 ; Rise       ; clk                                      ;
;  ram_out_a[10] ; clk                                      ; 3.728 ; 3.836 ; Rise       ; clk                                      ;
;  ram_out_a[11] ; clk                                      ; 3.773 ; 3.879 ; Rise       ; clk                                      ;
;  ram_out_a[12] ; clk                                      ; 3.894 ; 4.035 ; Rise       ; clk                                      ;
;  ram_out_a[13] ; clk                                      ; 3.592 ; 3.686 ; Rise       ; clk                                      ;
;  ram_out_a[14] ; clk                                      ; 3.814 ; 3.917 ; Rise       ; clk                                      ;
;  ram_out_a[15] ; clk                                      ; 3.744 ; 3.835 ; Rise       ; clk                                      ;
; ram_out_b[*]   ; clk                                      ; 3.324 ; 3.367 ; Rise       ; clk                                      ;
;  ram_out_b[0]  ; clk                                      ; 4.206 ; 4.367 ; Rise       ; clk                                      ;
;  ram_out_b[1]  ; clk                                      ; 3.401 ; 3.458 ; Rise       ; clk                                      ;
;  ram_out_b[2]  ; clk                                      ; 4.413 ; 4.536 ; Rise       ; clk                                      ;
;  ram_out_b[3]  ; clk                                      ; 3.324 ; 3.367 ; Rise       ; clk                                      ;
;  ram_out_b[4]  ; clk                                      ; 3.774 ; 3.872 ; Rise       ; clk                                      ;
;  ram_out_b[5]  ; clk                                      ; 3.734 ; 3.817 ; Rise       ; clk                                      ;
;  ram_out_b[6]  ; clk                                      ; 3.942 ; 4.054 ; Rise       ; clk                                      ;
;  ram_out_b[7]  ; clk                                      ; 3.841 ; 3.966 ; Rise       ; clk                                      ;
;  ram_out_b[8]  ; clk                                      ; 3.532 ; 3.614 ; Rise       ; clk                                      ;
;  ram_out_b[9]  ; clk                                      ; 3.396 ; 3.464 ; Rise       ; clk                                      ;
;  ram_out_b[10] ; clk                                      ; 3.900 ; 4.013 ; Rise       ; clk                                      ;
;  ram_out_b[11] ; clk                                      ; 3.734 ; 3.816 ; Rise       ; clk                                      ;
;  ram_out_b[12] ; clk                                      ; 3.777 ; 3.874 ; Rise       ; clk                                      ;
;  ram_out_b[13] ; clk                                      ; 3.898 ; 4.019 ; Rise       ; clk                                      ;
;  ram_out_b[14] ; clk                                      ; 3.817 ; 3.928 ; Rise       ; clk                                      ;
;  ram_out_b[15] ; clk                                      ; 3.735 ; 3.831 ; Rise       ; clk                                      ;
; end_flag       ; controller:b2v_controller_inst1|step.END ; 3.778 ; 3.934 ; Rise       ; controller:b2v_controller_inst1|step.END ;
+----------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; end_flag      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_a[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out_b[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_a_input[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_b_input[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_even[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_odd[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end_flag      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ram_out_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ram_out_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end_flag      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ram_out_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; end_flag      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_a[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_a[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_b[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ram_out_b[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_b[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_b[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ram_out_b[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ram_out_b[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                   ; clk                                                                   ; 17317550 ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; clk                                                                   ; 3799     ; 80       ; 0        ; 0        ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; clk                                                                   ; 943      ; 0        ; 0        ; 0        ;
; clk                                                                   ; controller:b2v_controller_inst1|step.END                              ; 45       ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END                              ; 0        ; 0        ; 8        ; 0        ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END                              ; 8        ; 0        ; 0        ; 0        ;
; clk                                                                   ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 39       ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                   ; clk                                                                   ; 17317550 ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; clk                                                                   ; 3799     ; 80       ; 0        ; 0        ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; clk                                                                   ; 943      ; 0        ; 0        ; 0        ;
; clk                                                                   ; controller:b2v_controller_inst1|step.END                              ; 45       ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; controller:b2v_controller_inst1|step.END                              ; 0        ; 0        ; 8        ; 0        ;
; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; controller:b2v_controller_inst1|step.END                              ; 8        ; 0        ; 0        ; 0        ;
; clk                                                                   ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 39       ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END                              ; wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                              ;
+------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+----------+----------+----------+----------+----------+
; clk                                      ; clk      ; 492      ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END ; clk      ; 656      ; 164      ; 0        ; 0        ;
+------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                               ;
+------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                               ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+----------+----------+----------+----------+----------+
; clk                                      ; clk      ; 492      ; 0        ; 0        ; 0        ;
; controller:b2v_controller_inst1|step.END ; clk      ; 656      ; 164      ; 0        ; 0        ;
+------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 57    ; 57   ;
; Unconstrained Input Port Paths  ; 512   ; 512  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jan 18 15:47:02 2020
Info: Command: quartus_sta wavelet -c wavelet
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'wavelet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP
    Info (332105): create_clock -period 1.000 -name controller:b2v_controller_inst1|step.END controller:b2v_controller_inst1|step.END
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.317           -2510.604 clk 
    Info (332119):    -5.225             -47.978 controller:b2v_controller_inst1|step.END 
    Info (332119):    -4.265             -17.026 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.196               0.000 controller:b2v_controller_inst1|step.END 
    Info (332119):     0.437               0.000 clk 
    Info (332119):     0.475               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332146): Worst-case recovery slack is -4.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.142            -677.316 clk 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -953.983 clk 
    Info (332119):     0.392               0.000 controller:b2v_controller_inst1|step.END 
    Info (332119):     0.394               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info: Analyzing Slow 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.476           -2309.499 clk 
    Info (332119):    -4.806             -44.901 controller:b2v_controller_inst1|step.END 
    Info (332119):    -4.003             -15.522 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332146): Worst-case hold slack is 0.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.250               0.000 controller:b2v_controller_inst1|step.END 
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.408               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332146): Worst-case recovery slack is -3.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.754            -613.939 clk 
Info (332146): Worst-case removal slack is 0.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.436               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -953.983 clk 
    Info (332119):     0.298               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
    Info (332119):     0.372               0.000 controller:b2v_controller_inst1|step.END 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.428            -825.201 clk 
    Info (332119):    -1.757             -14.192 controller:b2v_controller_inst1|step.END 
    Info (332119):    -1.348              -4.222 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 clk 
    Info (332119):     0.204               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
    Info (332119):     0.245               0.000 controller:b2v_controller_inst1|step.END 
Info (332146): Worst-case recovery slack is -1.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.381            -225.415 clk 
Info (332146): Worst-case removal slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -451.139 clk 
    Info (332119):     0.368               0.000 controller:b2v_controller_inst1|step.END 
    Info (332119):     0.380               0.000 wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 414 megabytes
    Info: Processing ended: Sat Jan 18 15:47:08 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


