// Seed: 1383571136
module module_0 (
    output tri0  id_0,
    output wire  id_1,
    output wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output tri1  id_6
);
  assign id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    output supply0 id_5,
    output wor id_6
);
  assign id_0 = 1'b0;
  id_8(
      .id_0(1), .id_1(1), .id_2(1'd0), .id_3(), .id_4(1), .id_5(1'b0), .id_6(id_2)
  );
  wire id_9, id_10;
  wire id_11;
  wire id_12;
  module_0(
      id_0, id_0, id_2, id_5, id_1, id_4, id_2
  );
endmodule
