#**UART Transmitter Design and Simulation**

This repository contains the design, and simulation of a UART (Universal Asynchronous Receiver-Transmitter) transmitter block using VHDL and Vivado. The project includes VHDL code, testbenche, and simulation result.
