vsync		0000000000000000111100000000000000001111
href		0001100110011000000000011001100110000000
frame_valid	0000000000000000000011111111111111000000
line_valid	0000000000000000000000011001100110000000


********** Fine simulazione **********


C:\Users\Silvio\Documents\ProgettiLRM\VISION_PIPELINE_CAMERA\HLS\OV7670_INTERFACE\solution1\sim\verilog>call xelab xil_defaultlib.apatb_ov7670_interface_top -prj ov7670_interface.prj --lib "ieee_proposed=./ieee_proposed" -s ov7670_interface -debug wave 
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ov7670_interface_top -prj ov7670_interface.prj --lib ieee_proposed=./ieee_proposed -s ov7670_interface -debug wave 
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ov7670_interface_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.autotb.v:124]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.autotb.v:125]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.autotb.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_interface
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ov7670_interface
Compiling module xil_defaultlib.apatb_ov7670_interface_top
Built simulation snapshot ov7670_interface

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/xsim.dir/ov7670_interface/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 09 11:28:47 2015...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ov7670_interface/xsim_script.tcl
# xsim {ov7670_interface} -maxdeltaid 10000 -autoloadwcfg -tclbatch {ov7670_interface.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source ov7670_interface.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_ov7670_interface_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 575 ns : File "C:/Users/Silvio/Documents/ProgettiLRM/VISION_PIPELINE_CAMERA/HLS/OV7670_INTERFACE/solution1/sim/verilog/ov7670_interface.autotb.v" Line 523
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 09 11:28:53 2015...
vsync		0000000000000000111100000000000000001111
href		0001100110011000000000011001100110000000
frame_valid	0000000000000000000011111111111111110000
line_valid	0000000000000000000000011001100110000000


********** Fine simulazione **********

