Netlist file: reports/fpga/EPFL/yott/net/int2float_k6_3.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	8	1	0	#0
1	4	4	0	#1
2	4	2	0	#2
3	8	4	0	#3
4	8	8	0	#4
5	9	4	0	#5
6	7	2	0	#6
7	3	5	0	#7
8	7	3	0	#8
9	8	2	0	#9
10	5	2	0	#10
11	3	0	0	#11
12	4	0	0	#12
13	0	3	0	#13
14	0	4	0	#14
15	3	2	0	#15
16	9	2	0	#16
17	3	6	0	#17
18	1	6	0	#18
19	4	1	0	#19
20	2	3	0	#20
21	0	2	0	#21
22	6	3	0	#22
23	8	3	0	#23
24	2	4	0	#24
25	7	5	0	#25
26	6	0	0	#26
27	1	8	0	#27
28	3	4	0	#28
29	8	7	0	#29
30	1	5	0	#30
31	5	1	0	#31
32	8	6	0	#32
33	6	5	0	#33
34	0	5	0	#34
35	9	3	0	#35
36	3	1	0	#36
37	9	1	0	#37
38	6	2	0	#38
39	1	3	0	#39
40	2	1	0	#40
41	5	3	0	#41
42	1	7	0	#42
43	7	1	0	#43
44	7	4	0	#44
45	4	3	0	#45
46	5	4	0	#46
47	6	4	0	#47
48	8	5	0	#48
49	2	2	0	#49
50	1	1	0	#50
51	2	5	0	#51
52	6	1	0	#52
53	3	3	0	#53
54	1	2	0	#54
55	1	4	0	#55
56	7	6	0	#56
57	4	5	0	#57
58	2	6	0	#58
59	2	7	0	#59
out_60:0	8	0	0	#60
out_61:1	4	9	0	#61
out_62:17	3	9	0	#62
out_63:20	0	1	0	#63
out_64:23	9	7	0	#64
out_65:25	0	7	0	#65
out_66:27	1	9	0	#66
out_67:28	0	6	0	#67
out_68:31	7	0	0	#68
out_69:36	1	0	0	#69
out_70:42	9	8	0	#70
out_71:44	7	9	0	#71
out_72:45	5	0	0	#72
out_73:48	9	5	0	#73
out_74:49	2	0	0	#74
out_75:50	5	9	0	#75
out_76:56	9	6	0	#76
out_77:58	0	8	0	#77
out_78:59	2	9	0	#78
