ITERATION 7: tuned_variant04_op_block_nr
================================================================================

1. CODE CHANGES FROM PREVIOUS ITERATION
--------------------------------------------------------------------------------
Introduces micro-kernel blocking with BLOCK_NR (default 4) for register-level optimization. The innermost j-loop is now blocked by BLOCK_NR:

```c
for( int j2 = j1; j2 < j1 + jb; j2 += BLOCK_NR ) {
  int jr = (j2 + BLOCK_NR <= j1 + jb) ? BLOCK_NR : (j1 + jb) - j2;
```

This creates small register tiles (MR Ã— NR) that can be kept entirely in CPU registers during the micro-kernel computation.

2. PERFORMANCE ANALYSIS
--------------------------------------------------------------------------------
Performance data from CSV files:

Performance data not available in CSV format

Corresponding plot: results/plot_iter_07_tuned_variant04_op_block_nr.png


3. EXPLANATION AND HYPOTHESIS
--------------------------------------------------------------------------------
BLOCK_NR introduces micro-kernel blocking for register-level optimization.
Small blocks are kept in registers for the innermost computation, enabling
better instruction-level parallelism and register reuse.

To test this hypothesis:
- Profile cache miss rates (perf stat -e cache-misses,cache-references)
- Analyze instruction mix and IPC (instructions per cycle)
- Vary block sizes to find optimal values for target architecture
- Compare performance across different matrix sizes and shapes
