** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=12e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=210e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=19e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=7e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=24e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=4e-6 W=112e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=16e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=29e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=16e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=11e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=38e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=477e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=67e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=74e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=67e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 2.02101 mW
** Area: 6675 (mu_m)^2
** Transit frequency: 4.04701 MHz
** Transit frequency with error factor: 4.04391 MHz
** Slew rate: 3.88521 V/mu_s
** Phase margin: 61.3065Â°
** CMRR: 109 dB
** negPSRR: 126 dB
** posPSRR: 105 dB
** VoutMax: 4.79001 V
** VoutMin: 0.200001 V
** VcmMax: 5.25 V
** VcmMin: 1.32001 V


** Expected Currents: 
** NormalTransistorNmos: 24.0491 muA
** NormalTransistorNmos: 19.9181 muA
** NormalTransistorPmos: -249.241 muA
** NormalTransistorPmos: -4.51799 muA
** NormalTransistorPmos: -4.51899 muA
** NormalTransistorPmos: -4.51799 muA
** NormalTransistorPmos: -4.51899 muA
** NormalTransistorNmos: 9.03501 muA
** NormalTransistorNmos: 9.03601 muA
** NormalTransistorNmos: 4.51701 muA
** NormalTransistorNmos: 4.51701 muA
** NormalTransistorNmos: 92.0021 muA
** NormalTransistorPmos: -92.0029 muA
** DiodeTransistorNmos: 249.242 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -24.0499 muA
** DiodeTransistorPmos: -19.9189 muA


** Expected Voltages: 
** ibias: 0.603001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.71301  V
** out: 2.5  V
** outFirstStage: 4.22901  V
** outVoltageBiasXXnXX1: 0.762001  V
** outVoltageBiasXXpXX0: 3.81901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.27701  V
** innerStageBias: 0.198001  V
** innerTransistorStack1Load1: 4.46101  V
** innerTransistorStack2Load1: 4.46101  V
** sourceTransconductance: 1.94201  V


.END