<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
    <channel>
        <title>HN100 - Readable Contents</title>
        <link>https://hn.algolia.com/api/v1/search_by_date?tags=%28story,poll%29&amp;numericFilters=points%3E100</link>
        <description>Uses Readability to add bodies to the RSS feed</description>
        <lastBuildDate>Sun, 14 Sep 2025 19:30:04 GMT</lastBuildDate>
        <docs>https://validator.w3.org/feed/docs/rss2.html</docs>
        <generator>https://github.com/jpmonette/feed</generator>
        <language>en</language>
        <item>
            <title><![CDATA[Writing an operating system kernel from scratch (136 pts)]]></title>
            <link>https://popovicu.com/posts/writing-an-operating-system-kernel-from-scratch/</link>
            <guid>45240682</guid>
            <pubDate>Sun, 14 Sep 2025 15:44:44 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://popovicu.com/posts/writing-an-operating-system-kernel-from-scratch/">https://popovicu.com/posts/writing-an-operating-system-kernel-from-scratch/</a>, See on <a href="https://news.ycombinator.com/item?id=45240682">Hacker News</a></p>
<div id="readability-page-1" class="page"><article id="article" role="article">
      <p><a href="https://twitter.com/popovicu94?ref_src=twsrc%5Etfw" data-show-count="false">Follow @popovicu94</a></p>
<p>I recently implemented a minimal proof of concept time-sharing operating system kernel on RISC-V. In this post, I’ll share the details of how this prototype works. The target audience is anyone looking to understand low-level system software, drivers, system calls, etc., and I hope this will be especially useful to students of system software and computer architecture.</p>
<p>This is a redo of an exercise I did for my undergraduate course in operating systems, and functionally it should resemble a typical operating systems project. However, this experiment focuses on modern tooling, as well as the modern architecture of RISC-V. RISC-V is an amazing technology that is easy to understand more quickly than other CPU architectures, while remaining a popular choice for many new systems, not just an educational architecture.</p>
<p>Finally, to do things differently here, I implemented this exercise in Zig, rather than traditional C. In addition to being an interesting experiment, I believe Zig makes this experiment much more easily reproducible on your machine, as it’s very easy to set up and does not require any installation (which could otherwise be slightly messy when cross-compiling to RISC-V).</p>
<h2 id="table-of-contents">Table of contents</h2>
<details><summary>Open Table of contents</summary>
<ul>
<li>
<p><a href="#github-repo">GitHub repo</a></p>
</li>
<li>
<p><a href="#recommended-reading">Recommended reading</a></p>
</li>
<li>
<p><a href="#unikernel">Unikernel</a></p>
</li>
<li>
<p><a href="#sbi-layer">SBI layer</a></p>
</li>
<li>
<p><a href="#goal-for-the-kernel">Goal for the kernel</a></p>
</li>
<li>
<p><a href="#virtualization-and-what-exactly-is-a-thread">Virtualization and what exactly is a thread</a></p>
<ul>
<li><a href="#the-stack-and-memory-virtualization">The stack and memory virtualization</a></li>
<li><a href="#virtualizing-a-thread">Virtualizing a thread</a></li>
<li><a href="#interrupt-context">Interrupt context</a></li>
</ul>
</li>
<li>
<p><a href="#implementation-high-level">Implementation (high-level)</a></p>
<ul>
<li><a href="#leveraging-the-interrupt-stack-convention">Leveraging the interrupt stack convention</a></li>
<li><a href="#kerneluser-space-separation">Kernel/user space separation</a></li>
</ul>
</li>
<li>
<p><a href="#implementation-code">Implementation (code)</a></p>
<ul>
<li><a href="#assembly-startup">Assembly startup</a></li>
<li><a href="#main-kernel-file-and-io-drivers">Main kernel file and I/O drivers</a></li>
<li><a href="#s-mode-handler-and-the-context-switch">S-mode handler and the context switch</a></li>
<li><a href="#the-user-space-threads">The user space threads</a></li>
<li><a href="#running-the-kernel">Running the kernel</a></li>
</ul>
</li>
<li>
<p><a href="#conclusion">Conclusion</a></p>
</li>
</ul>
</details>
<h2 id="github-repo">GitHub repo</h2>
<p>The final code for this experiment is on GitHub <a href="https://github.com/popovicu/zig-time-sharing-kernel">here</a>. We’ll be referencing the code from it as we go.</p>
<p>GitHub should be the source of truth and may be slightly out of sync with the code below.</p>
<h2 id="recommended-reading">Recommended reading</h2>
<p>The basic fundamentals of computer engineering and specifically computer architecture are assumed. Specifically, knowledge of registers, how the CPU addresses memory, and interrupts is all necessary.</p>
<p>Before diving deep into this experiment, it’s recommended to also review the following background texts:</p>
<ol>
<li><a href="https://popovicu.com/posts/bare-metal-programming-risc-v">Bare metal programming on RISC-V</a></li>
<li><a href="https://popovicu.com/posts/risc-v-sbi-and-full-boot-process">RISC-V boot process with SBI</a></li>
<li><a href="https://popovicu.com/posts/risc-v-interrupts-with-timer-example/">RISC-V interrupts with a timer example</a></li>
<li><em>Optional</em> - <a href="https://popovicu.com/posts/making-a-micro-linux-distro">Making a micro Linux distro</a> - mainly for the brief philosophy on the kernel / user space split</li>
</ol>
<h2 id="unikernel">Unikernel</h2>
<p>We’ll be developing a type of <a href="https://en.wikipedia.org/wiki/Unikernel">unikernel</a>. Simply put, this setup links the application code directly with the OS kernel it depends on. Essentially, everything is bundled into a single binary executable, and the user code is loaded into memory alongside the kernel.</p>
<p>This bypasses the need to separately load the user code at runtime, which is a complex field in itself (involving linkers, loaders, etc.).</p>
<h2 id="sbi-layer">SBI layer</h2>
<p>RISC-V supports a layered permissions model. The system boots into machine mode (M), which is completely bare-metal, and then supports a couple of other less privileged modes. Please check the background texts for more details; below is a quick summary:</p>
<ol>
<li>M-mode can do pretty much anything; it is fully bare-metal.</li>
<li>In the middle is S-mode, supervisor, which typically hosts the operating system kernel.</li>
<li>At the bottom is U-mode, user, where application code runs.</li>
</ol>
<p>Lower privilege levels can send requests to higher privilege levels.</p>
<p>We’ll assume that at the bottom of our software stack is an SBI layer, specifically OpenSBI. Please study <a href="https://popovicu.com/posts/risc-v-sbi-and-full-boot-process">this text</a> for the necessary background, as we’ll use the SBI layer to manage console printing and control the timer hardware. While manual implementation is possible, I wanted to add more value to this text by demonstrating a more portable approach with OpenSBI.</p>
<h2 id="goal-for-the-kernel">Goal for the kernel</h2>
<p>We want to support a few key features for simplicity:</p>
<ol>
<li>Statically define threads ahead of execution; i.e., dynamic thread creation is not supported. Additionally, for simplicity, threads are implemented as never-ending functions.</li>
<li>Threads operate in user mode and are able to send system calls to the kernel operating in S-mode.</li>
<li>Time is sliced and allocated among different threads. The system timer will be set to tick every couple of milliseconds, at which point a thread may be switched out.</li>
</ol>
<p>Finally, development is targeted for a single-core machine.</p>
<h2 id="virtualization-and-what-exactly-is-a-thread">Virtualization and what exactly is a thread</h2>
<p>Before implementing threads, we should decide what they really are. The concept of threads in a time-sharing environment enables multiple workloads to run on a single core (as noted above, we’re focusing on single-core machines), while the programming model for each thread remains largely the same as if it were the sole software on the machine. This is a loose definition, which we will refine.</p>
<p>To understand time-sharing, let’s briefly consider its contrast: cooperative scheduling/threading. In cooperative scheduling/threading, a thread voluntarily yields CPU time to another workload. Eventually, the expectation is that another thread will yield control back to the first.</p>
<pre is:raw="" tabindex="0"><code><span><span>function thread():</span></span>
<span><span>  operation_1();</span></span>
<span><span>  operation_2();</span></span>
<span><span>  YIELD();</span></span>
<span><span>  operation_3();</span></span>
<span><span>  YIELD();</span></span>
<span><span>  ...</span></span></code></pre>
<p>To be clear, this isn’t an “outdated” technique, despite being older. In fact, it’s alive and well in many modern programming languages and their runtimes (often abstracted from programmers). One good example is Go, which uses Goroutines to run multiple workloads on top of one operating system thread. While programmers don’t necessarily add explicit yield operations, the compiler and runtime can inject them into the workload.</p>
<p>Now, it should be clearer what it means for the programming model to remain largely the same in a time-sharing context. The thread would naturally look like this:</p>
<pre is:raw="" tabindex="0"><code><span><span>function thread():</span></span>
<span><span>  operation_1();</span></span>
<span><span>  operation_2();</span></span>
<span><span>  operation_3();</span></span>
<span><span>  ...</span></span></code></pre>
<p>There are simply no explicit yield operations; instead, the kernel utilizes timers and interrupts to seamlessly switch between threads on the same core. This is precisely what we’ll implement in this experiment.</p>
<p>When multiple workloads run on the same resource, and each retains the same programming model as if it were the only workload, we can say the resource is virtualized. In other words, if we’re running 5 threads on the same core, each thread “feels” like it has its own core, effectively running on 5 little cores instead of 1 big core. More formally, each thread retains its own view of the core’s architectural registers (in RISC-V, <code>x0-x31</code> and some CSRs, more on this below) and… some memory! Let’s look deeper into that.</p>
<h3 id="the-stack-and-memory-virtualization">The stack and memory virtualization</h3>
<p>To begin, a thread has its own stack for reasons we’ll analyze shortly. The rest of the memory is “shared” with other threads, but this requires further investigation.</p>
<p>It’s important to understand that hardware virtualization exists on a spectrum, rather than as a few rigid options. Here are some of the options for virtualization:</p>
<ol>
<li>Threads: virtualizes architectural registers and stacks, but not much else; i.e., different threads can share data elsewhere in memory.</li>
<li>Process: more heavyweight than threads, memory is virtualized such that each process “feels” like it has a dedicated CPU core and its own memory untouchable by other processes; additionally, a process houses multiple threads.</li>
<li>Container: virtualizes even more - each container has its own filesystem and potentially its own set of network interfaces; containers share the same kernel and underlying hardware.</li>
<li>VM: virtualizes everything.</li>
</ol>
<p>There are many more shades in between, and each of these options likely has different subtypes. The point here is that all these approaches enable running different workloads with varying isolations, or more intuitively, different <em>views</em> of the machine and their environment.</p>
<p>Interestingly, if you examine the Linux kernel source code, you won’t find a construct explicitly called a <em>container</em>. What we popularly call containers isn’t a mechanism baked into the kernel, but rather <strong>a set of kernel mechanisms</strong> used together to form a specific view of the environment for our workload. For example, the <code>chroot</code> mechanism restricts filesystem visibility, while <code>cgroups</code> impose limits on workloads; together, these form what we call a container.</p>
<p>Furthermore, I believe (though don’t quote me on this) that the boundaries between threads and processes in Linux are somewhat blurred. To the best of my knowledge, both are implemented on top of <em>tasks</em> in the kernel, but when creating a task, the API allows different restrictions to be specified.</p>
<p>Ultimately, this is all to say that we’re always defining a workload with varying restrictions on what it can see and access. When and why to apply different restrictions is a topic for another day. Many questions arise when writing an application, ranging from the difficulty of an approach to its security.</p>
<h3 id="virtualizing-a-thread">Virtualizing a thread</h3>
<p>In this experiment, we’ll implement minimal virtualization with very basic, time-sharing threads. Therefore, the goals are the following:</p>
<ol>
<li>The programming model for a thread should remain mostly untouched. As long as a thread doesn’t interact with memory contents used by other threads, its programming model should remain consistent, powered by time-sharing.</li>
<li>A thread should have its own protected view of architectural registers, including some RISC-V CSRs.</li>
<li>A thread should be assigned its own stack.</li>
</ol>
<p>It should be obvious why a thread needs its own view of the registers. If other threads could freely touch a thread’s registers, the thread wouldn’t be able to do any meaningful work. All (I believe) RISC-V instructions work with at least one register, so protecting a thread’s register view is essential.</p>
<p>Furthermore, assigning a private stack to a thread is necessary, though slightly less obvious. The answer is that different stacks are needed to manage different execution contexts. Namely, when a function is invoked, by convention, the stack is used to allocate function-private variables. Additionally, registers like <code>ra</code> can be pushed to the stack to retain the correct return address from a function (in case another function is invoked within it). In short, there are various reasons, per RISC-V convention, why the stack is needed to maintain the execution context. The details of RISC-V calling conventions will not be described here.</p>
<h3 id="interrupt-context">Interrupt context</h3>
<p>It’s crucial to understand how interrupt code runs and what it should consist of, as this mechanism will be heavily exploited to achieve seamless time-sharing between threads. For a detailed, practical example, please check out <a href="https://popovicu.com/posts/risc-v-interrupts-with-timer-example/">this past text</a>.</p>
<p>I’ll briefly include the assembly for the timer interrupt routine from that text:</p>
<pre is:raw="" tabindex="0"><code><span><span>s_mode_interrupt_handler:</span></span>
<span><span>        addi    </span><span>sp</span><span>,</span><span>sp</span><span>,-</span><span>144</span></span>
<span><span>        sd      ra,</span><span>136</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t0,</span><span>128</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t1,</span><span>120</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t2,</span><span>112</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      s0,</span><span>104</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a0,</span><span>96</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a1,</span><span>88</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a2,</span><span>80</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a3,</span><span>72</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a4,</span><span>64</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a5,</span><span>56</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a6,</span><span>48</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      a7,</span><span>40</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t3,</span><span>32</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t4,</span><span>24</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      t5,</span><span>16</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        sd      </span><span>t6</span><span>,</span><span>8</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        addi    s0,</span><span>sp</span><span>,</span><span>144</span></span>
<span><span>        </span><span>call</span><span>    clear_timer_pending_bit</span></span>
<span><span>        </span><span>call</span><span>    set_timer_in_near_future</span></span>
<span><span>        li      a1,</span><span>33</span></span>
<span><span>        lla     a0,.LC0</span></span>
<span><span>        </span><span>call</span><span>    debug_print</span></span>
<span><span>        </span><span>nop</span></span>
<span><span>        ld      ra,</span><span>136</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t0,</span><span>128</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t1,</span><span>120</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t2,</span><span>112</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      s0,</span><span>104</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a0,</span><span>96</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a1,</span><span>88</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a2,</span><span>80</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a3,</span><span>72</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a4,</span><span>64</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a5,</span><span>56</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a6,</span><span>48</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      a7,</span><span>40</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t3,</span><span>32</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t4,</span><span>24</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      t5,</span><span>16</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        ld      </span><span>t6</span><span>,</span><span>8</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        addi    </span><span>sp</span><span>,</span><span>sp</span><span>,</span><span>144</span></span>
<span><span>        sret</span></span></code></pre>
<p>This assembly was obtained by writing a C function tagged as an S-level interrupt in RISC-V. With this tag, the GCC compiler knew how to generate the <em>prologue</em> and <em>epilogue</em> of the interrupt routine. The prologue preserves architectural registers on the stack, and the epilogue recovers them (in addition to specifically returning from S-mode). All of this was generated by correctly tagging the C function’s invoking convention.</p>
<p>This somewhat resembles function calling, and that’s essentially what it is. Interrupts can be thought of (in a very simplified sense) as functions invoked by some system effect. Consequently, utilized registers must be carefully preserved on the stack and then restored at the routine’s exit; otherwise, asynchronous interrupts like timer interrupts would randomly corrupt architectural register values, completely blocking any practical software from running!</p>
<h2 id="implementation-high-level">Implementation (high-level)</h2>
<p>We’ll explore the implementation by first describing the high-level idea and then digging into the code.</p>
<h3 id="leveraging-the-interrupt-stack-convention">Leveraging the interrupt stack convention</h3>
<p>Adding an interrupt is, in a way, already introducing a form of threading to your application code. In a system with a timer interrupt, the main application code runs, which can occasionally be interleaved with instances of timer interrupt invocations. The core jumps to this interrupt routine when the timer signals, and it carefully restores the architectural state before control flow returns to the “main thread”. There are two control flows running concurrently here:</p>
<ol>
<li>Main application code.</li>
<li>Repetitions of the interrupt routine.</li>
</ol>
<p>This interleaving of the timer interrupt can be leveraged to implement additional control flows, and the main idea is outlined below.</p>
<p>The core of the interrupt routine is sandwiched between the prologue and the epilogue. That’s where the interrupt is serviced before control returns to the main application thread by restoring registers from the stack.</p>
<p>However, <strong>why must we restore the registers from the same stack location</strong>? If our interrupt logic swaps the stack pointer to some other piece of memory, we’ll end up with a different set of architectural register values recovered, thus entering a whole different flow. In other words, we achieve a <strong>context switch</strong>, and this is precisely how it’s implemented in this experiment. We’ll see the code for it shortly.</p>
<h3 id="kerneluser-space-separation">Kernel/user space separation</h3>
<p>We can now delineate the kernel space and user space. With RISC-V, this naturally translates to kernel code running in supervisor (S) mode and user space code running in U-mode.</p>
<p>The machine boots into machine (M) mode, and since we want to leverage the SBI layer, we’ll allow OpenSBI to run there. Then, the kernel will perform some initial setup in S-mode before starting the U-mode execution of user space threads. Periodic timer interrupts will enable context switches, and the interrupt code will execute in S-mode. Finally, user threads will be able to make system calls to the kernel.</p>
<h2 id="implementation-code">Implementation (code)</h2>
<p>Please refer to the GitHub repository for the full code; we will only cover core excerpts below.</p>
<h3 id="assembly-startup">Assembly startup</h3>
<p>As usual, a short assembly snippet is needed to start our S-mode code and enter the “main program” in Zig. This is in <code>startup.S</code>.</p>
<pre is:raw="" tabindex="0"><code><span><span>...</span></span>
<span><span>done_bss:</span></span>
<span></span>
<span><span>   </span><span> # Jump to Zig main</span></span>
<span><span>    </span><span>call</span><span> main</span></span>
<span><span>...</span></span></code></pre>
<p>The rest of the assembly startup primarily involves cleaning up the BSS section and setting up the stack pointer for the initial kernel code.</p>
<h3 id="main-kernel-file-and-io-drivers">Main kernel file and I/O drivers</h3>
<p>We’ll now examine <code>kernel.zig</code>, which contains the <code>main</code> function.</p>
<p>First, we probe the OpenSBI layer for console capabilities. We’ll only consider running on a relatively recent version of OpenSBI (from the last few years) that includes console capability. Otherwise, the kernel will halt and report an error.</p>
<pre is:raw="" tabindex="0"><code><span><span>export fn main() void {</span></span>
<span><span>    const initial_print_status = sbi.debug_print(BOOT_MSG);</span></span>
<span><span></span></span>
<span><span>    if (initial_print_status.sbi_error != 0) {</span></span>
<span><span>        // SBI debug console not available, fall back to direct UART</span></span>
<span><span>        const error_msg = "ERROR: OpenSBI debug console not available! You need the latest OpenSBI.\n";</span></span>
<span><span>        const fallback_msg = "Falling back to direct UART at 0x10000000...\n";</span></span>
<span><span></span></span>
<span><span>        uart.uart_write_string(error_msg);</span></span>
<span><span>        uart.uart_write_string(fallback_msg);</span></span>
<span><span>        uart.uart_write_string("Stopping... We rely on OpenSBI, cannot continue.\n");</span></span>
<span><span></span></span>
<span><span>        while (true) {</span></span>
<span><span>            asm volatile ("wfi");</span></span>
<span><span>        }</span></span>
<span><span></span></span>
<span><span>        unreachable;</span></span>
<span><span>    }</span></span></code></pre>
<p><code>main</code> is marked as <code>export</code> to conform to the C ABI.</p>
<p>Here, we have a lightweight implementation of a couple of I/O drivers. As you can see, writing can occur in one of two ways: either we go through the SBI layer (<code>sbi.zig</code>) or, if that fails, we use direct MMIO (<code>uart_mmio.zig</code>). The SBI method should theoretically be more portable, as it delegates output management details to the M-level layer (essentially what we do with MMIO), freeing us from concerns about exact memory space addresses.</p>
<p>Let’s quickly look at <code>sbi.zig</code>:</p>
<pre is:raw="" tabindex="0"><code><span><span>// Struct containing the return status of OpenSBI</span></span>
<span><span>pub const SbiRet = struct {</span></span>
<span><span>    sbi_error: isize,</span></span>
<span><span>    value: isize,</span></span>
<span><span>};</span></span>
<span><span></span></span>
<span><span>pub fn debug_print(message: []const u8) SbiRet {</span></span>
<span><span>    var err: isize = undefined;</span></span>
<span><span>    var val: isize = undefined;</span></span>
<span><span></span></span>
<span><span>    const msg_ptr = @intFromPtr(message.ptr);</span></span>
<span><span>    const msg_len = message.len;</span></span>
<span><span></span></span>
<span><span>    asm volatile (</span></span>
<span><span>        \\mv a0, %[len]</span></span>
<span><span>        \\mv a1, %[msg]</span></span>
<span><span>        \\li a2, 0</span></span>
<span><span>        \\li a6, 0x00</span></span>
<span><span>        \\li a7, 0x4442434E</span></span>
<span><span>        \\ecall</span></span>
<span><span>        \\mv %[err], a0</span></span>
<span><span>        \\mv %[val], a1</span></span>
<span><span>        : [err] "=r" (err),</span></span>
<span><span>          [val] "=r" (val),</span></span>
<span><span>        : [msg] "r" (msg_ptr),</span></span>
<span><span>          [len] "r" (msg_len),</span></span>
<span><span>        : .{ .x10 = true, .x11 = true, .x12 = true, .x16 = true, .x17 = true, .memory = true });</span></span>
<span><span></span></span>
<span><span>    return SbiRet{</span></span>
<span><span>        .sbi_error = err,</span></span>
<span><span>        .value = val,</span></span>
<span><span>    };</span></span>
<span><span>}</span></span></code></pre>
<p>This is very straightforward; we’re simply performing the system call exactly as described in the OpenSBI documentation. Note that when I first wrote this code, I wasn’t fully familiar with Zig’s error handling capabilities, hence the somewhat non-idiomatic error handling.</p>
<p>However, this can be considered a first driver in this kernel, as it directly manages output to the device.</p>
<p>Next is <code>uart_mmio.zig</code>:</p>
<pre is:raw="" tabindex="0"><code><span><span>// UART MMIO address (standard for QEMU virt machine)</span></span>
<span><span>pub const UART_BASE: usize = 0x10000000;</span></span>
<span><span>pub const UART_TX: *volatile u8 = @ptrFromInt(UART_BASE);</span></span>
<span><span></span></span>
<span><span>// Direct UART write function (fallback when SBI is not available)</span></span>
<span><span>pub fn uart_write_string(message: []const u8) void {</span></span>
<span><span>    for (message) |byte| {</span></span>
<span><span>        UART_TX.* = byte;</span></span>
<span><span>    }</span></span>
<span><span>}</span></span></code></pre>
<p>This is straightforward and self-explanatory.</p>
<p>Returning to <code>kernel.zig</code> and the <code>main</code> function, we create 3 user threads, each printing a slightly different message (the thread ID is the varying bit). At this point, the kernel setup is almost complete.</p>
<p>The final steps involve setting up and running the timer interrupt. Once that is done, kernel code will only run when the timer interrupts the system or when user space code requests a system call.</p>
<pre is:raw="" tabindex="0"><code><span><span>interrupts.setup_s_mode_interrupt(&amp;s_mode_interrupt_handler);</span></span>
<span><span>_ = timer.set_timer_in_near_future();</span></span>
<span><span>timer.enable_s_mode_timer_interrupt();</span></span></code></pre>
<p>We could request a context switch immediately, but for simplicity, we’ll wait until the timer activates and begins the actual work in the system.</p>
<h3 id="s-mode-handler-and-the-context-switch">S-mode handler and the context switch</h3>
<p>While the Zig compiler could generate the adequate prologue and epilogue for our S-mode handler, we will do it manually. The reason is that we also want to capture some CSRs in the context that otherwise wouldn’t have been captured by the generated routine.</p>
<p>That’s why we use the <code>naked</code> calling convention in Zig. This forces us to write the entire function in assembly, though a quick escape hatch to this limitation is to call a Zig function whenever Zig logic is needed.</p>
<p>I won’t copy paste the whole prologue and epilogue here because they are very similar to what was done in the previous C experiment with RISC-V interrupts. Instead, I’ll just focus on the bit that is different:</p>
<pre is:raw="" tabindex="0"><code><span><span>...</span></span>
<span><span>        // Save S-level CSRs (using x5 as a temporary register)</span></span>
<span><span>        \\csrr x5, sstatus</span></span>
<span><span>        \\sd x5, </span><span>240</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrr x5, sepc</span></span>
<span><span>        \\sd x5, </span><span>248</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrr x5, scause</span></span>
<span><span>        \\sd x5, </span><span>256</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrr x5, stval</span></span>
<span><span>        \\sd x5, </span><span>264</span><span>(</span><span>sp</span><span>)</span></span>
<span></span>
<span><span>        // </span><span>Call</span><span> handle_kernel</span></span>
<span><span>        \\mv a0, </span><span>sp</span></span>
<span><span>        \\</span><span>call</span><span> handle_kernel</span></span>
<span><span>        \\mv </span><span>sp</span><span>, a0</span></span>
<span></span>
<span><span>        // </span><span>Epilogue:</span><span> Restore context</span></span>
<span><span>        // Restore S-level CSRs (using x5 as a temporary register)</span></span>
<span><span>        \\ld x5, </span><span>264</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrw stval, x5</span></span>
<span><span>        \\ld x5, </span><span>256</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrw scause, x5</span></span>
<span><span>        \\ld x5, </span><span>248</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrw sepc, x5</span></span>
<span><span>        \\ld x5, </span><span>240</span><span>(</span><span>sp</span><span>)</span></span>
<span><span>        \\csrw sstatus, x5</span></span>
<span><span>...</span></span></code></pre>
<p>As you can see, a couple more registers were added to the prologue and epilogue in addition to the core architectural registers.</p>
<p>Next, within this prologue/epilogue sandwich, we invoke the <code>handle_kernel</code> Zig function. This routes to the correct logic based on whether the interrupt source is a synchronous system call from user space or an asynchronous timer interrupt. The reason is that we land in the same S-level interrupt routine regardless of the interrupt source, and then we inspect the <code>scause</code> CSR for details.</p>
<p>To successfully work with the <code>handle_kernel</code> function, we need to be aware of the assembly-level calling conventions. This function takes a single integer parameter and returns a single integer parameter. Since the function signature is small, it works as simply as this:</p>
<ol>
<li>The sole function parameter is passed through the <code>a0</code> architectural register.</li>
<li>The same register also holds the function’s result upon return.</li>
</ol>
<p>This is pretty easy. Let’s quickly look at the signature of this function:</p>
<pre is:raw="" tabindex="0"><code><span><span>export fn handle_kernel(current_stack: usize) usize {</span></span>
<span><span>...</span></span></code></pre>
<p>It is slightly awkward but gets the job done. The input to this Zig logic is the stack top before invoking the Zig logic (which inevitably leads to some data added to the stack). The function’s output is where the stack top should be <em>after</em> the Zig logic is done. If it differs from the input, then we’re performing a context switch. If it’s the same, the same workload thread will continue running after the interrupt.</p>
<p>The rest of the logic is very simple. It inspects the interrupt source (system call from user space or timer interrupt) and performs accordingly.</p>
<p>In the case of a timer interrupt, a context switch is performed. The <code>schedule</code> function from <code>scheduling.zig</code> is invoked, and it potentially returns the other stack we should switch to:</p>
<pre is:raw="" tabindex="0"><code><span><span>const build_options = @import("build_options");</span></span>
<span><span>const sbi = @import("sbi");</span></span>
<span><span>const std = @import("std");</span></span>
<span><span>const thread = @import("thread");</span></span>
<span><span></span></span>
<span><span>pub fn schedule(current_stack: usize) usize {</span></span>
<span><span>    const maybe_current_thread = thread.getCurrentThread();</span></span>
<span><span></span></span>
<span><span>    if (maybe_current_thread) |current_thread| {</span></span>
<span><span>        current_thread.sp_save = current_stack;</span></span>
<span><span></span></span>
<span><span>        if (comptime build_options.enable_debug_logs) {</span></span>
<span><span>            _ = sbi.debug_print("[I] Enqueueing the current thread\n");</span></span>
<span><span>        }</span></span>
<span><span>        thread.enqueueReady(current_thread);</span></span>
<span><span>    } else {</span></span>
<span><span>        if (comptime build_options.enable_debug_logs) {</span></span>
<span><span>            _ = sbi.debug_print("[W] NO CURRENT THREAD AVAILABLE!\n");</span></span>
<span><span>        }</span></span>
<span><span>    }</span></span>
<span><span></span></span>
<span><span>    const maybe_new_thread = thread.dequeueReady();</span></span>
<span><span></span></span>
<span><span>    if (maybe_new_thread) |new_thread| {</span></span>
<span><span>        // TODO: software interrupt to yield to the user thread</span></span>
<span><span></span></span>
<span><span>        if (comptime build_options.enable_debug_logs) {</span></span>
<span><span>            _ = sbi.debug_print("Yielding to the new thread\n");</span></span>
<span><span>        }</span></span>
<span><span></span></span>
<span><span>        thread.setCurrentThread(new_thread);</span></span>
<span><span></span></span>
<span><span>        if (comptime build_options.enable_debug_logs) {</span></span>
<span><span>            var buffer: [256]u8 = undefined;</span></span>
<span><span>            const content = std.fmt.bufPrint(&amp;buffer, "New thread ID: {d}, stack top: {x}\n", .{ new_thread.id, new_thread.sp_save }) catch {</span></span>
<span><span>                return 0; // Return bogus stack, should be more robust in reality</span></span>
<span><span>            };</span></span>
<span><span>            _ = sbi.debug_print(content);</span></span>
<span><span>        }</span></span>
<span><span></span></span>
<span><span>        return new_thread.sp_save;</span></span>
<span><span>    }</span></span>
<span><span></span></span>
<span><span>    _ = sbi.debug_print("NO NEW THREAD AVAILABLE!\n");</span></span>
<span><span></span></span>
<span><span>    while (true) {</span></span>
<span><span>        asm volatile ("wfi");</span></span>
<span><span>    }</span></span>
<span><span>    unreachable;</span></span>
<span><span>}</span></span></code></pre>
<p>The code from the <code>thread</code> module is very simple, serving as boilerplate for a basic queue that manages structs representing threads. I won’t copy it here, as it’s mostly AI-generated. It is important to note, however, that the stacks are statically allocated in memory, and the maximum number of running threads is hardcoded.</p>
<p>The <code>thread</code> module also includes logic for setting up a new thread. This is where data is pushed onto the stack before the thread even runs. If you wonder why, it’s because when returning from the S-level trap handler, we need <em>something</em> on the stack to indicate where to go. The initial data does precisely that. We can seed the initial register values here as desired. In fact, in this experiment, we demonstrate passing a single integer parameter to the thread function by seeding the <code>a0</code> register value (per calling convention) on the stack, which the thread function can then use immediately.</p>
<h3 id="the-user-space-threads">The user space threads</h3>
<p>As mentioned in the introduction, we’ll bundle the user space and kernel space code into a single binary blob to avoid dynamic loading, linking, and other complexities. Hence, our user space code consists of regular functions:</p>
<pre is:raw="" tabindex="0"><code><span><span>/// Example: Create a simple idle thread</span></span>
<span><span>pub fn createPrintingThread(thread_number: usize) !*Thread {</span></span>
<span><span>    const thread = allocThread() orelse return error.NoFreeThreads;</span></span>
<span><span></span></span>
<span><span>    // Idle thread just spins</span></span>
<span><span>    const print_fn = struct {</span></span>
<span><span>        fn print(thread_arg: usize) noreturn {</span></span>
<span><span>            while (true) {</span></span>
<span><span>                var buffer: [256]u8 = undefined;</span></span>
<span><span>                const content = std.fmt.bufPrint(&amp;buffer, "Printing from thread ID: {d}\n", .{thread_arg}) catch {</span></span>
<span><span>                    continue;</span></span>
<span><span>                };</span></span>
<span><span></span></span>
<span><span>                syscall.debug_print(content);</span></span>
<span><span></span></span>
<span><span>                // Simulate a delay</span></span>
<span><span>                var i: u32 = 0;</span></span>
<span><span>                while (i &lt; 300000000) : (i += 1) {</span></span>
<span><span>                    asm volatile ("" ::: .{ .memory = true }); // Memory barrier to prevent optimization</span></span>
<span><span>                }</span></span>
<span><span>            }</span></span>
<span><span>            unreachable;</span></span>
<span><span>        }</span></span>
<span><span>    }.print;</span></span>
<span><span></span></span>
<span><span>    initThread(thread, @intFromPtr(&amp;print_fn), thread_number);</span></span>
<span><span>    return thread;</span></span>
<span><span>}</span></span></code></pre>
<p>Additionally, as mentioned above, we pre-seeded the stack such that when <code>a0</code> is recovered from the stack upon the first interrupt return for a given thread, the function argument will be picked up. That’s how the <code>print</code> function accesses the <code>thread_arg</code> value and uses it in its logic.</p>
<p>To demonstrate the user/kernel boundary, we have <code>syscall.debug_print(content);</code>. This conceptually behaves more or less as <code>printf</code> from <code>stdio.h</code> in C. It performs prepares the arguments to the kernel and runs a system call with these arguments which should lead to some content getting printed on the output device. Here’s what the printing library looks like (from <code>syscall.zig</code>):</p>
<pre is:raw="" tabindex="0"><code><span><span>// User-level debug_print function</span></span>
<span><span>pub fn debug_print(message: []const u8) void {</span></span>
<span><span>    const msg_ptr = @intFromPtr(message.ptr);</span></span>
<span><span>    const msg_len = message.len;</span></span>
<span><span></span></span>
<span><span>    // Let's say syscall number 64</span></span>
<span><span>    // a7 = syscall number</span></span>
<span><span>    // a0 = message pointer</span></span>
<span><span>    // a1 = message length</span></span>
<span><span>    asm volatile (</span></span>
<span><span>        \\mv a0, %[msg]</span></span>
<span><span>        \\mv a1, %[len]</span></span>
<span><span>        \\li a7, 64</span></span>
<span><span>        \\ecall</span></span>
<span><span>        :</span></span>
<span><span>        : [msg] "r" (msg_ptr),</span></span>
<span><span>          [len] "r" (msg_len),</span></span>
<span><span>        : .{ .x10 = true, .x11 = true, .x17 = true, .memory = true });</span></span>
<span><span></span></span>
<span><span>    // Ignore return value for simplicity</span></span>
<span><span>}</span></span></code></pre>
<p>System call 64 is served from the S-mode handler in <code>kernel.zig</code>. This is self-explanatory, and we won’t go into further details here.</p>
<h3 id="running-the-kernel">Running the kernel</h3>
<p>We will deploy the kernel on bare-metal, specifically on a virtual machine. In theory, this should also work on a real machine, provided an SBI layer is present when the kernel starts, and the linker script, I/O “drivers,” and other machine-specific constants are adapted.</p>
<p>To build, we simply run</p>
<pre is:raw="" tabindex="0"><code><span><span>zig</span><span> </span><span>build</span></span></code></pre>
<p>To now run the kernel, we run:</p>
<pre is:raw="" tabindex="0"><code><span><span>qemu-system-riscv64</span><span> </span><span>-machine</span><span> </span><span>virt</span><span> </span><span>-nographic</span><span> </span><span>-bios</span><span> </span><span>/tmp/opensbi/build/platform/generic/firmware/fw_dynamic.bin</span><span> </span><span>-kernel</span><span> </span><span>zig-out/bin/kernel</span></span></code></pre>
<p>Refer to the <a href="https://popovicu.com/posts/risc-v-sbi-and-full-boot-process">previous text on OpenSBI</a> for details on building OpenSBI. It is strongly recommended to use a freshly built OpenSBI, as QEMU may use an outdated version if no <code>-bios</code> flag is passed.</p>
<p>The output should begin with a big OpenSBI splash along with some OpenSBI data:</p>
<pre is:raw="" tabindex="0"><code><span><span>OpenSBI v1.7</span></span>
<span><span>   ____                    _____ ____ _____</span></span>
<span><span>  / __ \                  / ____|  _ \_   _|</span></span>
<span><span> | |  | |_ __   ___ _ __ | (___ | |_) || |</span></span>
<span><span> | |  | | '_ \ / _ \ '_ \ \___ \|  _ &lt; | |</span></span>
<span><span> | |__| | |_) |  __/ | | |____) | |_) || |_</span></span>
<span><span>  \____/| .__/ \___|_| |_|_____/|____/_____|</span></span>
<span><span>        | |</span></span>
<span><span>        |_|</span></span>
<span><span></span></span>
<span><span>Platform Name               : riscv-virtio,qemu</span></span>
<span><span>Platform Features           : medeleg</span></span>
<span><span>Platform HART Count         : 1</span></span>
<span><span>Platform IPI Device         : aclint-mswi</span></span>
<span><span>Platform Timer Device       : aclint-mtimer @ 10000000Hz</span></span>
<span><span>Platform Console Device     : uart8250</span></span>
<span><span>Platform HSM Device         : ---</span></span>
<span><span>Platform PMU Device         : ---</span></span>
<span><span>Platform Reboot Device      : syscon-reboot</span></span>
<span><span>Platform Shutdown Device    : syscon-poweroff</span></span>
<span><span>Platform Suspend Device     : ---</span></span>
<span><span>Platform CPPC Device        : ---</span></span>
<span><span>Firmware Base               : 0x80000000</span></span>
<span><span>Firmware Size               : 317 KB</span></span>
<span><span>Firmware RW Offset          : 0x40000</span></span>
<span><span>Firmware RW Size            : 61 KB</span></span>
<span><span>Firmware Heap Offset        : 0x46000</span></span>
<span><span>Firmware Heap Size          : 37 KB (total), 2 KB (reserved), 11 KB (used), 23 KB (free)</span></span>
<span><span>Firmware Scratch Size       : 4096 B (total), 400 B (used), 3696 B (free)</span></span>
<span><span>Runtime SBI Version         : 3.0</span></span>
<span><span>Standard SBI Extensions     : time,rfnc,ipi,base,hsm,srst,pmu,dbcn,fwft,legacy,dbtr,sse</span></span>
<span><span>Experimental SBI Extensions : none</span></span>
<span><span></span></span>
<span><span>Domain0 Name                : root</span></span>
<span><span>....</span></span></code></pre>
<p>Following the OpenSBI splash, we’ll see the kernel output:</p>
<pre is:raw="" tabindex="0"><code><span><span>Booting the kernel...</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Printing from thread ID: 2</span></span></code></pre>
<p>The prints will continue running until QEMU is terminated.</p>
<p>If you want to build the kernel in an extremely verbose mode for debugging and experimentation, use the following command:</p>
<pre is:raw="" tabindex="0"><code><span><span>zig</span><span> </span><span>build</span><span> </span><span>-Ddebug-logs=true</span></span></code></pre>
<p>After running the kernel with the same QEMU command, the output will appear as follows:</p>
<pre is:raw="" tabindex="0"><code><span><span>Booting the kernel...</span></span>
<span><span>DEBUG mode on</span></span>
<span><span>Interrupt source: Timer, Current stack: 87cffe70</span></span>
<span><span>[W] NO CURRENT THREAD AVAILABLE!</span></span>
<span><span>Yielding to the new thread</span></span>
<span><span>New thread ID: 0, stack top: 80203030</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80202ec0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80202ec0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80202ec0</span></span>
<span><span>Printing from thread ID: 0</span></span>
<span><span>Interrupt source: Timer, Current stack: 80202ec0</span></span>
<span><span>[I] Enqueueing the current thread</span></span>
<span><span>Yielding to the new thread</span></span>
<span><span>New thread ID: 1, stack top: 80205030</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80204ec0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80204ec0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80204ec0</span></span>
<span><span>Printing from thread ID: 1</span></span>
<span><span>Interrupt source: Timer, Current stack: 80204ec0</span></span>
<span><span>[I] Enqueueing the current thread</span></span>
<span><span>Yielding to the new thread</span></span>
<span><span>New thread ID: 2, stack top: 80207030</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80206ec0</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80206ec0</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Interrupt source: Ecall from User mode, Current stack: 80206ec0</span></span>
<span><span>Printing from thread ID: 2</span></span>
<span><span>Interrupt source: Timer, Current stack: 80206ec0</span></span>
<span><span>...</span></span></code></pre>
<h2 id="conclusion">Conclusion</h2>
<p>Many educational OS kernels exist, but this experiment combines RISC-V, OpenSBI, and Zig, offering a fresh perspective compared to traditional C implementations.</p>
<p>The resulting code runs on a QEMU virtual machine, which can be easily set up, even by building QEMU from source.</p>
<p>To keep the explanation concise, error reporting was kept minimal. Should you modify the code and require debugging, sufficient clues are provided, despite some areas where the code is simplified (e.g., anonymous results after SBI print invocations like <code>_ = ...</code>). Much of the code in this example was AI-generated by Claude to save time, and it should function as intended. While some parts of the code are simplified, such as stack space over-allocation, these do not detract from the experiment’s educational value.</p>
<p>Overall, this experiment serves as a starting point for studying operating systems, assuming a foundational understanding of computer engineering and computer architecture. It likely has plenty of flaws for a practical application, but for now, we’re just hacking here!</p>
<p>I hope this was a useful exploration.</p>
<p>Please consider following on <a href="https://twitter.com/popovicu94">Twitter/X</a> and <a href="https://www.linkedin.com/in/upopovic/">LinkedIn</a> to stay updated.</p>
    </article></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Nicu's test website made with SVG (2007) (108 pts)]]></title>
            <link>https://svg.nicubunu.ro/</link>
            <guid>45240391</guid>
            <pubDate>Sun, 14 Sep 2025 15:13:42 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://svg.nicubunu.ro/">https://svg.nicubunu.ro/</a>, See on <a href="https://news.ycombinator.com/item?id=45240391">Hacker News</a></p>
&lt;Unparsable&gt;]]></description>
        </item>
        <item>
            <title><![CDATA[Bank of Thailand Freezes 3MM Accounts, Sets Daily Transfer Limits to Curb Fraud (153 pts)]]></title>
            <link>https://www.thaienquirer.com/57752/bot-freezes-3-million-accounts-sets-daily-transfer-limits-of-50000-200000-baht-to-curb-6-billion-baht-scam-losses/</link>
            <guid>45240304</guid>
            <pubDate>Sun, 14 Sep 2025 15:05:28 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.thaienquirer.com/57752/bot-freezes-3-million-accounts-sets-daily-transfer-limits-of-50000-200000-baht-to-curb-6-billion-baht-scam-losses/">https://www.thaienquirer.com/57752/bot-freezes-3-million-accounts-sets-daily-transfer-limits-of-50000-200000-baht-to-curb-6-billion-baht-scam-losses/</a>, See on <a href="https://news.ycombinator.com/item?id=45240304">Hacker News</a></p>
Couldn't get https://www.thaienquirer.com/57752/bot-freezes-3-million-accounts-sets-daily-transfer-limits-of-50000-200000-baht-to-curb-6-billion-baht-scam-losses/: Error: Request failed with status code 403]]></description>
        </item>
        <item>
            <title><![CDATA[EPA Seeks to Eliminate Critical PFAS Drinking Water Protections (343 pts)]]></title>
            <link>https://earthjustice.org/press/2025/epa-seeks-to-roll-back-pfas-drinking-water-rules-keeping-millions-exposed-to-toxic-forever-chemicals-in-tap-water</link>
            <guid>45239803</guid>
            <pubDate>Sun, 14 Sep 2025 14:04:16 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://earthjustice.org/press/2025/epa-seeks-to-roll-back-pfas-drinking-water-rules-keeping-millions-exposed-to-toxic-forever-chemicals-in-tap-water">https://earthjustice.org/press/2025/epa-seeks-to-roll-back-pfas-drinking-water-rules-keeping-millions-exposed-to-toxic-forever-chemicals-in-tap-water</a>, See on <a href="https://news.ycombinator.com/item?id=45239803">Hacker News</a></p>
<div id="readability-page-1" class="page"><div data-node="flmx62i75nea">
	<p><span>Washington, D.C.</span> — </p><p>The U.S. Environmental Protection Agency (EPA) announced it will no longer defend rules that protect people from unsafe levels of PFAS “forever chemicals” in drinking water, seeking to reverse legal protections put into place last year.</p>
<p><a href="https://earthjustice.org/document/epa-motion-for-partial-vacatur-in-pfas-case">In its motion filed in federal court yesterday</a>, EPA asked the court to axe its determinations to regulate and enforceable standards for four PFAS chemicals – GenX, PFHxS, PFNA, and PFBS. Separately, EPA previously announced that it will seek to extend the compliance deadline for PFOA and PFOS standards by two years from 2029 to 2031. PFAS have contaminated the drinking water for approximately <a href="https://pubs.acs.org/doi/10.1021/acs.estlett.0c00713">200 million people nationwide</a>.</p>
<p>Environmental lawyers said EPA’s course of action is an attempt to evade limits that Congress imposed on the agency. The Safe Drinking Water Act has a strong anti-backsliding provision that prohibits the EPA from weakening any drinking water standard once it is set. In essence, EPA is asking the court to do what EPA itself is not allowed to do.</p>
<p>“Administrator Zeldin promised to protect the American people from PFAS-contaminated drinking water, but he’s doing the opposite,” said <strong>Katherine O’Brien, Earthjustice attorney</strong>. “Zeldin’s plan to delay and roll back the first national limits on these forever chemicals prioritizes chemical industry profits and utility companies’ bottom-line over the health of children and families across the country.”</p>
<p>“The EPA’s request to jettison rules intended to keep drinking water safe from toxic PFAS forever chemicals is an attempted end-run around the protections that Congress placed in the Safe Drinking Water Act. It is also alarming, given what we know about the health harms caused by exposure to these chemicals. No one wants to drink PFAS. We will continue to defend these common-sense, lawfully enacted standards in court,” said <strong>Jared Thompson, a senior attorney with NRDC (Natural Resources Defense Council)</strong>.</p>
<p>Earthjustice is representing the following community groups: Buxmont Coalition for Safe Water, Clean Cape Fear, Clean Haw River, Concerned Citizens of WMEL Water Authority Grassroots, Environmental Justice Task Force, Fight for Zero, Merrimack Citizens for Clean Water, and Newburgh Clean Water Project. Working alongside NRDC,<a href="https://earthjustice.org/press/2025/community-members-condemn-epas-lack-of-drinking-water-protections"> the organizations have intervened to defend the nation’s first-ever drinking water standards for PFAS</a> in ongoing litigation brought by chemical companies and water utility associations, who are asking the U.S. Court of Appeals in Washington, D.C., to overturn the standards.</p>
<h2><strong>Background</strong>:</h2>
<p>Per- and polyfluoroalkyl substances (<a href="https://publichealth.jhu.edu/2024/what-to-know-about-pfas">PFAS</a>) are a class of thousands of synthetic chemicals that are widely used in an array of consumer, commercial, and industrial products due to their ability to withstand heat and repel water and stains. Also known as “forever chemicals,” PFAS are extremely persistent in the environment and can accumulate in humans or animals. PFAS exposure is linked to many negative health effects at extremely low levels of exposure, including but not limited to kidney and testicular cancer, liver and kidney damage, changes in hormone and lipid levels, and harm to the nervous and reproductive systems.</p>
<p>After decades of advocacy on the part of environmental and public health advocates, the EPA proposed in March 2023 to regulate six PFAS chemicals in drinking water. PFAS can be removed from drinking water with existing technologies. In April 2024, the agency concluded there is no safe level of PFOA or PFOS exposure, and the <a href="https://earthjustice.org/press/2024/epa-finalizes-first-drinking-water-standards-for-toxic-pfas">final rule</a> covered six PFAS chemicals in total, and set individual limits for five PFAS chemicals and a limit on mixtures of four PFAS chemicals. The rule also requires water systems to monitor for the six regulated PFAS chemicals and publicly communicate their compliance with the new limits, while giving them the law’s maximum compliance time of five years to comply by April 2029. The rule was a long overdue step to address a public health crisis that threatens millions of people nationwide.</p>
</div><div data-node="3dai7lyfm5z6">
		<p>Earthjustice is the premier nonprofit environmental law organization. We wield the power of law and the strength of partnership to protect people's health, to preserve magnificent places and wildlife, to advance clean energy, and to combat climate change. We are here because the earth needs a good lawyer.</p>
	</div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Repetitive negative thinking associated with cognitive decline in older adults (135 pts)]]></title>
            <link>https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2</link>
            <guid>45239085</guid>
            <pubDate>Sun, 14 Sep 2025 11:37:33 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2">https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2</a>, See on <a href="https://news.ycombinator.com/item?id=45239085">Hacker News</a></p>
<div id="readability-page-1" class="page"><article lang="en">
                    <div>
                        
    


                        <ul data-test="article-identifier">
                            
        <li data-test="article-category">Research</li>
    
        <li>
            <a href="https://www.springernature.com/gp/open-science/about/the-fundamentals-of-open-access-and-open-research" data-track="click" data-track-action="open access" data-track-label="link" data-test="open-access">Open access</a>
        </li>
    
    

                            <li>Published: <time datetime="2025-06-02">02 June 2025</time></li>
                        </ul>

                        
                        <ul data-test="authors-list" data-component-authors-activator="authors-list"><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="2_10" data-track-context="researcher popup with no profile" href="#auth-Ling-Peng-Aff3" data-author-popup="auth-Ling-Peng-Aff3" data-author-search="Peng, Ling">Ling Peng</a><sup><a href="#Aff3">3</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="3_10" data-track-context="researcher popup with no profile" href="#auth-Bei-Deng-Aff2-Aff4-Aff5" data-author-popup="auth-Bei-Deng-Aff2-Aff4-Aff5" data-author-search="Deng, Bei">Bei Deng</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="4_10" data-track-context="researcher popup with no profile" href="#auth-Hui-Hu-Aff2-Aff4-Aff5" data-author-popup="auth-Hui-Hu-Aff2-Aff4-Aff5" data-author-search="Hu, Hui" data-corresp-id="c1">Hui Hu</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="5_10" data-track-context="researcher popup with no profile" href="#auth-Yuncui-Wang-Aff2-Aff4-Aff5" data-author-popup="auth-Yuncui-Wang-Aff2-Aff4-Aff5" data-author-search="Wang, Yuncui">Yuncui Wang</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="6_10" data-track-context="researcher popup with no profile" href="#auth-Taoyun-Zheng-Aff2-Aff4-Aff5" data-author-popup="auth-Taoyun-Zheng-Aff2-Aff4-Aff5" data-author-search="Zheng, Taoyun">Taoyun Zheng</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="7_10" data-track-context="researcher popup with no profile" href="#auth-Yating-Ai-Aff2-Aff4-Aff5" data-author-popup="auth-Yating-Ai-Aff2-Aff4-Aff5" data-author-search="Ai, Yating">Yating Ai</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="8_10" data-track-context="researcher popup with no profile" href="#auth-Xueting-Liu-Aff2-Aff4-Aff5" data-author-popup="auth-Xueting-Liu-Aff2-Aff4-Aff5" data-author-search="Liu, Xueting">Xueting Liu</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>, </li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="9_10" data-track-context="researcher popup with no profile" href="#auth-Shi-Zhou-Aff2-Aff4-Aff5" data-author-popup="auth-Shi-Zhou-Aff2-Aff4-Aff5" data-author-search="Zhou, Shi">Shi Zhou</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup> &amp; </li><li aria-label="Show all 10 authors for this article" title="Show all 10 authors for this article">…</li><li><a data-test="author-name" data-track="click" data-track-action="open author" data-track-label="link" data-track-index="10_10" data-track-context="researcher popup with no profile" href="#auth-Yucan-Li-Aff2-Aff4-Aff5" data-author-popup="auth-Yucan-Li-Aff2-Aff4-Aff5" data-author-search="Li, Yucan">Yucan Li</a><sup><a href="#Aff2">2</a>,<a href="#Aff4">4</a>,<a href="#Aff5">5</a></sup>&nbsp;</li></ul><p data-container-section="info">
                            
    <a data-test="journal-link" href="https://bmcpsychiatry.biomedcentral.com/" data-track="click" data-track-action="journal homepage" data-track-category="article body" data-track-label="link"><i data-test="journal-title">BMC Psychiatry</i></a>

                            <b data-test="journal-volume"><span>volume</span>&nbsp;25</b>, Article&nbsp;number:&nbsp;<span data-test="article-number">562</span> (<span data-test="article-publication-year">2025</span>)
            <a href="#citeas" data-track="click" data-track-action="cite this article" data-track-label="link">Cite this article</a>
                        </p>
                        
        
        <div>
            <ul>
                
                    <li data-test="access-count">
                        <p>1081 <span>Accesses</span></p>
                    </li>
                
                
                    <li data-test="citation-count">
                        <p>1 <span>Citations</span></p>
                    </li>
                
                
                    
                        <li data-test="altmetric-score">
                            <p>39 <span>Altmetric</span></p>
                        </li>
                    
                
                
                    <li>
                        <p><a href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/metrics" data-track="click" data-track-action="view metrics" data-track-label="link" rel="nofollow">Metrics <span>details</span></a></p>
                    </li>
                
            </ul>
        </div>
    
                        
                        
    
    

    
        <div>
            
                <p>This article has been <a href="#change-history">updated</a></p>
        </div>
    
    

                        
                    </div>

                    <div id="Abs1-section" aria-labelledby="Abs1" data-title="Abstract" lang="en"><h2 id="Abs1">Abstract</h2><div id="Abs1-content"><h3 data-test="abstract-sub-heading">Background</h3><p>Psychological problems such as depression and anxiety increase the risk of cognitive impairment in older adults. But mechanisms on the effect of psychological disorder on cognitive function is inconclusive. Repetitive negative thinking (RNT) is a core symptom of a number of common psychological disorders and may be a modifiable process shared by many psychological risk factors that contribute to the development of cognitive impairment. RNT may increase the risk of cognitive impairment. However, there are fewer studies related to RNT and cognitive function, and there is a lack of epidemiological studies to explore the relationship between RNT and cognitive function.</p><h3 data-test="abstract-sub-heading">Methods</h3><p>A cross-sectional study of 424 older adults aged 60 years or over was performed form May to November 2023 in hospital. To investigate the RNT level by using the Perseverative Thinking Questionnaire (PTQ), and investigate the cognitive function level by using the Montreal Cognitive Assessment Scale (MoCA). Multivariable linear regression and subgroup analyses were used to explore the relationship between RNT and cognitive function.</p><h3 data-test="abstract-sub-heading">Results</h3><p>We categorized the total RNT scores into quartiles. The multivariable linear regression analysis showed that after adjusting for all covariates, the participants in the Q3 and Q4 groups exhibited lower cognition scores (Q3:β = -0.180, 95%CI -2.849~-0.860; Q4:β = -0.164, 95% -2.611~-0.666) compared to the Q1 group. The results of the subgroup analyses showed that individuals aged 60 ~ 79 years, junior high school and above are more prone to suffer from cognitive impairment with a high RNT score.</p><h3 data-test="abstract-sub-heading">Conclusion</h3><p>The study reveals a negative association between RNT and cognitive function in community-dwelling older adults. However, multi-center and a longer time span cohort studies on the relationship between RNT and cognitive function should be carried out to further explore the mechanisms involved.</p></div></div>
                    
    
        <p>
            
            <a href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/peer-review" data-track="click" data-track-category="article body" data-track-action="open peer review reports" data-track-label="10.1186/s12888-025-06815-2">Peer Review reports</a>
        </p>
    


                    <div id="Sec1-section" data-title="Introduction"><h2 id="Sec1">Introduction</h2><div id="Sec1-content"><p>In the context of a grim situation of population aging and a prominent trend of advanced aging in China, cognitive impairment has become one of the major diseases that seriously endanger the health of the older adults and affect the sustainable development of the society, which has a negative impact on the physical and psychological health as well as the quality of life of the older adults. The onset of cognitive impairment begins with the age-related declines in cognitive function, progresses to mild cognitive impairment (MCI), and ends with dementia [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 1" title="Canadian Task Force on Preventive Health Care, Pottie K, Rahal R, Jaramillo A, Birtwhistle R, Thombs BD, et al. Recommendations on screening for cognitive impairment in older adults. CMAJ. 2016;188(1):37–46. 
                  https://doi.org/10.1503/cmaj.141165
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR1" id="ref-link-section-d451096736e575">1</a>]. The patients unable to live independently in the later stages of the disease. Around 55&nbsp;million people worldwide currently suffer from dementia, with the figure expected to reach 139&nbsp;million by 2050 [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 2" title="GBD 2019 Dementia Forecasting Collaborators. Estimation of the global prevalence of dementia in 2019 and forecasted prevalence in 2050: an analysis for the global burden of disease study 2019. Lancet Public Health. 2022;7(2):e105–25. 
                  https://doi.org/10.1016/S2468-2667(21)00249-8
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR2" id="ref-link-section-d451096736e578">2</a>]. The prevalence of dementia in China aged 60 years and over is 6.0%, and the prevalence of MCI is 15.5% [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 3" title="Jia L, Du Y, Chu L, Zhang Z, Li F, Lyu D, et al. Prevalence, risk factors, and management of dementia and mild cognitive impairment in adults aged 60 years or older in China: a cross-sectional study. Lancet Public Health. 2020;5(12):e661–71. 
                  https://doi.org/10.1016/S2468-2667(20)30185-7
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR3" id="ref-link-section-d451096736e581">3</a>]. The prevalence of cognitive disorders is increasing year by year, placing a heavy burden on patients, families, and society. It is estimated that the total annual cost of dementia disease in China will reach $1.89 trillion in 2050 [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 4" title="Jia J, Wei C, Chen S, Li F, Tang Y, Qin W, et al. The cost of Alzheimer’s disease in China and re-estimation of costs worldwide. Alzheimer’s Dement J Alzheimer’s Assoc. 2018;14(4):483–91. 
                  https://doi.org/10.1016/j.jalz.2017.12.006
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR4" id="ref-link-section-d451096736e584">4</a>]. However, there is no drug that can stop or reverse the progression of dementia. Cognitive decline can be effectively prevented or delayed by controlling risk factors at an early stage, so it is important to identify, prevent, and treat risk factors associated with cognitive impairment [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 5" title="Livingston G, Sommerlad A, Orgeta V, Costafreda SG, Huntley J, Ames D, et al. Dementia prevention, intervention, and care. Lancet. 2017;390(10113):2673–734. 
                  https://doi.org/10.1016/S0140-6736(17)31363-6
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR5" id="ref-link-section-d451096736e587">5</a>].</p><p>With the rapid development of society, the transformation of family structures, and the decline of physiological functions brought about by aging, the psychological health problems of the older adults have become increasingly prominent [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 6" title="Zhou D, Zhan Q, Li L. The impact of self-employment on mental health of the younger elderly in China. BMC Geriatr. 2023;23(1):280. 
                  https://doi.org/10.1186/s12877-023-03948-5
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR6" id="ref-link-section-d451096736e593">6</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 7" title="Sivakumar PT, Mukku SSR, Antony S, Harbishettar V, Kumar CN, Math SB. Implications of mental healthcare act 2017 for geriatric mental health care delivery: A critical appraisal. Indian J Psychiatry. 2019;61(Suppl 4):S763–7. 
                  https://doi.org/10.4103/psychiatry.IndianJPsychiatry_100_19
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR7" id="ref-link-section-d451096736e596">7</a>]. Anxiety and depression are the most common psychological health problems among the older adults, and the probability of suffering from depressive symptoms is currently 22.6% and that of suffering from anxiety symptoms is 22.11% in China [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 8" title="Wang H, Hou Y, Zhang L, Yang M, Deng R, Yao J. Chinese elderly migrants’ loneliness, anxiety and depressive symptoms: the mediation effect of perceived stress and resilience. Front Public Health. 2022;10:998532. 
                  https://doi.org/10.3389/fpubh.2022.998532
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR8" id="ref-link-section-d451096736e599">8</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 9" title="Li CWY, Yao YT, Hu YD. Mental health status of the elderly in China and intervention suggestions. China Med Herald. 2021;18(15):192–6." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR9" id="ref-link-section-d451096736e602">9</a>]. Various physical illnesses caused by psychological problems in older adults threaten their physical and psychological health and the quality of existence. Psychological problems such as depression and anxiety have been found to increase the risk of cognitive impairment in older adults [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 10" title="Boyle LL, Porsteinsson AP, Cui X, King DA, Lyness JM. Depression predicts cognitive disorders in older primary care patients. J Clin Psychiatry. 2010;71(1):74–9. 
                  https://doi.org/10.4088/JCP.08m04724gry
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR10" id="ref-link-section-d451096736e605">10</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 11" title="Gulpers BJA, Verhey FRJ, Eussen SJPM, Schram MT, de Galan BE, van Boxtel MPJ, et al. Anxiety and cognitive functioning in the Maastricht study: A cross-sectional population study. J Affect Disord. 2022;319:570–9. 
                  https://doi.org/10.1016/j.jad.2022.09.072
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR11" id="ref-link-section-d451096736e609">11</a>]. But mechanisms on the effect of psychological disorder on cognitive function is inconclusive [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 12" title="Botto R, Callai N, Cermelli A, Causarano L, Rainero I. Anxiety and depression in Alzheimer’s disease: a systematic review of pathogenetic mechanisms and relation to cognitive decline. Neurol Sci. 2022;43(7):4107–24. 
                  https://doi.org/10.1007/s10072-022-06068-x
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR12" id="ref-link-section-d451096736e612">12</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 13" title="Hou P, Xue H, Zhang Y, Ping Y, Zheng Y, Wang Y, et al. Mediating effect of loneliness in the relationship between depressive symptoms and cognitive frailty in Community-Dwelling older adults. Brain Sci. 2022;12(10):1341. 
                  https://doi.org/10.3390/brainsci12101341
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR13" id="ref-link-section-d451096736e615">13</a>].</p><p>RNT includes rumination and worry. Rumination refers to a maladaptive response style, which is characterised by repeated and unconscious passive thinking about the causes, consequences and effects of negative life events, and a persistent preoccupation with negative experiences rather than taking positive practical action [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 14" title="Nolen-Hoeksema S. Sex differences in unipolar depression: evidence and theory. Psychol Bull. 1987;101(2):259–82." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR14" id="ref-link-section-d451096736e621">14</a>]. Worry describes repetitive thoughts about potential threats, uncertain events, and risky events in the future [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 15" title="Borkovec TD, Robinson E, Pruzinsky T, DePree JA. Preliminary exploration of worry: some characteristics and processes. Behav Res Ther. 1983;21(1):9–16. 
                  https://doi.org/10.1016/0005-7967(83)90121-3
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR15" id="ref-link-section-d451096736e624">15</a>]. The main difference between rumination and worry is in time and content [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 16" title="Mahoney AE, McEvoy PM, Moulds ML. Psychometric properties of the repetitive thinking questionnaire in a clinical sample. J Anxiety Disord. 2012;26(2):359–67. 
                  https://doi.org/10.1016/j.janxdis.2011.12.003
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR16" id="ref-link-section-d451096736e627">16</a>]. It has been found that heightened levels of rumination and/or worry are present in the most Axis I disorder, including 13 categories of psychological disorders such as depression, anxiety disorders, sleep disorders, and post-traumatic stress disorder [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" title="Ehring T, Watkins ER. Repetitive negative thinking as a transdiagnostic process. Int J Cogn Therapy. 2008." href="#ref-CR17" id="ref-link-section-d451096736e630">17</a>,<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" title="Nota JA, Coles ME. Shorter sleep duration and longer sleep onset latency are related to difficulty disengaging attention from negative emotional images in individuals with elevated transdiagnostic repetitive negative thinking. J Behav Ther Exp Psychiatry. 2018;58:114–22. 
                  https://doi.org/10.1016/j.jbtep.2017.10.003
                  
                ." href="#ref-CR18" id="ref-link-section-d451096736e630_1">18</a>,<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 19" title="Spinhoven P, van Hemert AM, Penninx BW. Repetitive negative thinking as a predictor of depression and anxiety: a longitudinal cohort study. J Affect Disord. 2018;241:216–25. 
                  https://doi.org/10.1016/j.jad.2018.08.037
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR19" id="ref-link-section-d451096736e633">19</a>]. Based on the widespread presence of rumination and worry across disorders, is has been suggested that RNT is a transdiagnostic process that shows the same characteristics across disorders, whereby only the content is disorder-specific [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 20" title="Ehring T, Zetsche U, Weidacker K, Wahl K, Schönfeld S, Ehlers A. The perseverative thinking questionnaire (PTQ): validation of a content-independent measure of repetitive negative thinking. J Behav Ther Exp Psychiatry. 2011;42(2):225–32. 
                  https://doi.org/10.1016/j.jbtep.2010.12.003
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR20" id="ref-link-section-d451096736e637">20</a>]. RNT is the repetitive thinking about one or more negative issues that are difficult to control [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 21" title="Nolen-Hoeksema S, Wisco BE, Lyubomirsky S. Rethinking rumination. Perspect Psychol Sci. 2008;3(5):400–24. 
                  https://doi.org/10.1111/j.1745-6924.2008.00088.x
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR21" id="ref-link-section-d451096736e640">21</a>]. Research has shown that RNT is a core symptom of depression, anxiety, and many other common psychological illnesses. The higher levels of RNT lead to increased susceptibility to a wide range of mood disorders [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 22" title="McEvoy PM, Watson H, Watkins ER, Nathan P. The relationship between worry, rumination, and comorbidity: evidence for repetitive negative thinking as a transdiagnostic construct. J Affect Disord. 2013;151(1):313–20. 
                  https://doi.org/10.1016/j.jad.2013.06.014
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR22" id="ref-link-section-d451096736e643">22</a>]. RNT as a common process in Axis I disorder may be a common pathway for psychological disorder leading to an increased risk of dementia. Therefore, we propose that RNT may be a modifiable process for many of the psychological risk factors that contribute to cognitive decline and it increase the risk of cognitive decline.</p><p>RNT has been found to correlate with dementia biomarkers, global cognition, and subjective cognitive decline in older adults [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 23" title="Marchant NL, Lovland LR, Jones R, et al. Repetitive negative thinking is associated with amyloid, Tau, and cognitive decline. Alzheimers Dement. 2020;16(7):1054–64. 
                  https://doi.org/10.1002/alz.12116
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR23" id="ref-link-section-d451096736e649">23</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 24" title="Schlosser M, Demnitz-King H, Whitfield T, Wirth M, Marchant NL. Repetitive negative thinking is associated with subjective cognitive decline in older adults: a cross-sectional study. BMC Psychiatry. 2020;20(1):500. 
                  https://doi.org/10.1186/s12888-020-02884-7
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR24" id="ref-link-section-d451096736e652">24</a>]. Although these studies provide evidence of a relationship between RNT and poorer objective and subjective cognition. Since differences in the study populations and assessment methods of different studies may have an impact on the results, we aimed to explore the association between RNT and cognitive function in community-dwelling older adults in China to provide evidence for the prevention of cognitive decline.</p></div></div><div id="Sec2-section" data-title="Methods"><h2 id="Sec2">Methods</h2><div id="Sec2-content"><h3 id="Sec3">Population</h3><p>In this study, a cross-sectional study method was used to select participants from community in Wuhan. The sample size was calculated using the formula of [Z<sup>2</sup>P(1-P)]/d<sup>2</sup>, at level of significance at 0.05 and CI of 95% [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 25" title="Kelsey J, Whittemore A, Evans A, Thompson W. Methods of sampling and Estimation of sample size. Methods Observational Epidemiol. 1996;311:340." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR25" id="ref-link-section-d451096736e671">25</a>]. The prevalence of cognitive disorder in the Wuhan was taken at a level of 0.878 with a relative precision of 0.05 [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 26" title="Ai YT, Hu H, Wang L, Gao XL, Wang ZC, Ren HR et al. Current status of cognitive function and risk factors of the older adults in Wuhan. Chinese Journal of Gerontology. 2019;39(10):2507–2510. doi: 10. 3969/j. issn. 1005–9202. 2019. 10. 065." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR26" id="ref-link-section-d451096736e674">26</a>]. A sample size of 190 participant was estimated to assess its correlation with RNT with a potential a dropout rate of 15%. The questionnaire survey was conducted from May 2023 to November 2023 among 424 participants in the community of Wuhan. The inclusion criteria for participants included: (1) age over 60 years; (2) a local residence time ≥ 6 months; (3) ability to communicate normal and complete the questionnaire; and (4) signed informed consent. Considering the impact of selected diseases on the cognitive function, the exclusion criteria included: (1) presence dementia such as Alzheimer’s disease, vascular dementia, and other neurological diseases that can cause brain dysfunction, which diagnosed by a medical institution; (2) presence of severe heart, liver, and kidney diseases and malignant tumours; (3) alcohol, drug abuse or dependence within the previous 2 years; (4) have psychological disease diagnosed by a medical institution. Prior to both the interviews and examinations, all participants provided informed consent. The study was approved by the Ethics Committee of Hubei University of Chinese Medicine (Approved No. of ethic committee: 2019-IEC-003).</p><h3 id="Sec4">Repetitive negative thinking assessment</h3><p>RNT was assessed using the perseverative thinking questionnaire (PTQ). The scale consists of 15 items covering three domains: core characteristics of RNT, unproductiveness, and psychological capacity captured. Each item is rated on a 5-point Likert scale from 0 “never” to 4 “almost always”, with a total score ranging from 0 to 60. The higher score of PTQ represents higher levels of RNT. The Cronbach’s α of PTQ is 0.95 [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 20" title="Ehring T, Zetsche U, Weidacker K, Wahl K, Schönfeld S, Ehlers A. The perseverative thinking questionnaire (PTQ): validation of a content-independent measure of repetitive negative thinking. J Behav Ther Exp Psychiatry. 2011;42(2):225–32. 
                  https://doi.org/10.1016/j.jbtep.2010.12.003
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR20" id="ref-link-section-d451096736e685">20</a>]. The questionnaire is currently available in Chinese, German, English, Polish and French. Good reliability and validity when applied to the older adults, young people, children and women [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 27" title="Kornacka M, Buczny J, Layton RL. Assessing repetitive negative thinking using categorical and transdiagnostic approaches: a comparison and validation of three Polish Language adaptations of Self-Report questionnaires. Front Psychol. 2016;7:322. 
                  https://doi.org/10.3389/fpsyg.2016.00322
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR27" id="ref-link-section-d451096736e688">27</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 28" title="Devynck F, Kornacka M, Baeyens C, Serra É, Neves JFD, Gaudrat B, et al. Perseverative thinking questionnaire (PTQ): French validation of a transdiagnostic measure of repetitive negative thinking. Front Psychol. 2017;8:2159. 
                  https://doi.org/10.3389/fpsyg.2017.02159
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR28" id="ref-link-section-d451096736e691">28</a>].</p><h3 id="Sec5">Cognitive function assessment</h3><p>Montreal Cognitive Assessment (MoCA) Test is a widely used screening assessment tool for cognitive function of older adults. Studies have shown that the MoCA test has high sensitivity (80-100%) and specificity (50-76%) in identifying MCI, and it is more accurate than the Mini-Mental State Examination Scale in distinguishing between normal and MCI (Grade A recommendation) [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 29" title="China Dementia and Cognitive Disorders Guidelines Writing Group, Professional Committee of Cognitive Impairment Diseases of Chinese Medical Doctor Association Neurosurgery Branch. 2018 China dementia and cognitive disorders diagnosis and treatment guidelines (V): diagnosis and treatment of mild cognitive impairment. Nat. Med. J. China. 2018,98(17):1294–1301. 
                  https://doi.org/10.3760/cma.j.issn.0376-2491.2018.17.00
                  
                " href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR29" id="ref-link-section-d451096736e702">29</a>]. The MoCA test measures a wider range of cognitive domains, including visuospatial abilities, executive functions, attention, memory, concentration, language, verbal abstraction, and orientation. There are a total of 11 test entries with a total score of 30, with higher scores indicating better cognitive function. One additional point was given to patients having &lt; 12 years of education for the MoCA scale. Cognitive function was assessed with MoCA (Beijing version). The Cronbach’s α of MoCA is 0.818, which has a good measurement characteristic [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 30" title="Zhang LX, Liu XQ. A study on reliability and validity of MOCA scale of Chinese version. Chin Nurs Res. 2007;31:2906–7." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR30" id="ref-link-section-d451096736e705">30</a>].</p><h3 id="Sec6">Covariates</h3><p>In our study, covariates were used to mitigate potential confounding influences on the relationship between RNT and cognitive function, grounded on insights from prior research literature. These covariates included gender, age, occupation, marital status, living arrangement, education level, monthly income, and number of chronic disease, family history of Alzheimer’s disease, and number of hobbies.</p><h3 id="Sec7">Statistical analysis</h3><p>Quantitative data are presented as mean ± standard deviation, while qualitative data are expressed as numbers (percentages). Data were tested for independence, normality, and homogeneity of the variances before statistical analyses. Independent samples t-test was used to compare the measurement data between the two groups. Multi-group comparison was determined by the one‐way ANOVA or Welch’s test as appropriate. If <i>p</i> &lt; 0.05, the data of the two groups were considered to have statistical differences. Associations between normally distributed variables were analyzed using Pearson correlation. To examine the association between RNT and cognitive function, a linear regression model was conducted. In order to enrich the findings and provide clearer clinical implications, total RNT score was categorized based on quartiles (Q1: &lt; 25th percentile, Q2: 25 to 50th percentile, Q3: 50 to 75th percentile, Q4: ≥ 75th percentile) with Q1 as the reference category. Furthermore, subgroup analyses were conducted based on factors such as age and educational level to investigate whether these factors influenced the relationship between RNT and cognitive function. A <i>P</i>-value &lt; 0.05 was considered statistically significant. SPSS 25.0 was used for statistical analysis in this study. This was an exploratory analysis; thus, adjustment for multiple comparisons was not made.</p></div></div><div id="Sec8-section" data-title="Results"><h2 id="Sec8">Results</h2><div id="Sec8-content"><h3 id="Sec9">Participants characteristics</h3><p>Table&nbsp;<a data-track="click" data-track-label="link" data-track-action="table anchor" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#Tab1">1</a> presents participant characteristics. This analysis included 424 participants from Wuhan in Hubei Province. Of these participants, 161 (37.97%) were male and 263 (62.03%) were female, and the weighted mean age was 68.93 ± 0.26 years. Different age, occupation, marital status, living arrangement, education level, monthly income, and number of hobbies were significantly different across the cognitive function.</p><div data-test="inline-table" data-container-section="table" id="table-1"><figure><figcaption><b id="Tab1" data-test="table-caption">Table 1 Comparison of participant characteristics</b></figcaption><p><a data-test="table-link" data-track="click" data-track-action="view table" data-track-label="button" rel="nofollow" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/tables/1" aria-label="Full size table 1"><span>Full size table</span></a></p></figure></div><h3 id="Sec10">Cognitive function scores for comparison among the RNT quartiles</h3><p>Table&nbsp;<a data-track="click" data-track-label="link" data-track-action="table anchor" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#Tab2">2</a> presents the relationship between RNT and cognitive function. The results of the Pearson correlation analyses showed that RNT is associated with global cognition and cognitive domains except language skills.</p><div data-test="inline-table" data-container-section="table" id="table-2"><figure><figcaption><b id="Tab2" data-test="table-caption">Table 2 The correlations between RNT and cognitive function</b></figcaption><p><a data-test="table-link" data-track="click" data-track-action="view table" data-track-label="button" rel="nofollow" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/tables/2" aria-label="Full size table 2"><span>Full size table</span></a></p></figure></div><p>Table&nbsp;<a data-track="click" data-track-label="link" data-track-action="table anchor" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#Tab3">3</a> presents the comparison of the cognitive function in RNT quartiles. The interquartile ranges of RNT scores were 0 to 5, 6 to 12, 13 to 21.75, and 21.75 to 47, respectively. After stratifying the RNT, MoCA scores and cognitive domains score revealed differences in RNT quartiles. Participants in the Q3 and Q4 groups exhibited lower MoCA scores, visuospatial function score, naming score, abstracting score, memory score (<i>P</i> &lt; 0.05).</p><div data-test="inline-table" data-container-section="table" id="table-3"><figure><figcaption><b id="Tab3" data-test="table-caption">Table 3 Comparison of the cognitive function in RNT quartiles</b></figcaption><p><a data-test="table-link" data-track="click" data-track-action="view table" data-track-label="button" rel="nofollow" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/tables/3" aria-label="Full size table 3"><span>Full size table</span></a></p></figure></div><h3 id="Sec11">Association between the RNT and cognitive function: results of regression analysis</h3><p>Table&nbsp;<a data-track="click" data-track-label="link" data-track-action="table anchor" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#Tab4">4</a> presents the findings of multivariable linear regression analysis on the association between RNT and cognitive function. All regressions passed independence, normality test, and homogeneity of variances. Our research indicated that RNT was negatively associated with cognitive scores. The association remained statistically significant across all multivariate linear regression models, even after controlling for various covariates such as age, occupation, marital status, living arrangement, education level, monthly income, and number of hobbies. Age, education level, and RNT retained their statistical significance when entered into the final regression model. In Model 2, the participants in the Q3 and Q4 groups exhibited lower cognition scores (Q3:β = -0.180, 95%CI -2.849~-0.860; Q4:β = -0.164, 95% -2.611~-0.666) compared to the Q1 group.</p><div data-test="inline-table" data-container-section="table" id="table-4"><figure><figcaption><b id="Tab4" data-test="table-caption">Table 4 β values of RNT in linear regression models between RNT and cognitive scores after adjusting for different covariates</b></figcaption><p><a data-test="table-link" data-track="click" data-track-action="view table" data-track-label="button" rel="nofollow" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/tables/4" aria-label="Full size table 4"><span>Full size table</span></a></p></figure></div><h3 id="Sec12">Subgroup analysis</h3><p>The final variables included in Model 2 included the variables age and education level in addition to RNT. Therefore, we want to further explore whether there is a correlation between RNT and cognition within different subgroups, including age (60 ~ 69 vs. 70 ~ 79 vs. ≥ 80 ~ 90) and education level (Illiteracy vs. Primary school vs. Junior high school vs. High school and above). The covariates included were those that were meaningful in the univariate analysis (age, occupation, marital status, living arrangement, education level, monthly income, and number of hobbies). The outcomes are displayed in Table&nbsp;<a data-track="click" data-track-label="link" data-track-action="table anchor" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#Tab5">5</a>. After adjusting for potential confounders, it was observed that RNT was negatively associated with cognitive function in the 60 ~ 79, middle school, and high school/technical school/secondary school groups. Within these subgroups, higher RNT scores were related to lower cognitive function scores. In contrast, RNT was not associated with cognitive function in the 80 ~ 90, primary school, and illiteracy.</p><div data-test="inline-table" data-container-section="table" id="table-5"><figure><figcaption><b id="Tab5" data-test="table-caption">Table 5 Subgroup analyses for RNT and cognitive function</b></figcaption><p><a data-test="table-link" data-track="click" data-track-action="view table" data-track-label="button" rel="nofollow" href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2/tables/5" aria-label="Full size table 5"><span>Full size table</span></a></p></figure></div></div></div><div id="Sec13-section" data-title="Discussion"><h2 id="Sec13">Discussion</h2><div id="Sec13-content"><p>The present study suggested that the risk of cognitive impairment increased with higher RNT scores among older adults, and the robustness of the finding was confirmed through adjustment for various potential confounding variables. Additionally, individuals aged 60 ~ 79 years, junior high school and above were more prone to suffer from cognitive impairment with a high RNT score. However, the correlation between RNT and cognitive function was not significant in older adults aged 80 to 90 years, or those in elementary school and below.</p><p>To date, there have been limited endeavors to explore the correlation between RNT and cognitive function in older adults. Marchant et al. conducted a cohort study in 2016 to find that RNT was associated with decline in cognition, including global cognition, immediate and delayed memory [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 23" title="Marchant NL, Lovland LR, Jones R, et al. Repetitive negative thinking is associated with amyloid, Tau, and cognitive decline. Alzheimers Dement. 2020;16(7):1054–64. 
                  https://doi.org/10.1002/alz.12116
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR23" id="ref-link-section-d451096736e2839">23</a>]. In addition, the study found that increased level of RNT was associated with cognitive decline and neuroimaging biomarkers of Alzheimer’s disease (i.e., amyloid, tau). Another cross-sectional study found that increased level of RNT was associated with worse subjective cognition and increased memory complaints. Consistent with previous studies, our data demonstrates that higher level of RNT is related to worsecognitive function. In addition to this, this study found RNT was associated with cognitive domains except language skills. When participants were stratified by age and education level, a notable negative correlation was observed between RNT and cognitive function among older adults aged 60~69 years or junior high school and above. There are reasons why RNT does not correlate with cognitive function in older adults who are 80 to 90 years of age or have elementary school or below as follows. Increased brain aging in this age group may have altered the relationship between cognition and mood, or it may have weakened the association. The limited ability of older adults with low education level to perceive and express RNT resulted in a non-significant correlation between RNT and cognitive function.</p><p>The underlying mechanisms linking psychological disorder to cognitive function remain vague. One study found that increased level of RNT was closely related to gray and white matter structures in the brain, particularly in the dorso-lateral prefrontal cortex, anterior cingulate cortex, the arcuate fasciculus, and superior longitudinal fasciculus [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 31" title="Demnitz-King H, Göehre I, Marchant NL. The neuroanatomical correlates of repetitive negative thinking: A systematic review. Psychiatry Res Neuroimaging. 2021;316:111353. 
                  https://doi.org/10.1016/j.pscychresns.2021.111353
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR31" id="ref-link-section-d451096736e2845">31</a>]. These regions are related to cognitive control, emotion processing and regulation [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 32" title="Liu S, Abdellaoui A, Verweij KJH, van Wingen GA. Gene expression has distinct associations with brain structure and function in major depressive disorder. Adv Sci (Weinh). 2023;10(7):e2205486. 
                  https://doi.org/10.1002/advs.202205486
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR32" id="ref-link-section-d451096736e2848">32</a>]. Increased level of RNT may lead to changes in the brain’s structural functions related to cognitive control, leading to further cognitive decline. Cognitive debt theory suggests that psychology disorder can lead to damage to the hippocampus by increasing glucocorticoid levels and inducing inflammation and vascular disease in the brain, which impairs cognitive function [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 33" title="Wu JJ, Wang HX, Yao W, Yan Z, Pei JJ. Late-life depression and the risk of dementia in 14 countries: a 10-year follow-up study from the survey of health, ageing and retirement in Europe. J Affect Disord. 2020;274:671–7. 
                  https://doi.org/10.1016/j.jad.2020.05.059
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR33" id="ref-link-section-d451096736e2851">33</a>]. RNT as a common trait of many types of psychology disorder, can be initiated and maintained without external triggers or awareness and narrows the scope of attention to repeatedly activated negative thoughts, thus provoking the individual to repeatedly experience physical and psychological distress, leading to the onset of psychology disorders, which in turn may increase the risk of cognitive impairment. As a person adopts the habits of negative thinking for a long-term, it constantly depletes the brain’s limited resources, leading to a decline in the brain’s ability to attention, executive functions, and memory [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 34" title="Lewis EJ, Blanco I, Raila H, Joormann J. Does repetitive negative thinking affect attention? Differential effects of worry and rumination on attention to emotional stimuli. Emotion. 2019;19(8):1450–62. 
                  https://doi.org/10.1037/emo0000535
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR34" id="ref-link-section-d451096736e2854">34</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 35" title="Mennies RJ, Stewart LC, Olino TM. The relationship between executive functioning and repetitive negative thinking in youth: A systematic review of the literature. Clin Psychol Rev. 2021;88:102050. 
                  https://doi.org/10.1016/j.cpr.2021.102050
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR35" id="ref-link-section-d451096736e2857">35</a>]. Older adulthood is a special stage with more pressure and stressful events. Along with the aging process, older adults will face physiological changes such as reduced self-care, frailty and the development of physical illnesses [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" title="Alavijeh MS, Zandiyeh Z, Moeini M. The effect of self-care self-efficacy program on life satisfaction of the Iranian elderly. J Educ Health Promot. 2021;10(1):167. 
                  https://doi.org/10.4103/jehp.jehp_928_20
                  
                ." href="#ref-CR36" id="ref-link-section-d451096736e2861">36</a>,<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" title="Dent E, Lien C, Lim WS, Wong WC, Wong CH, Ng TP, et al. The Asia-Pacific clinical practice guidelines for the management of frailty. J Am Med Dir Assoc. 2017;18(7):564–75. 
                  https://doi.org/10.1016/j.jamda.2017.04.018
                  
                ." href="#ref-CR37" id="ref-link-section-d451096736e2861_1">37</a>,<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 38" title="Wen W, Zhang Y, Shi W, Li J. Association between internet use and physical health, mental health, and subjective health in Middle-aged and older adults: nationally representative Cross-sectional survey in China. J Med Internet Res. 2023;25:e40956. 
                  https://doi.org/10.2196/40956
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR38" id="ref-link-section-d451096736e2864">38</a>]. At the same time, they will experience negative stressful events such as a reduction in financial income, a decline in social status, and the death of friends and partners [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 39" title="Friebe J, Schmidt-Hertha B. Activities and barriers to education for elderly people. J Contemp Educ Stud. 2013;64:1." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR39" id="ref-link-section-d451096736e2867">39</a>, <a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 40" title="Azizi A, Sepahvandi MA, Peyda N, Mohamadi J. Effective approach to the study of aging: grounded theory study. Iran J Ageing. 2016;10(4):88–101." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR40" id="ref-link-section-d451096736e2870">40</a>]. These make older adults vulnerable to RNT, which further can have a range of negative effects on them.</p><p>Age is the biggest and uncontrollable risk factor for cognitive decline [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 41" title="Prince M, Bryce R, Albanese E, Wimo A, Ribeiro W, Ferri CP. The global prevalence of dementia: a systematic review and metaanalysis. Alzheimers Dement. 2013;9:63–75. 
                  https://doi.org/10.1016/j.jalz.2012.11.00
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR41" id="ref-link-section-d451096736e2876">41</a>]. Literature has indicated that MCI incidence in China was 11.9% for older adults ages 60 to 69, 19.3% for 70 to 79, 24.4% for 80 to 89, 33.1% for 90 and above [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 3" title="Jia L, Du Y, Chu L, Zhang Z, Li F, Lyu D, et al. Prevalence, risk factors, and management of dementia and mild cognitive impairment in adults aged 60 years or older in China: a cross-sectional study. Lancet Public Health. 2020;5(12):e661–71. 
                  https://doi.org/10.1016/S2468-2667(20)30185-7
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR3" id="ref-link-section-d451096736e2879">3</a>]. People over 80 are the fastest growing demographic around the world and they are at higher risk of developing cognitive impairment [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 42" title="Zhang PD, Lv YB, Li ZH, Yin ZX, Li FR, Wang JN, et al. Age, period, and cohort effects on activities of daily living, physical performance, and cognitive functioning impairment among the Oldest-Old in China. J Gerontol Biol Sci Med Sci. 2020;75(6):1214–21. 
                  https://doi.org/10.1093/gerona/glz196
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR42" id="ref-link-section-d451096736e2882">42</a>]. With the aging process, the physiological of the older adults gradually decline with the structure and function of the brain tissue gradual decline and the function of neural cell loss [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 43" title="Wang L, Cao M, Pu T, Huang H, Marshall C, Xiao M. Enriched physical environment attenuates Spatial and social memory impairments of aged socially isolated mice. Int J Neuropsychopharmacol. 2018;21(12):1114–27. 
                  https://doi.org/10.1093/ijnp/pyy084
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR43" id="ref-link-section-d451096736e2885">43</a>]. In addition, the continued accumulation of health risk factors increases the risk of chronic diseases such as hypertension, diabetes and coronary heart disease [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 44" title="Matyjaszek-Matuszek B, Lenart-Lipińska M, Woźniakowska E. Clinical implications of vitamin D deficiency. Prz Menopauzalny. 2015;14(2):75–81. 
                  https://doi.org/10.5114/pm.2015.52149
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR44" id="ref-link-section-d451096736e2888">44</a>]. This disease led to amyloid plaque deposition through several mechanisms, such as increased oxidative stress, promoting inflammatory reaction, caused metabolic disorders. These mechanisms increase the risk of cognitive decline.</p><p>Education level is a more consistent influence on cognitive function in most studies. Older adults with lower levels of education generally have limited nutritional conditions in early childhood or limited educational resources, which may have an impact on cognitive function [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 45" title="Aihemaitijiang S, Ye C, Halimulati M, Huang X, Wang R, Zhang Z. Development and validation of nutrition literacy questionnaire for the Chinese elderly. Nutrients. 2022;14(5):1005. 
                  https://doi.org/10.3390/nu14051005
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR45" id="ref-link-section-d451096736e2895">45</a>]. They are more likely to be engaged in manual occupation and lack of exercise for brain, which leads to premature degeneration of neurons in the brain, thus reducing cognitive function [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 46" title="Hämmig O, Bauer GF. The social gradient in work and health: a cross-sectional study exploring the relationship between working conditions and health inequalities. BMC Public Health. 2013;13:1170. 
                  https://doi.org/10.1186/1471-2458-13-1170
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR46" id="ref-link-section-d451096736e2898">46</a>]. In addition, older adults with lower levels of education may lack such knowledge, further increasing the risk of cognitive impairment [<a data-track="click" data-track-action="reference anchor" data-track-label="link" data-test="citation-ref" aria-label="Reference 47" title="Zhang D, Wu S, Zhang Y, Yang P, MacIntyre CR, Seale H, et al. Health literacy in Beijing: an assessment of adults’ knowledge and skills regarding communicable diseases. BMC Public Health. 2015;15:799. 
                  https://doi.org/10.1186/s12889-015-2151-1
                  
                ." href="https://bmcpsychiatry.biomedcentral.com/articles/10.1186/s12888-025-06815-2#ref-CR47" id="ref-link-section-d451096736e2901">47</a>].</p><p>This study offered multiple strengths. Firstly, in examining the association between RNT and cognitive function, the study eliminated as many bias-inducing factors as possible to ensure more reliable results through previous research and by conducting in-depth analyses that took into account a variety of possible potential confounders. Secondly, the study investigated the relationship between RNT and cognitive function through regression and subgroup analysis suggesting a negative association between RNT and cognitive function in community-dwelling older adults. In the future, the assessment of mental health can be incorporated into the health screening of older adults to comprehensively evaluate their health status. Health professionals and carers can enhance the assessment of RNT in older adults and identify problems promptly. By developing interventions to avoid further exacerbation of psychological problems in the elderly and increased risk of other diseases such as cognitive impairment.</p><p>However, there were limitations in the present study. First, a definitive causal relationship between RNT and cognitive function could not determine in this study since this study was a cross-sectional design. Secondly, since convenience sampling method was used in this study and all the participants in our study were selected only from Wuchan District and Hongshan District in Wuhan city, which suffered short time span, small sample size, and bad representativeness. In the future, multi-center and a longer time span cohort studies on the relationship between RNT and cognitive function should be carried out to further explore the mechanisms involved. Nonetheless, these findings have implications that are crucial to interventions that promote cognitive function in older adults.</p></div></div><div id="Sec14-section" data-title="Conclusion"><h2 id="Sec14">Conclusion</h2><p>In conclusion, this is the first study to investigate the relationship between RNT and cognitive function in Chinese older adults. After adjusting for a range of confounders, RNT is associated with cognitive function decline in older adults. The assessment of RNT levels in older adults can be enhanced, and psychological interventions and other measures can be taken to reduce RNT levels and further prevent cognitive decline.</p></div>
                    <div id="data-availability-section" data-title="Data availability"><h2 id="data-availability">Data availability</h2><p>The datasets used and/or analysed during the current study are available from the corresponding author on reasonable request.</p></div><div id="change-history-section" data-title="Change history"><h2 id="change-history">Change history</h2><div id="change-history-content"><ul><li id="chg1"><ins datetime="2025-07-23"><h3>23 July 2025</h3><p> In the original publication, the affiliations  1 and 2 were incorrect. The article has been updated to rectify the errors.</p></ins></li></ul></div></div><div id="abbreviations-section" data-title="Abbreviations"><h2 id="abbreviations">Abbreviations</h2><div id="abbreviations-content"><dl><dt><dfn>RNT:</dfn></dt><dd>
                    <p>Repetitive negative thinking</p>
                  </dd><dt><dfn>PTQ:</dfn></dt><dd>
                    <p>Perseverative Thinking Questionnaire</p>
                  </dd><dt><dfn>MCI:</dfn></dt><dd>
                    <p>Mild cognitive impairment</p>
                  </dd><dt><dfn>MoCA:</dfn></dt><dd>
                    <p>Montreal Cognitive Assessment</p>
                  </dd></dl></div></div><div id="MagazineFulltextArticleBodySuffix" aria-labelledby="Bib1" data-title="References"><h2 id="Bib1">References</h2><div data-container-section="references" id="Bib1-content"><ol data-track-component="outbound reference" data-track-context="references section"><li data-counter="1."><p id="ref-CR1">Canadian Task Force on Preventive Health Care, Pottie K, Rahal R, Jaramillo A, Birtwhistle R, Thombs BD, et al. Recommendations on screening for cognitive impairment in older adults. CMAJ. 2016;188(1):37–46. <a href="https://doi.org/10.1503/cmaj.141165" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1503/cmaj.141165">https://doi.org/10.1503/cmaj.141165</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1503/cmaj.141165" data-track-item_id="10.1503/cmaj.141165" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1503%2Fcmaj.141165" aria-label="Article reference 1" data-doi="10.1503/cmaj.141165">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4695353" aria-label="PubMed Central reference 1">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 1" href="http://scholar.google.com/scholar_lookup?&amp;title=Recommendations%20on%20screening%20for%20cognitive%20impairment%20in%20older%20adults&amp;journal=CMAJ&amp;doi=10.1503%2Fcmaj.141165&amp;volume=188&amp;issue=1&amp;pages=37-46&amp;publication_year=2016&amp;author=Pottie%2CK&amp;author=Rahal%2CR&amp;author=Jaramillo%2CA&amp;author=Birtwhistle%2CR&amp;author=Thombs%2CBD">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="2."><p id="ref-CR2">GBD 2019 Dementia Forecasting Collaborators. Estimation of the global prevalence of dementia in 2019 and forecasted prevalence in 2050: an analysis for the global burden of disease study 2019. Lancet Public Health. 2022;7(2):e105–25. <a href="https://doi.org/10.1016/S2468-2667(21)00249-8" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/S2468-2667(21)00249-8">https://doi.org/10.1016/S2468-2667(21)00249-8</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/S2468-2667(21)00249-8" data-track-item_id="10.1016/S2468-2667(21)00249-8" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2FS2468-2667%2821%2900249-8" aria-label="Article reference 2" data-doi="10.1016/S2468-2667(21)00249-8">Article</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 2" href="http://scholar.google.com/scholar_lookup?&amp;title=Estimation%20of%20the%20global%20prevalence%20of%20dementia%20in%202019%20and%20forecasted%20prevalence%20in%202050%3A%20an%20analysis%20for%20the%20global%20burden%20of%20disease%20study%202019&amp;journal=Lancet%20Public%20Health&amp;doi=10.1016%2FS2468-2667%2821%2900249-8&amp;volume=7&amp;issue=2&amp;pages=e105-25&amp;publication_year=2022">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="3."><p id="ref-CR3">Jia L, Du Y, Chu L, Zhang Z, Li F, Lyu D, et al. Prevalence, risk factors, and management of dementia and mild cognitive impairment in adults aged 60 years or older in China: a cross-sectional study. Lancet Public Health. 2020;5(12):e661–71. <a href="https://doi.org/10.1016/S2468-2667(20)30185-7" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/S2468-2667(20)30185-7">https://doi.org/10.1016/S2468-2667(20)30185-7</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/S2468-2667(20)30185-7" data-track-item_id="10.1016/S2468-2667(20)30185-7" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2FS2468-2667%2820%2930185-7" aria-label="Article reference 3" data-doi="10.1016/S2468-2667(20)30185-7">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=33271079" aria-label="PubMed reference 3">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 3" href="http://scholar.google.com/scholar_lookup?&amp;title=Prevalence%2C%20risk%20factors%2C%20and%20management%20of%20dementia%20and%20mild%20cognitive%20impairment%20in%20adults%20aged%2060%20years%20or%20older%20in%20China%3A%20a%20cross-sectional%20study&amp;journal=Lancet%20Public%20Health&amp;doi=10.1016%2FS2468-2667%2820%2930185-7&amp;volume=5&amp;issue=12&amp;pages=e661-71&amp;publication_year=2020&amp;author=Jia%2CL&amp;author=Du%2CY&amp;author=Chu%2CL&amp;author=Zhang%2CZ&amp;author=Li%2CF&amp;author=Lyu%2CD">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="4."><p id="ref-CR4">Jia J, Wei C, Chen S, Li F, Tang Y, Qin W, et al. The cost of Alzheimer’s disease in China and re-estimation of costs worldwide. Alzheimer’s Dement J Alzheimer’s Assoc. 2018;14(4):483–91. <a href="https://doi.org/10.1016/j.jalz.2017.12.006" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jalz.2017.12.006">https://doi.org/10.1016/j.jalz.2017.12.006</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jalz.2017.12.006" data-track-item_id="10.1016/j.jalz.2017.12.006" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jalz.2017.12.006" aria-label="Article reference 4" data-doi="10.1016/j.jalz.2017.12.006">Article</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 4" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20cost%20of%20Alzheimer%E2%80%99s%20disease%20in%20China%20and%20re-estimation%20of%20costs%20worldwide&amp;journal=Alzheimer%E2%80%99s%20Dement%20J%20Alzheimer%E2%80%99s%20Assoc&amp;doi=10.1016%2Fj.jalz.2017.12.006&amp;volume=14&amp;issue=4&amp;pages=483-91&amp;publication_year=2018&amp;author=Jia%2CJ&amp;author=Wei%2CC&amp;author=Chen%2CS&amp;author=Li%2CF&amp;author=Tang%2CY&amp;author=Qin%2CW">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="5."><p id="ref-CR5">Livingston G, Sommerlad A, Orgeta V, Costafreda SG, Huntley J, Ames D, et al. Dementia prevention, intervention, and care. Lancet. 2017;390(10113):2673–734. <a href="https://doi.org/10.1016/S0140-6736(17)31363-6" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/S0140-6736(17)31363-6">https://doi.org/10.1016/S0140-6736(17)31363-6</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/S0140-6736(17)31363-6" data-track-item_id="10.1016/S0140-6736(17)31363-6" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2FS0140-6736%2817%2931363-6" aria-label="Article reference 5" data-doi="10.1016/S0140-6736(17)31363-6">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=28735855" aria-label="PubMed reference 5">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 5" href="http://scholar.google.com/scholar_lookup?&amp;title=Dementia%20prevention%2C%20intervention%2C%20and%20care&amp;journal=Lancet&amp;doi=10.1016%2FS0140-6736%2817%2931363-6&amp;volume=390&amp;issue=10113&amp;pages=2673-734&amp;publication_year=2017&amp;author=Livingston%2CG&amp;author=Sommerlad%2CA&amp;author=Orgeta%2CV&amp;author=Costafreda%2CSG&amp;author=Huntley%2CJ&amp;author=Ames%2CD">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="6."><p id="ref-CR6">Zhou D, Zhan Q, Li L. The impact of self-employment on mental health of the younger elderly in China. BMC Geriatr. 2023;23(1):280. <a href="https://doi.org/10.1186/s12877-023-03948-5" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1186/s12877-023-03948-5">https://doi.org/10.1186/s12877-023-03948-5</a>.</p><p><a data-track="click_references" rel="noopener" data-track-label="10.1186/s12877-023-03948-5" data-track-item_id="10.1186/s12877-023-03948-5" data-track-value="article reference" data-track-action="article reference" href="https://link.springer.com/doi/10.1186/s12877-023-03948-5" aria-label="Article reference 6" data-doi="10.1186/s12877-023-03948-5">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=37158843" aria-label="PubMed reference 6">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10166046" aria-label="PubMed Central reference 6">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 6" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20impact%20of%20self-employment%20on%20mental%20health%20of%20the%20younger%20elderly%20in%20China&amp;journal=BMC%20Geriatr&amp;doi=10.1186%2Fs12877-023-03948-5&amp;volume=23&amp;issue=1&amp;publication_year=2023&amp;author=Zhou%2CD&amp;author=Zhan%2CQ&amp;author=Li%2CL">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="7."><p id="ref-CR7">Sivakumar PT, Mukku SSR, Antony S, Harbishettar V, Kumar CN, Math SB. Implications of mental healthcare act 2017 for geriatric mental health care delivery: A critical appraisal. Indian J Psychiatry. 2019;61(Suppl 4):S763–7. <a href="https://doi.org/10.4103/psychiatry.IndianJPsychiatry_100_19" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.4103/psychiatry.IndianJPsychiatry_100_19">https://doi.org/10.4103/psychiatry.IndianJPsychiatry_100_19</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.4103/psychiatry.IndianJPsychiatry_100_19" data-track-item_id="10.4103/psychiatry.IndianJPsychiatry_100_19" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.4103%2Fpsychiatry.IndianJPsychiatry_100_19" aria-label="Article reference 7" data-doi="10.4103/psychiatry.IndianJPsychiatry_100_19">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=31040470" aria-label="PubMed reference 7">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC6482673" aria-label="PubMed Central reference 7">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 7" href="http://scholar.google.com/scholar_lookup?&amp;title=Implications%20of%20mental%20healthcare%20act%202017%20for%20geriatric%20mental%20health%20care%20delivery%3A%20A%20critical%20appraisal&amp;journal=Indian%20J%20Psychiatry&amp;doi=10.4103%2Fpsychiatry.IndianJPsychiatry_100_19&amp;volume=61&amp;issue=Suppl%204&amp;pages=S763-7&amp;publication_year=2019&amp;author=Sivakumar%2CPT&amp;author=Mukku%2CSSR&amp;author=Antony%2CS&amp;author=Harbishettar%2CV&amp;author=Kumar%2CCN&amp;author=Math%2CSB">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="8."><p id="ref-CR8">Wang H, Hou Y, Zhang L, Yang M, Deng R, Yao J. Chinese elderly migrants’ loneliness, anxiety and depressive symptoms: the mediation effect of perceived stress and resilience. Front Public Health. 2022;10:998532. <a href="https://doi.org/10.3389/fpubh.2022.998532" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3389/fpubh.2022.998532">https://doi.org/10.3389/fpubh.2022.998532</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.3389/fpubh.2022.998532" data-track-item_id="10.3389/fpubh.2022.998532" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.3389%2Ffpubh.2022.998532" aria-label="Article reference 8" data-doi="10.3389/fpubh.2022.998532">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=36091520" aria-label="PubMed reference 8">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC9452831" aria-label="PubMed Central reference 8">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 8" href="http://scholar.google.com/scholar_lookup?&amp;title=Chinese%20elderly%20migrants%E2%80%99%20loneliness%2C%20anxiety%20and%20depressive%20symptoms%3A%20the%20mediation%20effect%20of%20perceived%20stress%20and%20resilience&amp;journal=Front%20Public%20Health&amp;doi=10.3389%2Ffpubh.2022.998532&amp;volume=10&amp;publication_year=2022&amp;author=Wang%2CH&amp;author=Hou%2CY&amp;author=Zhang%2CL&amp;author=Yang%2CM&amp;author=Deng%2CR&amp;author=Yao%2CJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="9."><p id="ref-CR9">Li CWY, Yao YT, Hu YD. Mental health status of the elderly in China and intervention suggestions. China Med Herald. 2021;18(15):192–6.</p><p><a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 9" href="http://scholar.google.com/scholar_lookup?&amp;title=Mental%20health%20status%20of%20the%20elderly%20in%20China%20and%20intervention%20suggestions&amp;journal=China%20Med%20Herald&amp;volume=18&amp;issue=15&amp;pages=192-6&amp;publication_year=2021&amp;author=Li%2CCWY&amp;author=Yao%2CYT&amp;author=Hu%2CYD">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="10."><p id="ref-CR10">Boyle LL, Porsteinsson AP, Cui X, King DA, Lyness JM. Depression predicts cognitive disorders in older primary care patients. J Clin Psychiatry. 2010;71(1):74–9. <a href="https://doi.org/10.4088/JCP.08m04724gry" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.4088/JCP.08m04724gry">https://doi.org/10.4088/JCP.08m04724gry</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.4088/JCP.08m04724gry" data-track-item_id="10.4088/JCP.08m04724gry" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.4088%2FJCP.08m04724gry" aria-label="Article reference 10" data-doi="10.4088/JCP.08m04724gry">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=20129007" aria-label="PubMed reference 10">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 10" href="http://scholar.google.com/scholar_lookup?&amp;title=Depression%20predicts%20cognitive%20disorders%20in%20older%20primary%20care%20patients&amp;journal=J%20Clin%20Psychiatry&amp;doi=10.4088%2FJCP.08m04724gry&amp;volume=71&amp;issue=1&amp;pages=74-9&amp;publication_year=2010&amp;author=Boyle%2CLL&amp;author=Porsteinsson%2CAP&amp;author=Cui%2CX&amp;author=King%2CDA&amp;author=Lyness%2CJM">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="11."><p id="ref-CR11">Gulpers BJA, Verhey FRJ, Eussen SJPM, Schram MT, de Galan BE, van Boxtel MPJ, et al. Anxiety and cognitive functioning in the Maastricht study: A cross-sectional population study. J Affect Disord. 2022;319:570–9. <a href="https://doi.org/10.1016/j.jad.2022.09.072" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jad.2022.09.072">https://doi.org/10.1016/j.jad.2022.09.072</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jad.2022.09.072" data-track-item_id="10.1016/j.jad.2022.09.072" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jad.2022.09.072" aria-label="Article reference 11" data-doi="10.1016/j.jad.2022.09.072">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=36162695" aria-label="PubMed reference 11">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 11" href="http://scholar.google.com/scholar_lookup?&amp;title=Anxiety%20and%20cognitive%20functioning%20in%20the%20Maastricht%20study%3A%20A%20cross-sectional%20population%20study&amp;journal=J%20Affect%20Disord&amp;doi=10.1016%2Fj.jad.2022.09.072&amp;volume=319&amp;pages=570-9&amp;publication_year=2022&amp;author=Gulpers%2CBJA&amp;author=Verhey%2CFRJ&amp;author=Eussen%2CSJPM&amp;author=Schram%2CMT&amp;author=Galan%2CBE&amp;author=Boxtel%2CMPJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="12."><p id="ref-CR12">Botto R, Callai N, Cermelli A, Causarano L, Rainero I. Anxiety and depression in Alzheimer’s disease: a systematic review of pathogenetic mechanisms and relation to cognitive decline. Neurol Sci. 2022;43(7):4107–24. <a href="https://doi.org/10.1007/s10072-022-06068-x" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1007/s10072-022-06068-x">https://doi.org/10.1007/s10072-022-06068-x</a>.</p><p><a data-track="click_references" rel="noopener" data-track-label="10.1007/s10072-022-06068-x" data-track-item_id="10.1007/s10072-022-06068-x" data-track-value="article reference" data-track-action="article reference" href="https://link.springer.com/doi/10.1007/s10072-022-06068-x" aria-label="Article reference 12" data-doi="10.1007/s10072-022-06068-x">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=35461471" aria-label="PubMed reference 12">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC9213384" aria-label="PubMed Central reference 12">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 12" href="http://scholar.google.com/scholar_lookup?&amp;title=Anxiety%20and%20depression%20in%20Alzheimer%E2%80%99s%20disease%3A%20a%20systematic%20review%20of%20pathogenetic%20mechanisms%20and%20relation%20to%20cognitive%20decline&amp;journal=Neurol%20Sci&amp;doi=10.1007%2Fs10072-022-06068-x&amp;volume=43&amp;issue=7&amp;pages=4107-24&amp;publication_year=2022&amp;author=Botto%2CR&amp;author=Callai%2CN&amp;author=Cermelli%2CA&amp;author=Causarano%2CL&amp;author=Rainero%2CI">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="13."><p id="ref-CR13">Hou P, Xue H, Zhang Y, Ping Y, Zheng Y, Wang Y, et al. Mediating effect of loneliness in the relationship between depressive symptoms and cognitive frailty in Community-Dwelling older adults. Brain Sci. 2022;12(10):1341. <a href="https://doi.org/10.3390/brainsci12101341" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3390/brainsci12101341">https://doi.org/10.3390/brainsci12101341</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.3390/brainsci12101341" data-track-item_id="10.3390/brainsci12101341" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.3390%2Fbrainsci12101341" aria-label="Article reference 13" data-doi="10.3390/brainsci12101341">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=36291275" aria-label="PubMed reference 13">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC9599707" aria-label="PubMed Central reference 13">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 13" href="http://scholar.google.com/scholar_lookup?&amp;title=Mediating%20effect%20of%20loneliness%20in%20the%20relationship%20between%20depressive%20symptoms%20and%20cognitive%20frailty%20in%20Community-Dwelling%20older%20adults&amp;journal=Brain%20Sci&amp;doi=10.3390%2Fbrainsci12101341&amp;volume=12&amp;issue=10&amp;publication_year=2022&amp;author=Hou%2CP&amp;author=Xue%2CH&amp;author=Zhang%2CY&amp;author=Ping%2CY&amp;author=Zheng%2CY&amp;author=Wang%2CY">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="14."><p id="ref-CR14">Nolen-Hoeksema S. Sex differences in unipolar depression: evidence and theory. Psychol Bull. 1987;101(2):259–82.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1037/0033-2909.101.2.259" data-track-item_id="10.1037/0033-2909.101.2.259" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1037%2F0033-2909.101.2.259" aria-label="Article reference 14" data-doi="10.1037/0033-2909.101.2.259">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="cas reference" data-track-action="cas reference" href="https://bmcpsychiatry.biomedcentral.com/articles/cas-redirect/1:STN:280:DyaL2s7ns1Wrsw%3D%3D" aria-label="CAS reference 14">CAS</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=3562707" aria-label="PubMed reference 14">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 14" href="http://scholar.google.com/scholar_lookup?&amp;title=Sex%20differences%20in%20unipolar%20depression%3A%20evidence%20and%20theory&amp;journal=Psychol%20Bull&amp;doi=10.1037%2F0033-2909.101.2.259&amp;volume=101&amp;issue=2&amp;pages=259-82&amp;publication_year=1987&amp;author=Nolen-Hoeksema%2CS">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="15."><p id="ref-CR15">Borkovec TD, Robinson E, Pruzinsky T, DePree JA. Preliminary exploration of worry: some characteristics and processes. Behav Res Ther. 1983;21(1):9–16. <a href="https://doi.org/10.1016/0005-7967(83)90121-3" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/0005-7967(83)90121-3">https://doi.org/10.1016/0005-7967(83)90121-3</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/0005-7967(83)90121-3" data-track-item_id="10.1016/0005-7967(83)90121-3" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2F0005-7967%2883%2990121-3" aria-label="Article reference 15" data-doi="10.1016/0005-7967(83)90121-3">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="cas reference" data-track-action="cas reference" href="https://bmcpsychiatry.biomedcentral.com/articles/cas-redirect/1:STN:280:DyaL3s7lt1yrtw%3D%3D" aria-label="CAS reference 15">CAS</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=6830571" aria-label="PubMed reference 15">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 15" href="http://scholar.google.com/scholar_lookup?&amp;title=Preliminary%20exploration%20of%20worry%3A%20some%20characteristics%20and%20processes&amp;journal=Behav%20Res%20Ther&amp;doi=10.1016%2F0005-7967%2883%2990121-3&amp;volume=21&amp;issue=1&amp;pages=9-16&amp;publication_year=1983&amp;author=Borkovec%2CTD&amp;author=Robinson%2CE&amp;author=Pruzinsky%2CT&amp;author=DePree%2CJA">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="16."><p id="ref-CR16">Mahoney AE, McEvoy PM, Moulds ML. Psychometric properties of the repetitive thinking questionnaire in a clinical sample. J Anxiety Disord. 2012;26(2):359–67. <a href="https://doi.org/10.1016/j.janxdis.2011.12.003" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.janxdis.2011.12.003">https://doi.org/10.1016/j.janxdis.2011.12.003</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.janxdis.2011.12.003" data-track-item_id="10.1016/j.janxdis.2011.12.003" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.janxdis.2011.12.003" aria-label="Article reference 16" data-doi="10.1016/j.janxdis.2011.12.003">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=22204788" aria-label="PubMed reference 16">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 16" href="http://scholar.google.com/scholar_lookup?&amp;title=Psychometric%20properties%20of%20the%20repetitive%20thinking%20questionnaire%20in%20a%20clinical%20sample&amp;journal=J%20Anxiety%20Disord&amp;doi=10.1016%2Fj.janxdis.2011.12.003&amp;volume=26&amp;issue=2&amp;pages=359-67&amp;publication_year=2012&amp;author=Mahoney%2CAE&amp;author=McEvoy%2CPM&amp;author=Moulds%2CML">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="17."><p id="ref-CR17">Ehring T, Watkins ER. Repetitive negative thinking as a transdiagnostic process. Int J Cogn Therapy. 2008.</p></li><li data-counter="18."><p id="ref-CR18">Nota JA, Coles ME. Shorter sleep duration and longer sleep onset latency are related to difficulty disengaging attention from negative emotional images in individuals with elevated transdiagnostic repetitive negative thinking. J Behav Ther Exp Psychiatry. 2018;58:114–22. <a href="https://doi.org/10.1016/j.jbtep.2017.10.003" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jbtep.2017.10.003">https://doi.org/10.1016/j.jbtep.2017.10.003</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jbtep.2017.10.003" data-track-item_id="10.1016/j.jbtep.2017.10.003" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jbtep.2017.10.003" aria-label="Article reference 18" data-doi="10.1016/j.jbtep.2017.10.003">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=29111422" aria-label="PubMed reference 18">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 18" href="http://scholar.google.com/scholar_lookup?&amp;title=Shorter%20sleep%20duration%20and%20longer%20sleep%20onset%20latency%20are%20related%20to%20difficulty%20disengaging%20attention%20from%20negative%20emotional%20images%20in%20individuals%20with%20elevated%20transdiagnostic%20repetitive%20negative%20thinking&amp;journal=J%20Behav%20Ther%20Exp%20Psychiatry&amp;doi=10.1016%2Fj.jbtep.2017.10.003&amp;volume=58&amp;pages=114-22&amp;publication_year=2018&amp;author=Nota%2CJA&amp;author=Coles%2CME">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="19."><p id="ref-CR19">Spinhoven P, van Hemert AM, Penninx BW. Repetitive negative thinking as a predictor of depression and anxiety: a longitudinal cohort study. J Affect Disord. 2018;241:216–25. <a href="https://doi.org/10.1016/j.jad.2018.08.037" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jad.2018.08.037">https://doi.org/10.1016/j.jad.2018.08.037</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jad.2018.08.037" data-track-item_id="10.1016/j.jad.2018.08.037" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jad.2018.08.037" aria-label="Article reference 19" data-doi="10.1016/j.jad.2018.08.037">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=30138805" aria-label="PubMed reference 19">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 19" href="http://scholar.google.com/scholar_lookup?&amp;title=Repetitive%20negative%20thinking%20as%20a%20predictor%20of%20depression%20and%20anxiety%3A%20a%20longitudinal%20cohort%20study&amp;journal=J%20Affect%20Disord&amp;doi=10.1016%2Fj.jad.2018.08.037&amp;volume=241&amp;pages=216-25&amp;publication_year=2018&amp;author=Spinhoven%2CP&amp;author=Hemert%2CAM&amp;author=Penninx%2CBW">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="20."><p id="ref-CR20">Ehring T, Zetsche U, Weidacker K, Wahl K, Schönfeld S, Ehlers A. The perseverative thinking questionnaire (PTQ): validation of a content-independent measure of repetitive negative thinking. J Behav Ther Exp Psychiatry. 2011;42(2):225–32. <a href="https://doi.org/10.1016/j.jbtep.2010.12.003" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jbtep.2010.12.003">https://doi.org/10.1016/j.jbtep.2010.12.003</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jbtep.2010.12.003" data-track-item_id="10.1016/j.jbtep.2010.12.003" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jbtep.2010.12.003" aria-label="Article reference 20" data-doi="10.1016/j.jbtep.2010.12.003">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=21315886" aria-label="PubMed reference 20">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC3042595" aria-label="PubMed Central reference 20">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 20" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20perseverative%20thinking%20questionnaire%20%28PTQ%29%3A%20validation%20of%20a%20content-independent%20measure%20of%20repetitive%20negative%20thinking&amp;journal=J%20Behav%20Ther%20Exp%20Psychiatry&amp;doi=10.1016%2Fj.jbtep.2010.12.003&amp;volume=42&amp;issue=2&amp;pages=225-32&amp;publication_year=2011&amp;author=Ehring%2CT&amp;author=Zetsche%2CU&amp;author=Weidacker%2CK&amp;author=Wahl%2CK&amp;author=Sch%C3%B6nfeld%2CS&amp;author=Ehlers%2CA">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="21."><p id="ref-CR21">Nolen-Hoeksema S, Wisco BE, Lyubomirsky S. Rethinking rumination. Perspect Psychol Sci. 2008;3(5):400–24. <a href="https://doi.org/10.1111/j.1745-6924.2008.00088.x" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1111/j.1745-6924.2008.00088.x">https://doi.org/10.1111/j.1745-6924.2008.00088.x</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1111/j.1745-6924.2008.00088.x" data-track-item_id="10.1111/j.1745-6924.2008.00088.x" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1111%2Fj.1745-6924.2008.00088.x" aria-label="Article reference 21" data-doi="10.1111/j.1745-6924.2008.00088.x">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=26158958" aria-label="PubMed reference 21">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 21" href="http://scholar.google.com/scholar_lookup?&amp;title=Rethinking%20rumination&amp;journal=Perspect%20Psychol%20Sci&amp;doi=10.1111%2Fj.1745-6924.2008.00088.x&amp;volume=3&amp;issue=5&amp;pages=400-24&amp;publication_year=2008&amp;author=Nolen-Hoeksema%2CS&amp;author=Wisco%2CBE&amp;author=Lyubomirsky%2CS">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="22."><p id="ref-CR22">McEvoy PM, Watson H, Watkins ER, Nathan P. The relationship between worry, rumination, and comorbidity: evidence for repetitive negative thinking as a transdiagnostic construct. J Affect Disord. 2013;151(1):313–20. <a href="https://doi.org/10.1016/j.jad.2013.06.014" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jad.2013.06.014">https://doi.org/10.1016/j.jad.2013.06.014</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jad.2013.06.014" data-track-item_id="10.1016/j.jad.2013.06.014" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jad.2013.06.014" aria-label="Article reference 22" data-doi="10.1016/j.jad.2013.06.014">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=23866301" aria-label="PubMed reference 22">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 22" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20relationship%20between%20worry%2C%20rumination%2C%20and%20comorbidity%3A%20evidence%20for%20repetitive%20negative%20thinking%20as%20a%20transdiagnostic%20construct&amp;journal=J%20Affect%20Disord&amp;doi=10.1016%2Fj.jad.2013.06.014&amp;volume=151&amp;issue=1&amp;pages=313-20&amp;publication_year=2013&amp;author=McEvoy%2CPM&amp;author=Watson%2CH&amp;author=Watkins%2CER&amp;author=Nathan%2CP">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="23."><p id="ref-CR23">Marchant NL, Lovland LR, Jones R, et al. Repetitive negative thinking is associated with amyloid, Tau, and cognitive decline. Alzheimers Dement. 2020;16(7):1054–64. <a href="https://doi.org/10.1002/alz.12116" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1002/alz.12116">https://doi.org/10.1002/alz.12116</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1002/alz.12116" data-track-item_id="10.1002/alz.12116" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1002%2Falz.12116" aria-label="Article reference 23" data-doi="10.1002/alz.12116">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=32508019" aria-label="PubMed reference 23">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 23" href="http://scholar.google.com/scholar_lookup?&amp;title=Repetitive%20negative%20thinking%20is%20associated%20with%20amyloid%2C%20Tau%2C%20and%20cognitive%20decline&amp;journal=Alzheimers%20Dement&amp;doi=10.1002%2Falz.12116&amp;volume=16&amp;issue=7&amp;pages=1054-64&amp;publication_year=2020&amp;author=Marchant%2CNL&amp;author=Lovland%2CLR&amp;author=Jones%2CR">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="24."><p id="ref-CR24">Schlosser M, Demnitz-King H, Whitfield T, Wirth M, Marchant NL. Repetitive negative thinking is associated with subjective cognitive decline in older adults: a cross-sectional study. BMC Psychiatry. 2020;20(1):500. <a href="https://doi.org/10.1186/s12888-020-02884-7" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1186/s12888-020-02884-7">https://doi.org/10.1186/s12888-020-02884-7</a>.</p><p><a data-track="click_references" rel="noopener" data-track-label="10.1186/s12888-020-02884-7" data-track-item_id="10.1186/s12888-020-02884-7" data-track-value="article reference" data-track-action="article reference" href="https://link.springer.com/doi/10.1186/s12888-020-02884-7" aria-label="Article reference 24" data-doi="10.1186/s12888-020-02884-7">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=33036587" aria-label="PubMed reference 24">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC7547434" aria-label="PubMed Central reference 24">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 24" href="http://scholar.google.com/scholar_lookup?&amp;title=Repetitive%20negative%20thinking%20is%20associated%20with%20subjective%20cognitive%20decline%20in%20older%20adults%3A%20a%20cross-sectional%20study&amp;journal=BMC%20Psychiatry&amp;doi=10.1186%2Fs12888-020-02884-7&amp;volume=20&amp;issue=1&amp;publication_year=2020&amp;author=Schlosser%2CM&amp;author=Demnitz-King%2CH&amp;author=Whitfield%2CT&amp;author=Wirth%2CM&amp;author=Marchant%2CNL">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="25."><p id="ref-CR25">Kelsey J, Whittemore A, Evans A, Thompson W. Methods of sampling and Estimation of sample size. Methods Observational Epidemiol. 1996;311:340.</p><p><a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 25" href="http://scholar.google.com/scholar_lookup?&amp;title=Methods%20of%20sampling%20and%20Estimation%20of%20sample%20size&amp;journal=Methods%20Observational%20Epidemiol&amp;volume=311&amp;publication_year=1996&amp;author=Kelsey%2CJ&amp;author=Whittemore%2CA&amp;author=Evans%2CA&amp;author=Thompson%2CW">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="26."><p id="ref-CR26">Ai YT, Hu H, Wang L, Gao XL, Wang ZC, Ren HR et al. Current status of cognitive function and risk factors of the older adults in Wuhan. <i>Chinese Journal of Gerontology</i>. 2019;39(10):2507–2510. doi: 10. 3969/j. issn. 1005–9202. 2019. 10. 065.</p></li><li data-counter="27."><p id="ref-CR27">Kornacka M, Buczny J, Layton RL. Assessing repetitive negative thinking using categorical and transdiagnostic approaches: a comparison and validation of three Polish Language adaptations of Self-Report questionnaires. Front Psychol. 2016;7:322. <a href="https://doi.org/10.3389/fpsyg.2016.00322" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3389/fpsyg.2016.00322">https://doi.org/10.3389/fpsyg.2016.00322</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.3389/fpsyg.2016.00322" data-track-item_id="10.3389/fpsyg.2016.00322" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.3389%2Ffpsyg.2016.00322" aria-label="Article reference 27" data-doi="10.3389/fpsyg.2016.00322">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=27014134" aria-label="PubMed reference 27">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4783414" aria-label="PubMed Central reference 27">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 27" href="http://scholar.google.com/scholar_lookup?&amp;title=Assessing%20repetitive%20negative%20thinking%20using%20categorical%20and%20transdiagnostic%20approaches%3A%20a%20comparison%20and%20validation%20of%20three%20Polish%20Language%20adaptations%20of%20Self-Report%20questionnaires&amp;journal=Front%20Psychol&amp;doi=10.3389%2Ffpsyg.2016.00322&amp;volume=7&amp;publication_year=2016&amp;author=Kornacka%2CM&amp;author=Buczny%2CJ&amp;author=Layton%2CRL">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="28."><p id="ref-CR28">Devynck F, Kornacka M, Baeyens C, Serra É, Neves JFD, Gaudrat B, et al. Perseverative thinking questionnaire (PTQ): French validation of a transdiagnostic measure of repetitive negative thinking. Front Psychol. 2017;8:2159. <a href="https://doi.org/10.3389/fpsyg.2017.02159" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3389/fpsyg.2017.02159">https://doi.org/10.3389/fpsyg.2017.02159</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.3389/fpsyg.2017.02159" data-track-item_id="10.3389/fpsyg.2017.02159" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.3389%2Ffpsyg.2017.02159" aria-label="Article reference 28" data-doi="10.3389/fpsyg.2017.02159">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=29326620" aria-label="PubMed reference 28">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC5733460" aria-label="PubMed Central reference 28">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 28" href="http://scholar.google.com/scholar_lookup?&amp;title=Perseverative%20thinking%20questionnaire%20%28PTQ%29%3A%20French%20validation%20of%20a%20transdiagnostic%20measure%20of%20repetitive%20negative%20thinking&amp;journal=Front%20Psychol&amp;doi=10.3389%2Ffpsyg.2017.02159&amp;volume=8&amp;publication_year=2017&amp;author=Devynck%2CF&amp;author=Kornacka%2CM&amp;author=Baeyens%2CC&amp;author=Serra%2C%C3%89&amp;author=Neves%2CJFD&amp;author=Gaudrat%2CB">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="29."><p id="ref-CR29">China Dementia and Cognitive Disorders Guidelines Writing Group, Professional Committee of Cognitive Impairment Diseases of Chinese Medical Doctor Association Neurosurgery Branch. 2018 China dementia and cognitive disorders diagnosis and treatment guidelines (V): diagnosis and treatment of mild cognitive impairment. <i>Nat. Med. J. China.</i> 2018,98(17):1294–1301. <a href="https://doi.org/10.3760/cma.j.issn.0376-2491.2018.17.00" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3760/cma.j.issn.0376-2491.2018.17.00">https://doi.org/10.3760/cma.j.issn.0376-2491.2018.17.00</a></p></li><li data-counter="30."><p id="ref-CR30">Zhang LX, Liu XQ. A study on reliability and validity of MOCA scale of Chinese version. Chin Nurs Res. 2007;31:2906–7.</p><p><a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 30" href="http://scholar.google.com/scholar_lookup?&amp;title=A%20study%20on%20reliability%20and%20validity%20of%20MOCA%20scale%20of%20Chinese%20version&amp;journal=Chin%20Nurs%20Res&amp;volume=31&amp;pages=2906-7&amp;publication_year=2007&amp;author=Zhang%2CLX&amp;author=Liu%2CXQ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="31."><p id="ref-CR31">Demnitz-King H, Göehre I, Marchant NL. The neuroanatomical correlates of repetitive negative thinking: A systematic review. Psychiatry Res Neuroimaging. 2021;316:111353. <a href="https://doi.org/10.1016/j.pscychresns.2021.111353" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.pscychresns.2021.111353">https://doi.org/10.1016/j.pscychresns.2021.111353</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.pscychresns.2021.111353" data-track-item_id="10.1016/j.pscychresns.2021.111353" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.pscychresns.2021.111353" aria-label="Article reference 31" data-doi="10.1016/j.pscychresns.2021.111353">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=34390952" aria-label="PubMed reference 31">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 31" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20neuroanatomical%20correlates%20of%20repetitive%20negative%20thinking%3A%20A%20systematic%20review&amp;journal=Psychiatry%20Res%20Neuroimaging&amp;doi=10.1016%2Fj.pscychresns.2021.111353&amp;volume=316&amp;publication_year=2021&amp;author=Demnitz-King%2CH&amp;author=G%C3%B6ehre%2CI&amp;author=Marchant%2CNL">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="32."><p id="ref-CR32">Liu S, Abdellaoui A, Verweij KJH, van Wingen GA. Gene expression has distinct associations with brain structure and function in major depressive disorder. Adv Sci (Weinh). 2023;10(7):e2205486. <a href="https://doi.org/10.1002/advs.202205486" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1002/advs.202205486">https://doi.org/10.1002/advs.202205486</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1002/advs.202205486" data-track-item_id="10.1002/advs.202205486" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1002%2Fadvs.202205486" aria-label="Article reference 32" data-doi="10.1002/advs.202205486">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="cas reference" data-track-action="cas reference" href="https://bmcpsychiatry.biomedcentral.com/articles/cas-redirect/1:CAS:528:DC%2BB3sXhsFyitLs%3D" aria-label="CAS reference 32">CAS</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=36638259" aria-label="PubMed reference 32">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 32" href="http://scholar.google.com/scholar_lookup?&amp;title=Gene%20expression%20has%20distinct%20associations%20with%20brain%20structure%20and%20function%20in%20major%20depressive%20disorder&amp;journal=Adv%20Sci%20%28Weinh%29&amp;doi=10.1002%2Fadvs.202205486&amp;volume=10&amp;issue=7&amp;publication_year=2023&amp;author=Liu%2CS&amp;author=Abdellaoui%2CA&amp;author=Verweij%2CKJH&amp;author=Wingen%2CGA">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="33."><p id="ref-CR33">Wu JJ, Wang HX, Yao W, Yan Z, Pei JJ. Late-life depression and the risk of dementia in 14 countries: a 10-year follow-up study from the survey of health, ageing and retirement in Europe. J Affect Disord. 2020;274:671–7. <a href="https://doi.org/10.1016/j.jad.2020.05.059" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jad.2020.05.059">https://doi.org/10.1016/j.jad.2020.05.059</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jad.2020.05.059" data-track-item_id="10.1016/j.jad.2020.05.059" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jad.2020.05.059" aria-label="Article reference 33" data-doi="10.1016/j.jad.2020.05.059">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=32664001" aria-label="PubMed reference 33">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 33" href="http://scholar.google.com/scholar_lookup?&amp;title=Late-life%20depression%20and%20the%20risk%20of%20dementia%20in%2014%20countries%3A%20a%2010-year%20follow-up%20study%20from%20the%20survey%20of%20health%2C%20ageing%20and%20retirement%20in%20Europe&amp;journal=J%20Affect%20Disord&amp;doi=10.1016%2Fj.jad.2020.05.059&amp;volume=274&amp;pages=671-7&amp;publication_year=2020&amp;author=Wu%2CJJ&amp;author=Wang%2CHX&amp;author=Yao%2CW&amp;author=Yan%2CZ&amp;author=Pei%2CJJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="34."><p id="ref-CR34">Lewis EJ, Blanco I, Raila H, Joormann J. Does repetitive negative thinking affect attention? Differential effects of worry and rumination on attention to emotional stimuli. Emotion. 2019;19(8):1450–62. <a href="https://doi.org/10.1037/emo0000535" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1037/emo0000535">https://doi.org/10.1037/emo0000535</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1037/emo0000535" data-track-item_id="10.1037/emo0000535" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1037%2Femo0000535" aria-label="Article reference 34" data-doi="10.1037/emo0000535">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=30714778" aria-label="PubMed reference 34">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 34" href="http://scholar.google.com/scholar_lookup?&amp;title=Does%20repetitive%20negative%20thinking%20affect%20attention%3F%20Differential%20effects%20of%20worry%20and%20rumination%20on%20attention%20to%20emotional%20stimuli&amp;journal=Emotion&amp;doi=10.1037%2Femo0000535&amp;volume=19&amp;issue=8&amp;pages=1450-62&amp;publication_year=2019&amp;author=Lewis%2CEJ&amp;author=Blanco%2CI&amp;author=Raila%2CH&amp;author=Joormann%2CJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="35."><p id="ref-CR35">Mennies RJ, Stewart LC, Olino TM. The relationship between executive functioning and repetitive negative thinking in youth: A systematic review of the literature. Clin Psychol Rev. 2021;88:102050. <a href="https://doi.org/10.1016/j.cpr.2021.102050" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.cpr.2021.102050">https://doi.org/10.1016/j.cpr.2021.102050</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.cpr.2021.102050" data-track-item_id="10.1016/j.cpr.2021.102050" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.cpr.2021.102050" aria-label="Article reference 35" data-doi="10.1016/j.cpr.2021.102050">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=34144296" aria-label="PubMed reference 35">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 35" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20relationship%20between%20executive%20functioning%20and%20repetitive%20negative%20thinking%20in%20youth%3A%20A%20systematic%20review%20of%20the%20literature&amp;journal=Clin%20Psychol%20Rev&amp;doi=10.1016%2Fj.cpr.2021.102050&amp;volume=88&amp;publication_year=2021&amp;author=Mennies%2CRJ&amp;author=Stewart%2CLC&amp;author=Olino%2CTM">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="36."><p id="ref-CR36">Alavijeh MS, Zandiyeh Z, Moeini M. The effect of self-care self-efficacy program on life satisfaction of the Iranian elderly. J Educ Health Promot. 2021;10(1):167. <a href="https://doi.org/10.4103/jehp.jehp_928_20" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.4103/jehp.jehp_928_20">https://doi.org/10.4103/jehp.jehp_928_20</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.4103/jehp.jehp_928_20" data-track-item_id="10.4103/jehp.jehp_928_20" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.4103%2Fjehp.jehp_928_20" aria-label="Article reference 36" data-doi="10.4103/jehp.jehp_928_20">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=34250101" aria-label="PubMed reference 36">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC8249966" aria-label="PubMed Central reference 36">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 36" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20effect%20of%20self-care%20self-efficacy%20program%20on%20life%20satisfaction%20of%20the%20Iranian%20elderly&amp;journal=J%20Educ%20Health%20Promot&amp;doi=10.4103%2Fjehp.jehp_928_20&amp;volume=10&amp;issue=1&amp;publication_year=2021&amp;author=Alavijeh%2CMS&amp;author=Zandiyeh%2CZ&amp;author=Moeini%2CM">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="37."><p id="ref-CR37">Dent E, Lien C, Lim WS, Wong WC, Wong CH, Ng TP, et al. The Asia-Pacific clinical practice guidelines for the management of frailty. J Am Med Dir Assoc. 2017;18(7):564–75. <a href="https://doi.org/10.1016/j.jamda.2017.04.018" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jamda.2017.04.018">https://doi.org/10.1016/j.jamda.2017.04.018</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jamda.2017.04.018" data-track-item_id="10.1016/j.jamda.2017.04.018" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jamda.2017.04.018" aria-label="Article reference 37" data-doi="10.1016/j.jamda.2017.04.018">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=28648901" aria-label="PubMed reference 37">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 37" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20Asia-Pacific%20clinical%20practice%20guidelines%20for%20the%20management%20of%20frailty&amp;journal=J%20Am%20Med%20Dir%20Assoc&amp;doi=10.1016%2Fj.jamda.2017.04.018&amp;volume=18&amp;issue=7&amp;pages=564-75&amp;publication_year=2017&amp;author=Dent%2CE&amp;author=Lien%2CC&amp;author=Lim%2CWS&amp;author=Wong%2CWC&amp;author=Wong%2CCH&amp;author=Ng%2CTP">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="38."><p id="ref-CR38">Wen W, Zhang Y, Shi W, Li J. Association between internet use and physical health, mental health, and subjective health in Middle-aged and older adults: nationally representative Cross-sectional survey in China. J Med Internet Res. 2023;25:e40956. <a href="https://doi.org/10.2196/40956" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.2196/40956">https://doi.org/10.2196/40956</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.2196/40956" data-track-item_id="10.2196/40956" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.2196%2F40956" aria-label="Article reference 38" data-doi="10.2196/40956">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=36943368" aria-label="PubMed reference 38">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC10131878" aria-label="PubMed Central reference 38">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 38" href="http://scholar.google.com/scholar_lookup?&amp;title=Association%20between%20internet%20use%20and%20physical%20health%2C%20mental%20health%2C%20and%20subjective%20health%20in%20Middle-aged%20and%20older%20adults%3A%20nationally%20representative%20Cross-sectional%20survey%20in%20China&amp;journal=J%20Med%20Internet%20Res&amp;doi=10.2196%2F40956&amp;volume=25&amp;publication_year=2023&amp;author=Wen%2CW&amp;author=Zhang%2CY&amp;author=Shi%2CW&amp;author=Li%2CJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="39."><p id="ref-CR39">Friebe J, Schmidt-Hertha B. Activities and barriers to education for elderly people. J Contemp Educ Stud. 2013;64:1.</p><p><a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 39" href="http://scholar.google.com/scholar_lookup?&amp;title=Activities%20and%20barriers%20to%20education%20for%20elderly%20people&amp;journal=J%20Contemp%20Educ%20Stud&amp;volume=64&amp;publication_year=2013&amp;author=Friebe%2CJ&amp;author=Schmidt-Hertha%2CB">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="40."><p id="ref-CR40">Azizi A, Sepahvandi MA, Peyda N, Mohamadi J. Effective approach to the study of aging: grounded theory study. Iran J Ageing. 2016;10(4):88–101.</p><p><a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 40" href="http://scholar.google.com/scholar_lookup?&amp;title=Effective%20approach%20to%20the%20study%20of%20aging%3A%20grounded%20theory%20study&amp;journal=Iran%20J%20Ageing&amp;volume=10&amp;issue=4&amp;pages=88-101&amp;publication_year=2016&amp;author=Azizi%2CA&amp;author=Sepahvandi%2CMA&amp;author=Peyda%2CN&amp;author=Mohamadi%2CJ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="41."><p id="ref-CR41">Prince M, Bryce R, Albanese E, Wimo A, Ribeiro W, Ferri CP. The global prevalence of dementia: a systematic review and metaanalysis. Alzheimers Dement. 2013;9:63–75. <a href="https://doi.org/10.1016/j.jalz.2012.11.00" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1016/j.jalz.2012.11.00">https://doi.org/10.1016/j.jalz.2012.11.00</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1016/j.jalz.2012.11.00" data-track-item_id="10.1016/j.jalz.2012.11.00" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1016%2Fj.jalz.2012.11.00" aria-label="Article reference 41" data-doi="10.1016/j.jalz.2012.11.00">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=23305823" aria-label="PubMed reference 41">PubMed</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 41" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20global%20prevalence%20of%20dementia%3A%20a%20systematic%20review%20and%20metaanalysis&amp;journal=Alzheimers%20Dement&amp;doi=10.1016%2Fj.jalz.2012.11.00&amp;volume=9&amp;pages=63-75&amp;publication_year=2013&amp;author=Prince%2CM&amp;author=Bryce%2CR&amp;author=Albanese%2CE&amp;author=Wimo%2CA&amp;author=Ribeiro%2CW&amp;author=Ferri%2CCP">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="42."><p id="ref-CR42">Zhang PD, Lv YB, Li ZH, Yin ZX, Li FR, Wang JN, et al. Age, period, and cohort effects on activities of daily living, physical performance, and cognitive functioning impairment among the Oldest-Old in China. J Gerontol Biol Sci Med Sci. 2020;75(6):1214–21. <a href="https://doi.org/10.1093/gerona/glz196" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1093/gerona/glz196">https://doi.org/10.1093/gerona/glz196</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1093/gerona/glz196" data-track-item_id="10.1093/gerona/glz196" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1093%2Fgerona%2Fglz196" aria-label="Article reference 42" data-doi="10.1093/gerona/glz196">Article</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 42" href="http://scholar.google.com/scholar_lookup?&amp;title=Age%2C%20period%2C%20and%20cohort%20effects%20on%20activities%20of%20daily%20living%2C%20physical%20performance%2C%20and%20cognitive%20functioning%20impairment%20among%20the%20Oldest-Old%20in%20China&amp;journal=J%20Gerontol%20Biol%20Sci%20Med%20Sci&amp;doi=10.1093%2Fgerona%2Fglz196&amp;volume=75&amp;issue=6&amp;pages=1214-21&amp;publication_year=2020&amp;author=Zhang%2CPD&amp;author=Lv%2CYB&amp;author=Li%2CZH&amp;author=Yin%2CZX&amp;author=Li%2CFR&amp;author=Wang%2CJN">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="43."><p id="ref-CR43">Wang L, Cao M, Pu T, Huang H, Marshall C, Xiao M. Enriched physical environment attenuates Spatial and social memory impairments of aged socially isolated mice. Int J Neuropsychopharmacol. 2018;21(12):1114–27. <a href="https://doi.org/10.1093/ijnp/pyy084" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1093/ijnp/pyy084">https://doi.org/10.1093/ijnp/pyy084</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.1093/ijnp/pyy084" data-track-item_id="10.1093/ijnp/pyy084" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.1093%2Fijnp%2Fpyy084" aria-label="Article reference 43" data-doi="10.1093/ijnp/pyy084">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="cas reference" data-track-action="cas reference" href="https://bmcpsychiatry.biomedcentral.com/articles/cas-redirect/1:CAS:528:DC%2BC1MXhsFeitLnM" aria-label="CAS reference 43">CAS</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=30247630" aria-label="PubMed reference 43">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC6276026" aria-label="PubMed Central reference 43">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 43" href="http://scholar.google.com/scholar_lookup?&amp;title=Enriched%20physical%20environment%20attenuates%20Spatial%20and%20social%20memory%20impairments%20of%20aged%20socially%20isolated%20mice&amp;journal=Int%20J%20Neuropsychopharmacol&amp;doi=10.1093%2Fijnp%2Fpyy084&amp;volume=21&amp;issue=12&amp;pages=1114-27&amp;publication_year=2018&amp;author=Wang%2CL&amp;author=Cao%2CM&amp;author=Pu%2CT&amp;author=Huang%2CH&amp;author=Marshall%2CC&amp;author=Xiao%2CM">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="44."><p id="ref-CR44">Matyjaszek-Matuszek B, Lenart-Lipińska M, Woźniakowska E. Clinical implications of vitamin D deficiency. Prz Menopauzalny. 2015;14(2):75–81. <a href="https://doi.org/10.5114/pm.2015.52149" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.5114/pm.2015.52149">https://doi.org/10.5114/pm.2015.52149</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.5114/pm.2015.52149" data-track-item_id="10.5114/pm.2015.52149" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.5114%2Fpm.2015.52149" aria-label="Article reference 44" data-doi="10.5114/pm.2015.52149">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=26327893" aria-label="PubMed reference 44">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4498026" aria-label="PubMed Central reference 44">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 44" href="http://scholar.google.com/scholar_lookup?&amp;title=Clinical%20implications%20of%20vitamin%20D%20deficiency&amp;journal=Prz%20Menopauzalny&amp;doi=10.5114%2Fpm.2015.52149&amp;volume=14&amp;issue=2&amp;pages=75-81&amp;publication_year=2015&amp;author=Matyjaszek-Matuszek%2CB&amp;author=Lenart-Lipi%C5%84ska%2CM&amp;author=Wo%C5%BAniakowska%2CE">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="45."><p id="ref-CR45">Aihemaitijiang S, Ye C, Halimulati M, Huang X, Wang R, Zhang Z. Development and validation of nutrition literacy questionnaire for the Chinese elderly. Nutrients. 2022;14(5):1005. <a href="https://doi.org/10.3390/nu14051005" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.3390/nu14051005">https://doi.org/10.3390/nu14051005</a>.</p><p><a data-track="click_references" rel="nofollow noopener" data-track-label="10.3390/nu14051005" data-track-item_id="10.3390/nu14051005" data-track-value="article reference" data-track-action="article reference" href="https://doi.org/10.3390%2Fnu14051005" aria-label="Article reference 45" data-doi="10.3390/nu14051005">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=35267979" aria-label="PubMed reference 45">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC8912634" aria-label="PubMed Central reference 45">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 45" href="http://scholar.google.com/scholar_lookup?&amp;title=Development%20and%20validation%20of%20nutrition%20literacy%20questionnaire%20for%20the%20Chinese%20elderly&amp;journal=Nutrients&amp;doi=10.3390%2Fnu14051005&amp;volume=14&amp;issue=5&amp;publication_year=2022&amp;author=Aihemaitijiang%2CS&amp;author=Ye%2CC&amp;author=Halimulati%2CM&amp;author=Huang%2CX&amp;author=Wang%2CR&amp;author=Zhang%2CZ">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="46."><p id="ref-CR46">Hämmig O, Bauer GF. The social gradient in work and health: a cross-sectional study exploring the relationship between working conditions and health inequalities. BMC Public Health. 2013;13:1170. <a href="https://doi.org/10.1186/1471-2458-13-1170" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1186/1471-2458-13-1170">https://doi.org/10.1186/1471-2458-13-1170</a>.</p><p><a data-track="click_references" rel="noopener" data-track-label="10.1186/1471-2458-13-1170" data-track-item_id="10.1186/1471-2458-13-1170" data-track-value="article reference" data-track-action="article reference" href="https://link.springer.com/doi/10.1186/1471-2458-13-1170" aria-label="Article reference 46" data-doi="10.1186/1471-2458-13-1170">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=24330543" aria-label="PubMed reference 46">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4028882" aria-label="PubMed Central reference 46">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 46" href="http://scholar.google.com/scholar_lookup?&amp;title=The%20social%20gradient%20in%20work%20and%20health%3A%20a%20cross-sectional%20study%20exploring%20the%20relationship%20between%20working%20conditions%20and%20health%20inequalities&amp;journal=BMC%20Public%20Health&amp;doi=10.1186%2F1471-2458-13-1170&amp;volume=13&amp;publication_year=2013&amp;author=H%C3%A4mmig%2CO&amp;author=Bauer%2CGF">
                    Google Scholar</a>&nbsp;
                </p></li><li data-counter="47."><p id="ref-CR47">Zhang D, Wu S, Zhang Y, Yang P, MacIntyre CR, Seale H, et al. Health literacy in Beijing: an assessment of adults’ knowledge and skills regarding communicable diseases. BMC Public Health. 2015;15:799. <a href="https://doi.org/10.1186/s12889-015-2151-1" data-track="click_references" data-track-action="external reference" data-track-value="external reference" data-track-label="10.1186/s12889-015-2151-1">https://doi.org/10.1186/s12889-015-2151-1</a>.</p><p><a data-track="click_references" rel="noopener" data-track-label="10.1186/s12889-015-2151-1" data-track-item_id="10.1186/s12889-015-2151-1" data-track-value="article reference" data-track-action="article reference" href="https://link.springer.com/doi/10.1186/s12889-015-2151-1" aria-label="Article reference 47" data-doi="10.1186/s12889-015-2151-1">Article</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed reference" data-track-action="pubmed reference" href="http://www.ncbi.nlm.nih.gov/entrez/query.fcgi?cmd=Retrieve&amp;db=PubMed&amp;dopt=Abstract&amp;list_uids=26286549" aria-label="PubMed reference 47">PubMed</a>&nbsp;
    <a data-track="click_references" rel="nofollow noopener" data-track-label="link" data-track-item_id="link" data-track-value="pubmed central reference" data-track-action="pubmed central reference" href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC4545561" aria-label="PubMed Central reference 47">PubMed Central</a>&nbsp;
    <a data-track="click_references" data-track-action="google scholar reference" data-track-value="google scholar reference" data-track-label="link" data-track-item_id="link" rel="nofollow noopener" aria-label="Google Scholar reference 47" href="http://scholar.google.com/scholar_lookup?&amp;title=Health%20literacy%20in%20Beijing%3A%20an%20assessment%20of%20adults%E2%80%99%20knowledge%20and%20skills%20regarding%20communicable%20diseases&amp;journal=BMC%20Public%20Health&amp;doi=10.1186%2Fs12889-015-2151-1&amp;volume=15&amp;publication_year=2015&amp;author=Zhang%2CD&amp;author=Wu%2CS&amp;author=Zhang%2CY&amp;author=Yang%2CP&amp;author=MacIntyre%2CCR&amp;author=Seale%2CH">
                    Google Scholar</a>&nbsp;
                </p></li></ol><p><a data-track="click" data-track-action="download citation references" data-track-label="link" rel="nofollow" href="https://citation-needed.springer.com/v2/references/10.1186/s12888-025-06815-2?format=refman&amp;flavour=references">Download references</a></p></div></div><div id="Ack1-section" data-title="Acknowledgements"><h2 id="Ack1">Acknowledgements</h2><p>The authors thank all the study participants.</p></div><div id="Fun-section" data-title="Funding"><h2 id="Fun">Funding</h2><p>This study was funded by a National Natural Science Foundation of China in 2019(81973921). The authors appreciate the staff and residents of the institutions who participated in the study.</p></div><div id="author-information-section" aria-labelledby="author-information" data-title="Author information"><h2 id="author-information">Author information</h2><div id="author-information-content"><h3 id="affiliations">Authors and Affiliations</h3><ol><li id="Aff1"><p>School of Nursing, Hubei University of Chinese Medicine, Wuhan, China</p><p>Niansi Ye</p></li><li id="Aff2"><p>Nursing Department, Wuhan No.1 Hospital, Wuhan, China</p><p>Niansi Ye,&nbsp;Bei Deng,&nbsp;Hui Hu,&nbsp;Yuncui Wang,&nbsp;Taoyun Zheng,&nbsp;Yating Ai,&nbsp;Xueting Liu,&nbsp;Shi Zhou&nbsp;&amp;&nbsp;Yucan Li</p></li><li id="Aff3"><p>Department of Neurosurgery, Tongji Hospital, Tongji Medical College, Hua Zhong University of Science and Technology, Wuhan, China</p><p>Ling Peng</p></li><li id="Aff4"><p>Engineering Research Center of TCM Protection Technology and New Product Development for the Elderly Brain Health, Ministry of Education, Wuhan, China</p><p>Bei Deng,&nbsp;Hui Hu,&nbsp;Yuncui Wang,&nbsp;Taoyun Zheng,&nbsp;Yating Ai,&nbsp;Xueting Liu,&nbsp;Shi Zhou&nbsp;&amp;&nbsp;Yucan Li</p></li><li id="Aff5"><p>Hubei Shizhen Laboratory, Wuhan, China</p><p>Bei Deng,&nbsp;Hui Hu,&nbsp;Yuncui Wang,&nbsp;Taoyun Zheng,&nbsp;Yating Ai,&nbsp;Xueting Liu,&nbsp;Shi Zhou&nbsp;&amp;&nbsp;Yucan Li</p></li></ol><div data-test="author-info"><p><span>Authors</span></p><ol><li id="auth-Niansi-Ye-Aff1-Aff2"><span>Niansi Ye</span></li><li id="auth-Ling-Peng-Aff3"><span>Ling Peng</span></li><li id="auth-Bei-Deng-Aff2-Aff4-Aff5"><span>Bei Deng</span></li><li id="auth-Hui-Hu-Aff2-Aff4-Aff5"><span>Hui Hu</span></li><li id="auth-Yuncui-Wang-Aff2-Aff4-Aff5"><span>Yuncui Wang</span></li><li id="auth-Taoyun-Zheng-Aff2-Aff4-Aff5"><span>Taoyun Zheng</span></li><li id="auth-Yating-Ai-Aff2-Aff4-Aff5"><span>Yating Ai</span></li><li id="auth-Xueting-Liu-Aff2-Aff4-Aff5"><span>Xueting Liu</span></li><li id="auth-Shi-Zhou-Aff2-Aff4-Aff5"><span>Shi Zhou</span></li><li id="auth-Yucan-Li-Aff2-Aff4-Aff5"><span>Yucan Li</span></li></ol></div><h3 id="contributions">Contributions</h3><p>NSY involved in conception of study, acquisition of data, data entry, interpretation of results and drafting manuscript. LP and BD involved in acquisition of data and finalization of manuscript. HH involved in conception of study, acquisition of data, interpretation of results and finalization of manuscript. YCW, TYZ, and YTA involved in finalization of manuscript. XTL, SZ, and YCL involved in acquisition of data and data entry.</p><h3 id="corresponding-author">Corresponding author</h3><p id="corresponding-author-list">Correspondence to
                <a id="corresp-c1" aria-label="email Hui Hu" href="mailto:huihu90@hbucm.edu.cn">Hui Hu</a>.</p></div></div><div id="ethics-section" data-title="Ethics declarations"><h2 id="ethics">Ethics declarations</h2><div id="ethics-content">
              
              
                <h3 id="FPar1">Ethics approval and consent to participate</h3>
                <p>The study was reviewed and approved by the Medical Ethics Committee of Hubei University of Chinese Medicine (Approved No. of ethic committee: [2019]IEC(003)). All methods were carried out in accordance with the relevant guidelines and regulations, following the principles of the Declaration of Helsinki. Informed consent was obtained, with subjects advised that participation was voluntary with information kept confidential.</p>
              
              
                <h3 id="FPar2">Consent for publication</h3>
                <p>Not applicable.</p>
              
              
                <h3 id="FPar3">Competing interests</h3>
                <p>The authors declare no competing interests.</p>
              
              
                <h3 id="FPar4">Clinical trial number</h3>
                <p>Not applicable.</p>
              
            </div></div><div id="additional-information-section" data-title="Additional information"><h2 id="additional-information">Additional information</h2><div id="additional-information-content"><h3>Publisher’s note</h3><p>Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.</p></div></div><div id="Sec15-section" data-title="Electronic supplementary material"><h2 id="Sec15">Electronic supplementary material</h2></div><div id="rightslink-section" data-title="Rights and permissions"><h2 id="rightslink">Rights and permissions</h2><div id="rightslink-content">
                <p><b>Open Access</b>  This article is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License, which permits any non-commercial use, sharing, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if you modified the licensed material. You do not have permission under this licence to share adapted material derived from this article or parts of it. The images or other third party material in this article are included in the article’s Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <a href="http://creativecommons.org/licenses/by-nc-nd/4.0/" rel="license">http://creativecommons.org/licenses/by-nc-nd/4.0/</a>.</p>
              <p><a data-track="click" data-track-action="view rights and permissions" data-track-label="link" href="https://s100.copyright.com/AppDispatchServlet?title=Repetitive%20negative%20thinking%20is%20associated%20with%20cognitive%20function%20decline%20in%20older%20adults%3A%20a%20cross-sectional%20study&amp;author=Niansi%20Ye%20et%20al&amp;contentID=10.1186%2Fs12888-025-06815-2&amp;copyright=The%20Author%28s%29&amp;publication=1471-244X&amp;publicationDate=2025-06-02&amp;publisherName=SpringerNature&amp;orderBeanReset=true&amp;oa=CC%20BY-NC-ND">Reprints and permissions</a></p></div></div><div id="article-info-section" aria-labelledby="article-info" data-title="About this article"><h2 id="article-info">About this article</h2><div id="article-info-content"><p><a data-crossmark="10.1186/s12888-025-06815-2" target="_blank" rel="noopener" href="https://crossmark.crossref.org/dialog/?doi=10.1186/s12888-025-06815-2" data-track="click" data-track-action="Click Crossmark" data-track-label="link" data-test="crossmark"><img loading="lazy" width="57" height="81" alt="Check for updates. Verify currency and authenticity via CrossMark" src="data:image/svg+xml;base64,<svg height="81" width="57" xmlns="http://www.w3.org/2000/svg"><g fill="none" fill-rule="evenodd"><path d="m17.35 35.45 21.3-14.2v-17.03h-21.3" fill="#989898"/><path d="m38.65 35.45-21.3-14.2v-17.03h21.3" fill="#747474"/><path d="m28 .5c-12.98 0-23.5 10.52-23.5 23.5s10.52 23.5 23.5 23.5 23.5-10.52 23.5-23.5c0-6.23-2.48-12.21-6.88-16.62-4.41-4.4-10.39-6.88-16.62-6.88zm0 41.25c-9.8 0-17.75-7.95-17.75-17.75s7.95-17.75 17.75-17.75 17.75 7.95 17.75 17.75c0 4.71-1.87 9.22-5.2 12.55s-7.84 5.2-12.55 5.2z" fill="#535353"/><path d="m41 36c-5.81 6.23-15.23 7.45-22.43 2.9-7.21-4.55-10.16-13.57-7.03-21.5l-4.92-3.11c-4.95 10.7-1.19 23.42 8.78 29.71 9.97 6.3 23.07 4.22 30.6-4.86z" fill="#9c9c9c"/><path d="m.2 58.45c0-.75.11-1.42.33-2.01s.52-1.09.91-1.5c.38-.41.83-.73 1.34-.94.51-.22 1.06-.32 1.65-.32.56 0 1.06.11 1.51.35.44.23.81.5 1.1.81l-.91 1.01c-.24-.24-.49-.42-.75-.56-.27-.13-.58-.2-.93-.2-.39 0-.73.08-1.05.23-.31.16-.58.37-.81.66-.23.28-.41.63-.53 1.04-.13.41-.19.88-.19 1.39 0 1.04.23 1.86.68 2.46.45.59 1.06.88 1.84.88.41 0 .77-.07 1.07-.23s.59-.39.85-.68l.91 1c-.38.43-.8.76-1.28.99-.47.22-1 .34-1.58.34-.59 0-1.13-.1-1.64-.31-.5-.2-.94-.51-1.31-.91-.38-.4-.67-.9-.88-1.48-.22-.59-.33-1.26-.33-2.02zm8.4-5.33h1.61v2.54l-.05 1.33c.29-.27.61-.51.96-.72s.76-.31 1.24-.31c.73 0 1.27.23 1.61.71.33.47.5 1.14.5 2.02v4.31h-1.61v-4.1c0-.57-.08-.97-.25-1.21-.17-.23-.45-.35-.83-.35-.3 0-.56.08-.79.22-.23.15-.49.36-.78.64v4.8h-1.61zm7.37 6.45c0-.56.09-1.06.26-1.51.18-.45.42-.83.71-1.14.29-.3.63-.54 1.01-.71.39-.17.78-.25 1.18-.25.47 0 .88.08 1.23.24.36.16.65.38.89.67s.42.63.54 1.03c.12.41.18.84.18 1.32 0 .32-.02.57-.07.76h-4.36c.07.62.29 1.1.65 1.44.36.33.82.5 1.38.5.29 0 .57-.04.83-.13s.51-.21.76-.37l.55 1.01c-.33.21-.69.39-1.09.53-.41.14-.83.21-1.26.21-.48 0-.92-.08-1.34-.25-.41-.16-.76-.4-1.07-.7-.31-.31-.55-.69-.72-1.13-.18-.44-.26-.95-.26-1.52zm4.6-.62c0-.55-.11-.98-.34-1.28-.23-.31-.58-.47-1.06-.47-.41 0-.77.15-1.07.45-.31.29-.5.73-.58 1.3zm2.5.62c0-.57.09-1.08.28-1.53.18-.44.43-.82.75-1.13s.69-.54 1.1-.71c.42-.16.85-.24 1.31-.24.45 0 .84.08 1.17.23s.61.34.85.57l-.77 1.02c-.19-.16-.38-.28-.56-.37-.19-.09-.39-.14-.61-.14-.56 0-1.01.21-1.35.63-.35.41-.52.97-.52 1.67 0 .69.17 1.24.51 1.66.34.41.78.62 1.32.62.28 0 .54-.06.78-.17.24-.12.45-.26.64-.42l.67 1.03c-.33.29-.69.51-1.08.65-.39.15-.78.23-1.18.23-.46 0-.9-.08-1.31-.24-.4-.16-.75-.39-1.05-.7s-.53-.69-.7-1.13c-.17-.45-.25-.96-.25-1.53zm6.91-6.45h1.58v6.17h.05l2.54-3.16h1.77l-2.35 2.8 2.59 4.07h-1.75l-1.77-2.98-1.08 1.23v1.75h-1.58zm13.69 1.27c-.25-.11-.5-.17-.75-.17-.58 0-.87.39-.87 1.16v.75h1.34v1.27h-1.34v5.6h-1.61v-5.6h-.92v-1.2l.92-.07v-.72c0-.35.04-.68.13-.98.08-.31.21-.57.4-.79s.42-.39.71-.51c.28-.12.63-.18 1.04-.18.24 0 .48.02.69.07.22.05.41.1.57.17zm.48 5.18c0-.57.09-1.08.27-1.53.17-.44.41-.82.72-1.13.3-.31.65-.54 1.04-.71.39-.16.8-.24 1.23-.24s.84.08 1.24.24c.4.17.74.4 1.04.71s.54.69.72 1.13c.19.45.28.96.28 1.53s-.09 1.08-.28 1.53c-.18.44-.42.82-.72 1.13s-.64.54-1.04.7-.81.24-1.24.24-.84-.08-1.23-.24-.74-.39-1.04-.7c-.31-.31-.55-.69-.72-1.13-.18-.45-.27-.96-.27-1.53zm1.65 0c0 .69.14 1.24.43 1.66.28.41.68.62 1.18.62.51 0 .9-.21 1.19-.62.29-.42.44-.97.44-1.66 0-.7-.15-1.26-.44-1.67-.29-.42-.68-.63-1.19-.63-.5 0-.9.21-1.18.63-.29.41-.43.97-.43 1.67zm6.48-3.44h1.33l.12 1.21h.05c.24-.44.54-.79.88-1.02.35-.24.7-.36 1.07-.36.32 0 .59.05.78.14l-.28 1.4-.33-.09c-.11-.01-.23-.02-.38-.02-.27 0-.56.1-.86.31s-.55.58-.77 1.1v4.2h-1.61zm-47.87 15h1.61v4.1c0 .57.08.97.25 1.2.17.24.44.35.81.35.3 0 .57-.07.8-.22.22-.15.47-.39.73-.73v-4.7h1.61v6.87h-1.32l-.12-1.01h-.04c-.3.36-.63.64-.98.86-.35.21-.76.32-1.24.32-.73 0-1.27-.24-1.61-.71-.33-.47-.5-1.14-.5-2.02zm9.46 7.43v2.16h-1.61v-9.59h1.33l.12.72h.05c.29-.24.61-.45.97-.63.35-.17.72-.26 1.1-.26.43 0 .81.08 1.15.24.33.17.61.4.84.71.24.31.41.68.53 1.11.13.42.19.91.19 1.44 0 .59-.09 1.11-.25 1.57-.16.47-.38.85-.65 1.16-.27.32-.58.56-.94.73-.35.16-.72.25-1.1.25-.3 0-.6-.07-.9-.2s-.59-.31-.87-.56zm0-2.3c.26.22.5.37.73.45.24.09.46.13.66.13.46 0 .84-.2 1.15-.6.31-.39.46-.98.46-1.77 0-.69-.12-1.22-.35-1.61-.23-.38-.61-.57-1.13-.57-.49 0-.99.26-1.52.77zm5.87-1.69c0-.56.08-1.06.25-1.51.16-.45.37-.83.65-1.14.27-.3.58-.54.93-.71s.71-.25 1.08-.25c.39 0 .73.07 1 .2.27.14.54.32.81.55l-.06-1.1v-2.49h1.61v9.88h-1.33l-.11-.74h-.06c-.25.25-.54.46-.88.64-.33.18-.69.27-1.06.27-.87 0-1.56-.32-2.07-.95s-.76-1.51-.76-2.65zm1.67-.01c0 .74.13 1.31.4 1.7.26.38.65.58 1.15.58.51 0 .99-.26 1.44-.77v-3.21c-.24-.21-.48-.36-.7-.45-.23-.08-.46-.12-.7-.12-.45 0-.82.19-1.13.59-.31.39-.46.95-.46 1.68zm6.35 1.59c0-.73.32-1.3.97-1.71.64-.4 1.67-.68 3.08-.84 0-.17-.02-.34-.07-.51-.05-.16-.12-.3-.22-.43s-.22-.22-.38-.3c-.15-.06-.34-.1-.58-.1-.34 0-.68.07-1 .2s-.63.29-.93.47l-.59-1.08c.39-.24.81-.45 1.28-.63.47-.17.99-.26 1.54-.26.86 0 1.51.25 1.93.76s.63 1.25.63 2.21v4.07h-1.32l-.12-.76h-.05c-.3.27-.63.48-.98.66s-.73.27-1.14.27c-.61 0-1.1-.19-1.48-.56-.38-.36-.57-.85-.57-1.46zm1.57-.12c0 .3.09.53.27.67.19.14.42.21.71.21.28 0 .54-.07.77-.2s.48-.31.73-.56v-1.54c-.47.06-.86.13-1.18.23-.31.09-.57.19-.76.31s-.33.25-.41.4c-.09.15-.13.31-.13.48zm6.29-3.63h-.98v-1.2l1.06-.07.2-1.88h1.34v1.88h1.75v1.27h-1.75v3.28c0 .8.32 1.2.97 1.2.12 0 .24-.01.37-.04.12-.03.24-.07.34-.11l.28 1.19c-.19.06-.4.12-.64.17-.23.05-.49.08-.76.08-.4 0-.74-.06-1.02-.18-.27-.13-.49-.3-.67-.52-.17-.21-.3-.48-.37-.78-.08-.3-.12-.64-.12-1.01zm4.36 2.17c0-.56.09-1.06.27-1.51s.41-.83.71-1.14c.29-.3.63-.54 1.01-.71.39-.17.78-.25 1.18-.25.47 0 .88.08 1.23.24.36.16.65.38.89.67s.42.63.54 1.03c.12.41.18.84.18 1.32 0 .32-.02.57-.07.76h-4.37c.08.62.29 1.1.65 1.44.36.33.82.5 1.38.5.3 0 .58-.04.84-.13.25-.09.51-.21.76-.37l.54 1.01c-.32.21-.69.39-1.09.53s-.82.21-1.26.21c-.47 0-.92-.08-1.33-.25-.41-.16-.77-.4-1.08-.7-.3-.31-.54-.69-.72-1.13-.17-.44-.26-.95-.26-1.52zm4.61-.62c0-.55-.11-.98-.34-1.28-.23-.31-.58-.47-1.06-.47-.41 0-.77.15-1.08.45-.31.29-.5.73-.57 1.3zm3.01 2.23c.31.24.61.43.92.57.3.13.63.2.98.2.38 0 .65-.08.83-.23s.27-.35.27-.6c0-.14-.05-.26-.13-.37-.08-.1-.2-.2-.34-.28-.14-.09-.29-.16-.47-.23l-.53-.22c-.23-.09-.46-.18-.69-.3-.23-.11-.44-.24-.62-.4s-.33-.35-.45-.55c-.12-.21-.18-.46-.18-.75 0-.61.23-1.1.68-1.49.44-.38 1.06-.57 1.83-.57.48 0 .91.08 1.29.25s.71.36.99.57l-.74.98c-.24-.17-.49-.32-.73-.42-.25-.11-.51-.16-.78-.16-.35 0-.6.07-.76.21-.17.15-.25.33-.25.54 0 .14.04.26.12.36s.18.18.31.26c.14.07.29.14.46.21l.54.19c.23.09.47.18.7.29s.44.24.64.4c.19.16.34.35.46.58.11.23.17.5.17.82 0 .3-.06.58-.17.83-.12.26-.29.48-.51.68-.23.19-.51.34-.84.45-.34.11-.72.17-1.15.17-.48 0-.95-.09-1.41-.27-.46-.19-.86-.41-1.2-.68z" fill="#535353"/></g></svg>"></a></p><div><h3 id="citeas">Cite this article</h3><p>Ye, N., Peng, L., Deng, B. <i>et al.</i> Repetitive negative thinking is associated with cognitive function decline in older adults: a cross-sectional study.
                    <i>BMC Psychiatry</i> <b>25</b>, 562 (2025). https://doi.org/10.1186/s12888-025-06815-2</p><p><a data-test="citation-link" data-track="click" data-track-action="download article citation" data-track-label="link" data-track-external="" rel="nofollow" href="https://citation-needed.springer.com/v2/references/10.1186/s12888-025-06815-2?format=refman&amp;flavour=citation">Download citation</a></p><ul data-test="publication-history"><li><p>Received<span>: </span><span><time datetime="2024-09-29">29 September 2024</time></span></p></li><li><p>Accepted<span>: </span><span><time datetime="2025-04-02">02 April 2025</time></span></p></li><li><p>Published<span>: </span><span><time datetime="2025-06-02">02 June 2025</time></span></p></li><li><p><abbr title="Digital Object Identifier">DOI</abbr><span>: </span><span>https://doi.org/10.1186/s12888-025-06815-2</span></p></li></ul><h3>Keywords</h3></div></div></div>

                    


                </article></div>]]></description>
        </item>
        <item>
            <title><![CDATA[macOS Tahoe is certified Unix 03 [pdf] (158 pts)]]></title>
            <link>https://www.opengroup.org/openbrand/certificates/1223p.pdf</link>
            <guid>45238930</guid>
            <pubDate>Sun, 14 Sep 2025 11:01:53 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.opengroup.org/openbrand/certificates/1223p.pdf">https://www.opengroup.org/openbrand/certificates/1223p.pdf</a>, See on <a href="https://news.ycombinator.com/item?id=45238930">Hacker News</a></p>
&lt;Not HTML&gt;]]></description>
        </item>
        <item>
            <title><![CDATA[Models of European Metro Stations (576 pts)]]></title>
            <link>http://stations.albertguillaumes.cat/</link>
            <guid>45238055</guid>
            <pubDate>Sun, 14 Sep 2025 07:00:44 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="http://stations.albertguillaumes.cat/">http://stations.albertguillaumes.cat/</a>, See on <a href="https://news.ycombinator.com/item?id=45238055">Hacker News</a></p>
<div id="readability-page-1" class="page"><div>
            <h4>Station gallery</h4>
            <p>Select a city and a station on the map or on the selectors:</p>
          </div><div id="llista_com">
            <div id="com_Alicante"> 
                <h5>Alicante</h5>
                <p>Alicante's rapid transit system is called TRAM, which is a train-tram and is operated by FGV, owned by the Valencian regional government. This system has an underground line in the city center, with three stations on it. The layout consists with one or two mezzanines on level -1 and two side or one island platforms at level -2. Luceros and Mercado stations have direct connection with the underground parking lots, which are located above the TRAM tunnel.</p>
            </div>
            <div id="com_Amsterdam"> 
                <h5>Amsterdam</h5>
                <p>Metro services in Amsterdam can be grouped in two groups. The North-South line (in Dutch, <i>Noord/Zuidlijn</i>) opened recently and M52 services run on it. The central part of the line is underground, running at a considerable depth with two parallel tunnels. The other group of lines consists of services M50, M51, M53 and M54. This line runs mostly overground or elevated, parallel to the Dutch Railways lines. In the city center this line goes underground but at a small depth.</p>
                <p>Most of the underground stations consist of a mezzannine at level -1 and a island platform at level -2. The vast majority of overground and elevated stations also have island platforms, but the hall where the turnstiles and ticket machines are found is located on the ground level.</p>
                <p>Taking into account that most of the metro network runs parallel to rail lines, transfers between these two modes of transport are quick and easy.</p>
            </div>
            <div id="com_Antwerp"> 
                <h5>Antwerp</h5>
                <p>The Antwerp premetro (underground tramway) opened in 1975. One of the achievements consisted in linking both banks of the Scheldt river.</p>
                <p>Despite the tram network being huge, the Premetro is short but complex. Lines can be grouped in two. The first group consists in an east-west line with two branches on the eastern side. However, there is a tunnel allowing services between both branches, thus forming a triangle. The second group of lines consists in a tunnel opened in 2015, connecting the city center with the eastern suburbs with a fast service, since most of stations are not opened yet.</p>
                <p>The Central railway station is linked with Astrid and Diamant premetro stations, and together with an underground bike parking, they form a hub. The rail triangle is located in between those two stations. Since the premetro tunnels were built with metro standards, same-level track crossings are not allowed, therefore Astrid and Diamant stations had to be built with platforms at two different levels.</p>
            </div>
            <div id="com_Barcelona"> 
                <h5>Barcelona</h5>
                <p>Barcelona is the queen of the long passageways. Until 1995, all transfer stations consisted of corridors with lenghts over 100 m, except for Sagrera and Catalunya.</p>
                <p>Among the reasons for having such long corridors there is the lack of planning or the vision of the metro network as a bunch of individual lines. As an example: line 1 and line 4 were extended to Urquinaona in 1932, but both lines were not connected until 1972, as they were originally operated by different companies. In Plaça de Sants station, the L5 platforms were built as close as possible to the existing ones from L1, which opened 43 years before. However, there is a gap of 150 m, with the national rail tracks located in between.</p>
                <p>Moreover, since the extension of the metro network was slower than the growth of the city, during the 60s and 70s, transfer stations were built 100-150 m apart, in order to increase the accessibility to the metro. Verdaguer is a good examples of this practice.</p>
                <p>Right after 1980, transfer stations were designed in a more proper way, being the L2 stations the best example. A new type of transfer appeared 15 years ago with the extension of the metro towards hilly areas of the city: the vertical transfers. In those stations (eg: Vall d'Hebron, Fondo, Zona Universitària, Collblanc), a big shaft was built in order to fit either high-capacity lifts or series of escalators to reach the platforms.</p>
                <p>The classic layout of metro stations in Barcelona is simple: on level -1 there is one or two mezzanines and in level -2 there are two side platforms, but since 2000 the new stations tend to have a central plafrom instead. In transfer stations, there is tipically a corridor linking the mezzanines of both lines.</p>
                <p>Mandatory to mention the so-called Barcelona solution or Spanish solution: stations with two tracks and three platforms, where passengers alight using one platform and board using the opposite one, improving the flow of passengers and reducing the dwell time. Barcelona was not the first city to implement it, but it was named after most of the stations built in the 30s, 40s and 50s were designed with such layout.</p>
            </div>
            <div id="com_Berlin"> 
                <h5>Berlin</h5>
                <p>The U-Bahn and the S-Bahn are the two rapid transit systems of Berlin. The city-state owns the first and the German railways own the second. The S-Bahn normally runs overground or elevated and the U-Bahn does it underground, as the name suggests in German, but this is not a norm since some parts of the U-Bahn are elevated and vice versa.</p>
                <p>The oldest lines were built either in elevated sections or underground, but very close to the surface, creating a direct connection between the street and the platforms in most of the cases. The lines built after World War I are a bit deeper, in order to fit mezzanines and corridors between the street and the platform levels.</p>
                <p>Transfer stations have a very easy tolopolgy, since stations are located close to the ground level and island platforms are predominant.</p>
            </div>
			<div id="com_Bilbao"> 
                <h5>Bilbao</h5>
                <p>Despite the metro opened in 1995, its layout follows former metric-gauge rail lines that were converted to metro, such as the Bilbao - Plentzia line. Metro Bilbao operates lines 1 and 2 and Euskotren operates line 3, together with other suburban and regional services.</p>
                <p>Due to the orography of the city, stations may have different layouts. The stations located in the city center are deep, since the Nerbion river is located nearby and there are plenty of hills located in the meanders of the river. The stations of the line 1 branch are located on surface, since they were part of the former Plentzia railway. </p>
                <p>Line 3 benefits from having already existing stations, such as Bilbao-Aduana (currently called Zazpikaleak/Casco Viejo) and Matiko, both part of the former Plentzia line, despite the connection between those two stations is made through a new double-track tunnel.</p>
				<p>Some transfer stations have effective designs, such as Lutxana or the former Bolueta station.</p>
            </div>
            <div id="com_Boston"> 
                <h5>Boston</h5>
                
                <p>All the rapid transit lines in Boston are centenary. Three of them originally opened as underground tramway tunnels in downtown Boston, but only two were converted to pure metro lines. The Green line is still an underground tram line.</p>
                <p>Most of the downtown stations are quite unusual, as they were built using early construction methods and most were designed to serve as tram stations. For instance, some stations in the Orange line have offset platforms. At State station, the Orange line platforms are in different levels.</p>
                <p>Underground stations tend to be located close to the surface. This can be appreciated at Government Center, where the Green line platform has a very particular shape because the streets located above ground were quite narrow when the line was constructed, and therefore impossible to dig wider tunnels.</p>
                <p>Despite being a city where the rapid transit lines were built without a network plan, transfer stations have a good layout, providing short and quick connections.</p>
            </div>
            <div id="com_Brussels"> 
                <h5>Brussels</h5>
                <p>The Brussels metro is a good example of a planned system. It was planned in the 60s, and the four existing lines were built following this criteria: if for practical reasons, the section to be opened was not long enough to be operated as a metro line, the section would open provisionally as a premetro (underground tram), with temporary low floor platforms and temporary ramps connecting the streets with the tunnel. Once the construction of the line is advanced, the premetro operation is cut and the line is converted into a full metro line, removing the ramps and elevating the platforms to metro standards. Currently lines 1, 2, 5 and 6 are fully metros and lines 3, 4 and 7 are premetros.</p>
                <p>The whole network has been built following the same plan. Transfer stations have a good design as well, with the notable exception of Dè Brouckère, where there is a long corridor. Cross-platform transfers can be found in Beekkant and Gare du Midi. Arts-Loi, Montgomery and Rogier have crossing interchanges.</p>
                <p>Most stations have side platforms located at level -2, whilst level -1 is reserved for mezzanines. Stations on line 6 have island platforms because trains run on the left side instead. Stations on lines 3/4 were built using the Spanish solution, where passengers board using the island platform (except in Gare du Midi).</p>
                <p>In order to reduce fare evasion, most stations have been equipped with turnstiles during the last decade, replacing the existing honor system which is still present in some stations due to the complexity of its layout.</p>
                
            </div>
            <div id="com_Budapest"> 
                <h5>Budapest</h5>
                <p>Budapest was the first city in continental Europe to have a metro. Line 1 opened in 1896. Similar to other systems opened around 1900, tunnels have a narrow profile. Trains are only 2.60 m high and 30 m long.</p>
                <p>Lines 2 and 3 have a similar style to other Eastern European metros, despite the decoration has nothing to do. Line 4 was built recently. In these three lines, tracks are laid in two parallel tunnels that cross Budapest at a considerable depth. Stations have island platforms in two parallel galleries, which are connected with the ticket hall through a long escalator. The ticket hall can either be located at ground level or just underground. In the latter case, there are direct staircases connecting the hall with the tramway platforms or bus stops.</p>
                <p>The northernmost and southernmost parts of line 3, tracks run underground but at a very little depth. Here stations have side platforms, which are located at level -2 (and a mezzanine at level -1) or directly at level -1, together with an independent booking hall for each direction.</p>
                <p>Transfers differ, depending on the station. In Deák Ferenc Tér and Kálvin Tér, transfers consist in a quick connection through two escalators and a short corridor. In other stations, transfers may be longer since one line might be running close to the surface while the other may be running very underground (eg: Keleti pályaudvar, Batthyány tér)</p>
            </div>
            <div id="com_Bucharest"> 
                <h5>Bucharest</h5>
                <p>The Bucharest metro consists of 5 lines, despite lines M1 and M3 share their tracks and line M5 has two branches. The original plan from the 70s consisted of three lines: a east-west line (M3 and southern section of M1), a north-south line (M2) and a circle line circa 40 km long.</p>
                <p>Unlike other Eastern European metros, the Bucharest one was not built at a considerable depth but using cut-and-cover methods. The platforms are typically located at level -2 or -1 and tend to be central, despite some stations in line M1 have side platforms. </p>
            </div>
            <div id="com_Buenos Aires"> 
                <h5>Buenos Aires</h5>
                
                <p>The Subte is the oldest metro network in Latin America. It consists of 6 lines. 4 of them run east-west (A, B, D, E) and the other two are north-south (C, F).</p>
                <p>The entire network runs underground and except for line H, the tunnels were build close to the surface. Most of the stations have side platforms but those stations that are or had been terminus usually have island platforms.</p>
                <p>The lower level of an average station comprises the platforms. If there is enough space between the platform level and the street level, a mezzanine can be found, containing the ticket booths and turnstiles. In the opposite case, each platform has independent accesses and turnstiles are located at the platform level and there are no overpasses or underpasses.</p>
                <p>The Subte applies a bizarrenaming criteria. Station names are independent for each line. So, a transfer station will have multiple names, one for each line calling at it (eg: Pueyrredón (B) and Corrientes (F) are part of the same station). But there is also the opposite situation, where there are stations with the same name in different lines: Callao and Pueyrredón are four stations located in lines B and D, but they have nothing to do.</p>
            </div>
            <div id="com_Copenhagen"> 
                <h5>Copenhagen</h5>
                <p>Copenhagen has a modern and automatic metro. Both the Metro and the S-tog have an honor system and most underground stations look like the same: mezzanine with vending machines at level -1, a landing at level -2 and island platforms at level -3. The connection between the platform and the mezzanine is provided by lifts and escalators. Upbound escalators are separated from the downbound ones.</p>
                <p>Transfer corridors are connected to mezzanines in Frederiksberg and Kongens Nytorv, but not in Nørreport, where the corridor heading to the S-tog starts at the end of the Metro platform.</p>
            </div>
            <div id="com_Frankfurt"> 
                <h5>Frankfurt</h5>
                <p>Despite Frankfurt has officially a U-Bahn (<em>pure</em> metro), technically is a Stadtbahn (light rail), despite the platform level is high even for stops located at the street. The S-Bahn is also part of the basic rail network of the city.</p>
                <p>The main transportation hubs were desinged to provide quick transfers between the rail lines. Most transfer combinations involve passing through a staircase or an escalator, but in Hauptwache, a cross-platform is provided for transfers between S-Bahn and U-Bahn lines U6 and U7.</p>
            </div>
            <div id="com_Glasgow"> 
                <h5>Glasgow</h5>
                <p>Glasgow has a very peculiar subway. It opened in 1896 as a circle line powered by cable, like the San Francisco cable cars. The subway was fully renovated between 1977 and 1980 in order to change its operation to electric power, build new workshops, relocate stations and refurbish the rest of stations.</p>
                <p>Before the renewal, all stations had a very narrow island platform. A staircase located at the end of one platform lead to the ticket hall and the exit, typically located inside the station building. Most of the stations retain this layout today. However, escalators have been installed in some stations, to connect the ticket hall with the street. The stations with the highest patronage were completely rebuilt: Buchanan Street has a central and a side platform nowadays. In St Enoch, two side platforms replace the former island platform. Partick station was built during the renewal works in order to allow transferring from the Subway to ScotRail.</p>
            </div>
            <div id="com_Hannover"> 
                <h5>Hannover</h5>
                <p>Hannover has a <i>Stadtbahn</i>, which is a mixture of a tramway that runs in a metro-like tunnel in the city centre.</p>
                <p>There are three trunk tunnels in Hannover (A, B, C) that meet in Kröpcke station. Tunnels B and C run overlapped between Kröpcke and Aegidientorplatz.</p>
                <p>The layout of an average station is simple and similar to the ones in other cities: a mezzanine at level -1 and side platforms at level -2.</p>
                <p>Kröpcke station is a huge complex with lots of accesses, escalators, staircases and mezzanines, since is the only point where the three tunnels meet. Hauptbahnhof station (main station) has elevated rail platforms and an underground station for the Stadtbahn, composed of two island platforms and four tracks. Aegidientorplatz station has a peculiar layout, since the mezzanine is at level -1, the northbound platform is at level -2 (with 2 tracks) and the southbound platform is at level -3 (with 2 tracks as well).</p>
            </div>
            <div id="com_Lyon"> 
                <h5>Lyon</h5>
                <p>The four lines of the Lyon metro are technically different. Lines A and B and D are rubber tired. Line A has manual conduction and line D was already opened with automatic trains. Line B switched from manual driving to automatic operation in 2022.</p> 
                <p>Line C partially follows the route of a former funicular that had a pent of 176‰. Therefore it operates as a rack railway between Hôtel de Ville and Croix Rousse, since normal metro lines have a maximum pent of 40‰.</p>
                <p>Lines A and B run at a very little depth. Even line A crosses the Rhone using the box girder of Pont Morand. The stations of this line only have one underground level, with side platforms and turnstiles on it. Some stations have underpasses, connecting both platforms. Line D tunnels are not located deep either, but most stations have a mezzanine between the street and platform levels. The latter situation also occurs in the eastern section of line A.</p>
                <p>Lyon had an honor system until two decades ago. Since some staion have secondary accesses connecting the streets with the platform, it is common to find turnstiles in the platforms.</p>
                <p>Most of the transfer stations have an efficient layout, such as Hôtel de Ville, Saxe-Gambetta or Charpennes. However, the links between at the two main railway stations (Part-Dieu and Perrache) are long.</p>
            </div>
            <div id="com_Lisbon"> 
                <h5>Lisbon</h5>
                <p>Currently the Lisbon metro consists of four lines. Until the mid-90s, the network had a Y-shaped single line. This line was split into three (Blue, Yellow and Green) and the Red line was built as a completely new line. Therefore, all the internal metro transfers are less than 25 years old.</p>
                <p>The layout of the stations differs slightly: Baixa-Chiado and Campo Grande have parallel platforms for the two lines serving the stations. Saldanha, São Sebastião or Oriente allow quick transfers that involve climbing stairs or elevators. However, in Alameda or Entre Campos the transfer consists in a long passageway.</p>
                <p>The standard layout for the stations built before the Carnation Revolution consisted in two side platforms at level -2 and a mezzanine at level -1. These stations featured short platforms, that were extended years later to allow 6-car trainsets. Together with these platform extensions, secondary mezzanine and accesses were added. The stations built recently tend to have a single mezzanine and are located at deeper, since they were built in hilly areas.</p>
            </div>
            <div id="com_London"> 
                <h5>London</h5>
                
                <p>The London Underground (or the Tube) is the oldest in the world and it consists of two different networks: the sub-surface lines (running close to the surface) and the deep tube lines (runing deep, with tunnels that ressemble a tube).</p>
                <p>The sub-surface lines are the ones inherited from the Metropolitan Railway and from the District Railway, two lines built using cut-and-cover methods or running elevated or at ground level, which were steam operated until the early 20th century. Stations consists in a building located at ground level, containing the ticket offices and fare gates, and the platforms placed at level -1. The stations were located inside a block of houses whenever possible and most of them had a canopy (still in place in Paddington, Bayswater or Earl's Court). With the electrification of the tracks and real estate speculation, most of the stations have been covered with concrete labs (such as in Gloucester Road or Mansion House).</p>
                <p>The deep tube lines began to be built in the last decades of the 19th century, when the boring methods were a bit developed. They were already planned to be operated with electric trains. The tunnels were bored at a depth of 20 m and until the construction of the Victoria Line, they followed the streets. Stations consists of a building hosting the ticket offices and the fare gates, which are connected with the platforms (most of them are island platforms) via lifts and spiral staircases located inside of shafts. In 1913 an escalator was installed at Earl's Court as part of a test to replace lifts. Since the result was favorable, the practice of building stations with lifts and spiral staircases in shafts was abandoned. From this moment on, the new stations were built with escalators, and the existing ones (especially those with a high ridership) were transformed.</p>
                <p>Initially each line was operated by a different company, so transfers between lines weres not granted. This was corrected after the nationalisation of the Tube.</p>
                <p>Some stations host huge flows of passengers. This obligated the local authorities to build wider or newer passageways and escalators in some transfer stations. That is the reason some transfer stations have one-way corridors as well, such as in Oxford Circus or Victoria.</p>
            </div>
            <div id="com_Madrid"> 
                <h5>Madrid</h5>
                <p>technically, the Madrid metro lines can be divided into two: the narrow profile lines (1-5 and the Ramal) and the wide profile lines (6-12). The narrow profile lines were the first to be built and were inspired by the Paris metro. That is why old stations have side platforms located at level -2 and one mezzanines at level -1. Decades after the opening, lines 1 and 3 got their platforms extended from 60 m to 90 m long and secondary mezzanines and accesses were added.</p>
                <p>The lines with a wider profile were built with the aim of fitting larger trains and larger stations. Moreover, these lines were built a highest depth in comparison to the narrow profile lines, at a depth of 15 to 25 m below surface level. The streets and the platforms are connected through 3 to 5 series of staircases and escalator, with the ticket hall in between. Therefore, access times are longer compared to narrow gauge lines.</p>
                <p>Since the 90s, the design and layout of new stations have been standadrised, with stations being built using cut-and-cover methods with slurry walls.</p>
                <p>Madrid has plenty of different layouts for transfer stations. In comparison with other cities, Madrid has a great amount of stations containing long corridors, but not at the level of Barcelona.</p>
                <p>Possibly the most prominent stations are the macrohubs built in the first decade of the 2000s, with huge mezzanines, wide staircases and lots of lifts and escalators, allowing quick connections between metro, commuter train and interurban buses as well. The best example is Nuevos Ministerios, but Chamartín, Sol, Príncipe Pío, Plaza de Castilla or Moncloa also need to be mentioned.</p>
            </div>
            <div id="com_Marseille"> 
                <h5>Marseille</h5>
                <p>The Marseille metro is formed by two lines that cross themselves in Saint-Charles and Castellane, both located in the city centre. The links between lines in these two stations are quick, since in Saint-Charles line 2 is between the two tracks of line 1 and in Castellane both lines have their platform very close to the intersect point.</p>
                <p>There are three kinds of stations, according to their layout: the suburban, which are elevated (eg: Bougainville, Ste-Margueritte, La Rose); the underground ones close to the surface, with the ticket hall at level -1 and side platforms at level -2 (eg: Baille, Périer); and the deep centric stations, which have island platforms and a single access consisting of long escalators connecting the street level with the mezzanine (eg: Cinq Avenues, Estrangin).</p>
                <p>Noailles station is the most particular since the former tram tunnel was diverted when metro line 2 was built. Currently the former tunnel serves as a passageway, and the former tram terminus is a ticket hall.</p>
            </div>
            <div id="com_Milan"> 
                <h5>Milan</h5>
                <p>Line 1 opened in 1964 and was the first metro line in the world to be built using slurry walls. Line 2 opened four years, following the same design standards for line 1. Stations have a very functional layout, since passenger flows were seriously taken into account. Almost all stations have one-way staircases connecting the side platforms (located at level -2) and mezzanines (at level -1): one for passengers entering and another for passengers alighting.</p>
                <p>The same concept was latter aplied to lines 3 and 5, opened decades later, despite both having a radically different design in their stations, compared to lines 1 and 2. Most of their stations also have mezzanines at level -1 and side platforms at level -2.</p>
                <p>Engineers opted to superimpose the tracks in the central section of line 3, where tracks follow the narrow streets of the old city. As a result, the stations of this sections are a maze of lifts, one-way staircases and escalators, combined with a peculiar decoration.</p>
                <p>The transfers are typically short and quick, especially in Loreto, Centrale, Cadorna and Repubblica. The only two stations having long corridors are Lotto and Porta Venezia.</p>
            </div>
            <div id="com_Paris"> 
                <h5>Paris</h5>
                <p>The Paris Metro has the most labyrinthine interchanges in Europe.</p>
                <p>Almost all the metro network was opened before World War 2. The first transfer stations, opened in the early 1900s, had simple transfers, with bidirectional passageways. Since 1920, the company responsible for the metro began to install <em>portillons automatiques</em> (automatic doors) in some stations. The <em>portillons automatiques</em> are doors located at the entrance of a platform, that blocks the access to it once a train enters the station, in order to reduce the dwell time and prevent last-second passenger boarding the trains. Therefore, in order to limit the access to platforms but not the exits, they decided to build two-directional corridors and staircases. That is how the stations began being underground mazes.</p>
                <p>In the 1970s the RER (suburban railway) was opened. This meant that some metro stations had to be partially rebuilt.</p>
                <p>Taking the advantade that the spacing between stations is one of the lowest in the world, some RER stations were placed between two metro stations, so both could be connected with the RER. The most extreme case is that 6 metro and RER stations are connected underground (St-Augustin, St-Lazare, Haussmann-St-Lazare, Havre-Caumartin, Auber and Opéra).</p>
                <p>The average metro station in Paris consists of a mezzanine at level -1 and two side platforms at level -2. The termini of the oldest lines used to have a loop (Place d'Italie M5, Étolie M6, Nation M6, Porte Dauphine M2). Some of these stations were actually doubled, since there was a station for the trains that terminate there and another one for the trains (and passengers) beginning their journey.</p>
            </div>
            <div id="com_New York"> 
                <h5>New York</h5>
                
                <p>The New York subway combines an extensive network of elevated trains (in Brooklyn and in the Bronx) with an underground train network that was built in the first half of the 20th century, especially in Manhattan. The subway links Manhattan with the other boroughs with tunnels or via the well known bridges, such as the Williamsburg Bridge or the Manhattan Bridge</p>
                <p>A characteristic feature of this subway is the existence of local and express services in separate but parallel tracks, so a tunnel can have 4 tracks (2 per direction and 2 for each type of service). The express trains run in the central tracks and the local trains run in the side ones. </p>
                <p>The elevated sections have stations placed above the streets and they can be accessed via staircases located in the sidewalks. Ticket halls are located at level +1, inside the viaduct, and platforms are at level +2, partially covered by shelters. The stations with express services tend to have central two platforms.</p>
                <p>The underground lines run very close to the surface and they have plenty of piles of steel between the tracks and in the platforms. The stations that are served only by local services have side platforms at level -1, together with the ticket halls. Platforms are not linked via an underpass or an overpass. Express stations have two island platforms at level -2, allowing cross platform transfers between the local and express trains. In this kind of stations, mezzanines with the fare gates are located at level -1.</p>
            </div>
            <div id="com_Prague"> 
                <h5>Prague</h5>
                <p>The three lines of the Prague metro form a radial network. All the lines cross at three selected stations in the city center. Almost the totality of the network is underground. The first line that was built (C) is the one running closer to the surface, especially at the city center and in the southern section. Lines A and B run much deeper.</p>
                <p>The deep stations have island platforms at the deepest point of the station. The ticket hall, which is located beneath the street level, is connected with the platforms through escalators. A few stations even have two mezzanines, one at each end of the station.</p>
                <p>Line C has not very deep stations at the southern part. They are composed of a island platform at level -1 and two ticket hall buildings located at ground level, each one at a different end of the platform.</p>
                <p>At Můstek i Florenc, both metro lines run at a considerable depth, so both stations are linked through a rather short corridor, located at a level between both metro lines. Hoewever, Muzeum station has line C located close to the surface, whilst line A station is deep. Both lines are connected through a series of escalators.</p>
                <p>Most of the metro stations have shops and stores in the ticket halls.</p>
            </div>
            <div id="com_Rome"> 
                <h5>Rome</h5>
                <p>The Rome metro has few lines compared to the extent of the city. Until a few years ago, there were only two lines that intersected at Termini station, which is the central railway station as well. Because of it, Termini station is the one with the highest ridership of the city and most of the times it gets crowded. This station has one-way corridors for entering, exiting and even for transferring. A decade ago, the city had to build an extra set of escalators and corridors to decongest the existing link connecting lines A and B.</p>
                <p>The other interchange station is San Giovanni. Line C opened in 2018 but the final passageway between both lines is not completed yet. Currently, passengers need to exit through the faregates and enter again.</p>
                <p>The stations of the southern section of line B were opened in the 1950s and are very simple. The construction of the northeastern section of line B and the entire line A is much more recent and their stations were designed with one-way staircases and passageways.</p>
            </div>
            <div id="com_Rotterdam"> 
                <h5>Rotterdam</h5>
                <p>The Rotterdam metro has 5 different services that can be grouped into two lines. One of these services even arrives to the city of the Hague. The design of the stations is rather simple. For stations located underground, the layout consists of a mezzanine is located at level -1 and two side platforms at level -2. Elevated stations tend to have a island platform at an upper level and a mezzanine at the street level.</p>
                <p>Blaak and Beurs have layouts were two lines cross, one over the other. The connection is provided via direct staircases linking both platforms.</p>
            </div>
            <div id="com_Sao Paulo"> 
                <h5>São Paulo</h5>
                
                <p>The metropolis of São Paulo has a rapid transit network operated by three different companies. This is a relatively new metro (it was opened in 1968, despite some lines were converted from existing railways), with a layout and design thought to hold huge flows of passengers. Trains can be up to 200 m long.</p> 
                <p>Stations are very wide. Some of them, such as Sé or Luz (line 1) have the Barcelona solution, in order to ease the passenger flows.</p>
            </div>
            <div id="com_Saragossa"> 
                <h5>Saragossa</h5>
                <p>Saragossa does not have metro but the commuter line C-1 has an urban section with three underground stations. This section was covered when the high speed rail line arrived to the city.</p>
                <p>All the stations have a building at street level that hosts vending machines and the fare gates. Platforms are located at level -1, just under street level.</p>
                <p>Miraflores station has a temporary access to a car parking, since the urbanisation of the street over the rail line has not been finished and the station building cannot be used. This station also has an underpass to reach the secondary platform.</p>
                <p>Goya station has connection with the tramway, at Fernando el Católico station. The connection has to be performed by crossing two zebra crossings.</p>
            </div>
            <div id="com_Valencia"> 
                <h5>Valencia</h5>
                <p>The Valencia metro is actually the merge of different narrow gauge suburban railways that were connected via a tunnel crossing the city center. So this system is somehow the hybrid of a premetro and a rail, since in the city of Valencia is like a metro, but in the suburbs this works like a rail with lots of level crossings and single track sections.</p>
                <p>The vast majority of underground stations have one or two mezzanines at level -1 and two side platforms at level -2. There are some stations with a different layout compared to the others, especially in lines 3 and 5: Bailén, Avinguda del Cid, Àngel Guimerà and Colón have island platforms. Alameda has four tracks and three platforms (2 for the Rafelbunyol line and 2 for the Marítim line).</p>
                <p>Xàtiva station has a radically diferent layout, as the platforms are overlapped because there is the juntion of the line towards Bailén and Jesús just 20 m after the platform end (on the eastern side).</p>
            </div>
            <div id="com_Warsaw"> 
                <h5>Warsaw</h5>
                <p>Line 1 has two types of stations: the ones located in the suburbs, having side platforms at level -1 and ticket halls at street level, and the ones located in the city centre, having a island platform at level -2 and a mezzanine at level -1.</p>
                <p>The stations on line 2 are similar to the ones with a island platform on line 1, with the difference that the platforms are located a bit deeper.</p>
                <p>There are two main transfer stations. Świętokrzyska is the crossing point of both metro lines and the transfer is quick. Half a kilometer to the south, there is the hub consisting of Centrum metro station, Śródmieście suburban rail station and the Central rail station. The latter two form a huge underground complex, combined with a shopping mall. The connection of Centrum and Śródmieście stations is done at street level.</p>
            </div>
            <div id="com_Vienna"> 
                <h5>Vienna</h5>
                <p>Part of the current metro network (U-Bahn) is inherited from a primitive urban rail network known as Stadtbahn that was steam-powered until the 1920s. Once the network was electrified, the rolling stock used was similar to the ones used for the tramways. Most of its network was elevated or ran at a street level, but without level crossings.</p>
                <p>During the 60s, the municipal government decided to build a couple of tram tunnels. At the same time, they also planned a metro network consisting of a basic network, with parts of it coming both from the Stadtbahn (U4) and from the newly tram tunnels (part of current U2), asides from the construction of line U1. In the 1980s the second phase took place: line U3 was built and line U6 was integrated from the Stadtbahn.</p>
                <p>The layout of the stations depends on the time they were built. The non-underground stations that were part of the Stadtbahn have side platforms and the access is made via the station buildings, which are in the Art Nouveau style. The stations that were part of the tram tunnel are located under street level and are quite simple: offset side platforms at level -1. The new stations built from the 1970s on typically have a island platform at the lower level and two mezzanines at the upper level, which can be either on street level or below, and is connected with the platforms via escalators or elevators. The depth of the latter stations is variable, but the ones located in the city center may be very deep.</p>
                <p>All the transfer stations have been built after 1970 and their layout reflects the idea of having efficient links. Except for Praterstern, all stations have quick transfers.</p>
            </div>
            <div id="com_Oslo">
                <h5>Oslo</h5>
                <p>The current Oslo T-bane system originated from an old network of suburban trams that developed in the western suburbs of the city during the first half of the 20th century, and a modern metro system built from the 1960s onwards in the eastern part of the city. Both networks were progressively merged and unified between the 1970s and the 2010s.</p>
                <p>The Oslo metro runs mostly elevated or on the surface, but there are also shallow underground sections. Surface stations usually have two side platforms. Access to the platforms is open, using an honor system, and access to the platforms is performed directly from street level through ramps. In some places, there is a Narvesen kiosk that serves as both a ticket reseller and a convenience store.</p>
                <p>The underground stations are located either in the city center or in the northeastern suburbs. Most stations are situated at a shallow depth and have two side platforms at the deepest level. At the immediately higher level, there is a lobby that can be either at street level or underground. The connection between levels is made through ramps and staircases.</p>
                <p>There are a few stations that are situated at considerable depth: Romsås, Ellingsrudåsen, Stortinget, Nydalen, and Vestli. Access to the first two is only possible through large-capacity elevators that connect the street to the concourse, in addition to a ramp of over 200 meters in length that also links the street to the concourse level.</p>
            </div>
            <div id="com_Gothenburg">
                <h5>Gothenburg</h5>
                <p>The Gothenburg tram has an underground station. Hammarkullen is located at a considerable depth, in a hilly suburb in the northeastern part of the city. The tracks pass through a dual tube tunnel. Trams run on the left only in this specific part, as the station has island platforms and the rolling stock only has doors on the right side. From the platform level, there is a flight of escalators and an inclined elevator that leads to the lobby, located at street level.</p>
            </div>
            <div id="com_Hamburg">
                <h5>Hamburg</h5>
                <p>Hamburg has two rapid transit systems: the U-Bahn and the S-Bahn. The U-Bahn, which is the proper metro system, is one of the oldest in Europe. The first circular line was constructed combining elevated, at-grade and shallow underground sections. Subsequent extensions have also been built alternating these three typologies. However, the central section of U2 and the branch of U4 were constructed at a greater depth.</p>
                <p>In general, the underground stations are quite shallow and have a island platform (side platforms in the original U3 stations). Some stations have an intermediate level serving as a lobby. On the other hand, the elevated stations have a street-level building (where the lobby is located) and a island platform or two side platforms at level +1.</p>
                <p>The S-Bahn uses sections of the German railway network. The construction of the City S-Bahn (an underground line through the city center) started in the 1960s. Their stations have large island platforms located at level -2, generally with lobbies at level -1, standing at the ends of the platforms.</p>
                <p>As for interchanges, some have been designed to facilitate cross-transfer connections (Barmbek for U3-U3 connections, Wandsbek-Gartenstadt, Berliner Tor, Altona, Hauptbahnhof between S-Bahn trains, Norderstedt Mitte), with parallel platforms (Ohlsdorf, Barmbek for U3-S1 connections, Hauptbahnhof Süd, Elbbrücken) or with direct transfers via a single flight of stairs (Schlump, Jungfernstieg).</p>
                <p>There are other transfers that were poorly designed, such as the long passageway between Rathaus and Jungfernstieg, or the street-level transfer at Wandsbeker Chaussee, Dammtor/Stephansplatz, or Sternschanze.</p>
            </div>
            <div id="com_Essen">
                <h5>Essen</h5>
                <p>Essen's Stadtbahn has two trunk lines. The one that runs through Rathaus station is a group of tram lines that run underground in the city center, with tram vehicles and low-level platforms. The lines that pass through Hirschlandplatz are light metros.</p>
                <p>There is a variety of station typologies. The shallower stations usually have side platforms, while the trunk line stations of the light metro have island platforms, which are situated at a considerable depth.</p>
            </div>
            <div id="com_Dortmund">
                <h5>Dortmund</h5>
                <p>Dortmund's Stadtbahn consists of three trunk lines located in the city center. The east-west lines are operated with low-floor trams, while the other two are operated with high-floor light metros. Most stations are located at a shallow depth. The station vestibules are either at street level or at an intermediate level between the street and the platform.</p>
                <p>In Dortmund, there is also a monorail system (H-Bahn) that serves the Technical University of Dortmund (TU Dortmund). It consists of two lines. The track is single-track, but there are some stations with passing loops. All stations are elevated or at-grade.</p>
                <p>Bochum's Stadtbahn consists of a north-south line, as well as several tram lines that run through underground sections in the city center. Most Stadtbahn stations have island platforms and vestibules located at an intermediate level between the street and the platforms. In some stations, the platforms are situated at a higher depth, such as Rathaus Nord and Hauptbahnhof.</p>
            </div>
            <div id="com_Bochum">
                <h5>Bochum</h5>
                <p>The Bochum Stadtbahn consists of a north-south line, as well as several tram lines that run through underground sections in the city center. Most Stadtbahn stations have island platforms and entrances located at an intermediate level between the street and the platforms. In some stations, the platforms are situated at a higher depth, such as Rathaus Nord and Hauptbahnhof.</p>
            </div>
            <div id="com_Mülheim">
                <h5>Mülheim</h5>
                <p>The Stadtbahn stations in Mülheim are different. The stations that are close to the Ruhr have platforms at a considerable depth to allow the tunnels to pass underneath the river. The remaining stations have a typical configuration of any Stadtbahn network in Germany, with a vestibule at level -1 and platforms (either side or central) at level -2.</p>
                <p>The Hauptbahnhof station is an intermodal hub that consist of elevated rail platforms, four underground Stadtbahn tracks with two island platforms and two underground bus platforms parallel to the Stadtbahn ones.
            </p></div>
            <div id="com_Duisburg">
                <h5>Duisburg</h5>
                <p>All Stadtbahn and underground tram stations in Duisburg have island platforms. These platforms are usually located at level -2, while level -1 is reserved for the lobbies.</p>
                <p>There are two stations with a particular layout: Hauptbahnhof and König-Heinrich-Platz, which are the transferring points for the north-south and east-west lines. These stations have two parallel platforms, stacked on different levels (-2 and -3). Different combinations of escalators and staircases allow for transfers, access, and exit from the station.</p>
            </div>
            <div id="com_Düsseldorf">
                <h5>Düsseldorf</h5>
                <p>Düsseldorf has two Stadtbahn main lines (north-south and northeast-southeast), as well as an underground tram main line. Both Stadtbahn lines share tunnels between the central station (Hauptbahnhof) and the city center (Heinrich-Heine-Allee), with tracks running parallel to each other. At Hauptbahnhof and Heinrich-Heine-Allee, the platforms serving the four tracks are located at the same level. However, at the intermediate stations, platforms are overimposed, being the northbound one on the upper level.</p>
                <p>On the other hand, the underground tram stations have low side platforms at level -2 and a mezzanine at level -1.</p>
            </div>
            <div id="com_Turin">
                <h5>Turin</h5>
                <p>Almost all metro stations in Turin follow a standard design consisting of two side platforms at level -3 and a lobby at level -1. The connection between the lobby and the platforms is made through escalators that go directly from the platforms to the lobby, elevators, or two flights of stairs.</p>
                <p>Porta Nuova is the central rail station and has a different layout: the lobby is located at level -1 and platforms are at level -2, which can be reached by stairs or an elevator. There is a direct connection from the metro mezzanine to the railway station original hall, which is now part of a shopping center.</p>
                <p>Porta Susa station has metro platforms at level -4, an intermediate level at -3, and an open hall located inside the large canopy that constits the railway station building. The railway station itself consists of three levels, with the eastern part of the station featuring a huge glass roof canopy measuring 380 meters long by 30 meters wide. Level -2 also contains the four rail platforms. On level -1 there are four passageways that connect the western accesses to the station and act as an intermediate level to connect crowds coming from the different platforms.
            </p></div>
            <div id="com_Lausanne">
                <h5>Lausanne</h5>
                <p>The Lausanne metro consists of a light metro line (m1) and an automated rubber-tired metro line (m2), which originated from a funicular that was later converted to rack railway operation.</p>
                <p>The stations on the m1 are either locatred underground or at street level. Some stations have only one platform with direct access to the street, as the track is single-track. Stations with passing loops usually have two side platforms. The terminal station at Renens CFF is part of the Swiss Federal Railways station.</p>
                <p>On the other hand, the stations on the m2 line are more varied. All stations have side platforms, except Sallaz. Some have platforms are located at street level, like Ouchy or Grancy. Others are very swallow and can be accessed via a staircase or ramp, such as Délices or CHUV.</p>
                <p>Finally, some stations have a unique layout due to the topography of the old town, particularly the deep and narrow Flon Valley. Flon station is a main hub. It is located at Place de l'Europe. The m1 station is at the same level as the square, while the LEB (railway) and m2 stations are at level -2. From level -2, five elevators ascend to the height of the Grand Pont, located about twenty meters above.</p>
                <p>Similarly, the Riponne station is situated in the Flon River Valley. The station is located at an intermediate level between the street following the valley and the Riponne Bridge. Four elevators (two per platform) connect the three levels.</p>
            </div>
            <div id="com_Porto">
                <h5>Porto</h5>
                <p>The Porto metro is a newly constructed light metro. It has two trunk lines: one north-south and another east-west, with a section that follows the path of the former narrow-gauge lines that departed from Trindade, which now serves as a transfer station between the two trunk lines.</p>
                <p>The surface stations have the typical design of a modern tram station, with shelters and pedestrian crossings at the ends of the platforms to switch platforms or exit the station.</p>
                <p>The underground stations have side platforms at the deepest level, but there are differences in the layout of intermediate levels and the location of the booking hall.</p>
            </div>
            <div id="com_Munich">
                <h5>Munich</h5>
                <p>The Munich U-Bahn is a metro system formed by 6 different lines, plus two that only operate during rush hours. The network has lots of spurs, but in the city center all those lines merge and form 3 trunk lines, in addition to an east-west trunk line of the S-Bahn, which, due to its frequency and performance, can be considered a metro, just like in Berlin and Hamburg.</p>
                <p>Most stations have island platforms located at level -2 and a couple of lobbies located at level -1, just above the ends of the platforms. Any station has turnstiles: a honor system is used instead. In some specific stations the platforms may be located at a greater depth, which has required the installation of long escalators, like the ones in the central part of the U4 and U5.</p>
                <p>One of the characteristics of the Munich metro is the presence of cross-platform transfers at many stations, with coordination on the arrivals and departures. Some examples include Scheidplatz, Innsbrucker Ring or Neuperlach Süd. Additionally, some other stations with terminating trains usually have three or four tracks, such as Hauptbahnhof (U1-U2), Münchner Freiheit, Olympiazentrum, Kolumbusplatz, Fröttmaning, or Implerstraße. Some of these stations have elevators that provide direct access between the platforms and the street.</p>
                <p>The most centric S-Bahn stations use the Barcelona solution. At Hauptbahnhof and Karlsplatz, passengers board using the island platform and alight via the side platforms; while at Marienplatz, due to narrow streets, the two tracks are overlapped: passengers aight from the train using the right hand side in the direction of travel, and board through the opposite doors. Along with the two levels dedicated to the S-Bahn (-2 and -3), there is also the U-Bahn station located at level -4, whose platforms are separated by nearly a hundred meters since the streets above are narrow and the City Hall building is inbetween.</p>
                <p>In other transfer stations, the line change is direct through a flight of stairs (Odeonsplatz, Hauptbahnhof, Sendlinger Tor) or through the vestibules in the case of most U-Bahn to S-Bahn transfers.</p>
            </div>
            <div id="com_Nuremberg">
                <h5>Nuremberg</h5>
                <p>The Nuremberg U-Bahn has three lines. Two of them, U2 and U3, share tracks in the central section and have automatic operation.</p>
                <p>The station layout for most of the stations is quite simple. First of all, the ticketing policy is based in an honor system, so there aren't turnstiles in any station. The platforms are always located at the lowest level of the station, usually at level -1 or -2 (if the station has a mezzanine at level -1). In some cases, there is direct access from the street to the platform. All stations have elevators.</p>
                <p>The two interchange stations between the U-Bahn lines are designed to provide quick transfers. At Hauptbahnhof, the U1 station is located one level below the U2 and U3 station, and only a short flight of stairs is needed to change. At Plärrer station, a cross-platform transfer is ensured in both directions, as the platforms of both lines are stacked.</p>
            </div>
            <div id="com_Stuttgart">
                <h5>Stuttgart</h5>
                <p>The Stuttgart Stadtbahn is quite complex, but its operation can be simplified into cross-valley lines and the valley lines. Outside the city center, tracks run on street level and most stations ressemble modern tramway stops. In the city center, stations are underground and have side platforms at level -2 and one or two lobbies at level -1.</p>
                <p>The stations in the central section of the S-Bahn have a island platform at level -2 and lobbies placed at both ends of the platforms, at an intermediate level between the platform and the street.</p>
            </div>
            <div id="com_Lille">
                <h5>Lille</h5>
                <p>The Lille metro consists of two VAL (light automated vehicle) lines. A VAL system is characterized by very narrow and short vehicles that operate at a high frequency in order to accommodate the demand. The narrow gauge is a direct consequence of minimizing tunnel construction costs.</p>
                <p>Initially, the metro operated on an honor system, so the stations were designed to allow easy connections between streets and the plaforms. The subsequent installation of turnstiles means that some stations may only have them installed in certain accesses, while others may have a weird distribution turnstiles.</p>
                <p>The main station of the network is Gare de Flandre, which is the central railway station and also a common station for both metro lines and tram lines, whose platforms are underground. This station provides a cross-platform transfer between the metro lines. Additionally, the transfer between the metro and the tram is also very fast. As a curiosity, the tram station has a platform exclusively for passenger alighting, since it is the last station.</p>
                <p>The other interchange station between the two metro lines is Porte des Postes, where the platforms of the two lines intersect at different levels, but transfers are quick.</p>
            </div>
            <div id="com_Stuttgart">
                <h5>Palma</h5>
                <p>The Palma metro is a recent construction. The section closest to the city center was built by taking advantage of the underground section of the Palma-Inca line at the entrance to the city. Between the Intermodal Station at Plaça d'Espanya and Son Costa - Son Fortesa, the metro tracks run parallel to the aforementioned railway line.</p>
                <p>The Estació Intermodal is the main transportation hub in Palma. There is an underground bus station located next to the underground railway and metro station. In fact, this hub is the starting point for all the interurban bus lines and rail lines originating from Palma.</p>
                <p>All the underground section was built very shallow. In fact, the stations located on Gran Via Asima have the same design, with platforms and lobbies located at level -1 and an underground passage at level -2 equipped with escalators and elevators.</p>
                <p>The Son Sardina station is located on the surface and provides an interchange with the Palma-Sóller line. The UIB station, on the other hand, has a street-level passenger building, although it does not host any facilities.</p>
            </div>
            <div id="com_Brescia">
                <h5>Brescia</h5>
                <p>The Brescia metro consists of a single line that opened in 2013. The rolling stock comprises Ansaldobreda’s automatic trains, also in operation on Milan metro lines 4 and 5. The line runs shallowly in the northern section, deeply in the city center, and on surface level and elevated through the eastern suburbs. An honor system is employed, eliminating the need for turnstiles.</p>
                <p>Some of the deepest stations, such as Marconi, Ospedale, Stazione FS, Bresciadue, or Volta, follow a standard design with two side platforms at level -3. These platforms are connected to the mezzanine at level -2 via a staircase and two independent escalators. From the mezzanine, there is access to an intermediate level (-1) and a further flight of stairs leading to the street.</p>
                <p>Shallow stations typically consist of two side platforms directly accessible from the street, while elevated stations feature an island platform.</p>
            </div>
            
            <div id="com_Istanbul">
                <h5>Istanbul</h5>
                <p>Despite having 10 lines in operation, the Istanbul metro is quite modern. Except for lines 1 and 2, built in the 80s and 90s, the rest of the network was constructed in the 21st century. Extensions are underway in both the European and Asian parts of the city. The tram network complements the metro, which incorporates turnstiles at each stop. Additionally, the public transportation network includes four funiculars, three of which are entirely underground.</p>
                <p>The metro lines exhibit significant differences in technical features, including train type, automation, track count, and electrification system. Construction methods for tunnels and stations vary from line to line, affecting station layouts. With the exception of line 1 which runs shallow or elevated, all lines run at considerable depths. Access and egress times are relatively high and some transfer layouts may result in long passageways or unnecessary multiple level changes. Moreover, transfers are not free, as passage through turnstiles is required.</p>
                <p>All lines were constructed with dual-tube tunnels at depths ranging from 20 to 45 meters below ground level, except for line 1, which is shallower, and line 6, which was built with a single track and with passing loops at each station. Some stations are located as deep as 70 meters, only accessible via elevators in certain cases.</p>
            </div>
            
            <div id="com_Malaga">
                <h5>Malaga</h5>
                <p>The Malaga metro comprises two lines operated with a tramway fleet. Line 2 is entirely underground. Line 1 is mostly underground, but the western section of line 1 was built as a light metro with level crossings. The underground sections are shallow, with most stations featuring a lobby at level -1 and an island platform at level -2.</p>
                <p>The common section is peculiar. Each line has its own tracks. The tunnel has two levels, with two tracks on each one. Between El Perchel and Guadalmedina stations, two tracks interchange their levels, in a section located within two curves. La Unión station on line 1 has also overlapped platforms. Atarazanas station only has a single platform.</p>
            </div>
            
            <div id="com_Seville">
                <h5>Seville</h5>
                <p>The Seville metro consists of a single line that began construction in the 70s but was not opened until 2009. The rolling stock comprises tramway vehicles.</p>
                <p>The central section, built in the 70s, features a dual-tube tunnel constructed using TBMs. Stations generally have a lobby at level -1 or -2, followed by an intermediate level and an island platform at the lowest level. Platform screen doors protect the tracks.</p>
                <p>The western section, crossing the Guadalquivir river, includes elevated, surface, and underground sections. Ciudad Expo, the only station with both an island platform and a lobby at street level, stands out. Other stations have two side platforms, with the lobby located at either the upper or lower level, depending on the station's location.</p>
                <p>The line runs shallowly between Nervión and Cocheras, with all stations featuring side platforms and a single lobby.</p>
            </div>
            
            <div id="com_Palma">
                <h5>Palma</h5>
                <p>The Palma metro comprises a single line connecting the city center and the university campus in the north. The majority of the line is underground, with a surface-level section around Son Sardina. The segment between Estació Intermodal and Son Costa – Son Fortesa features quadruple tracks for metro and mainline traffic.</p>
                <p>Estació Intermodal serves as a transportation hub with 10 platforms, a bus station at level -2, and a mezzanine at level -1. Jacint Verdaguer station has two island platforms at level -2 and a mezzanine at level -1. Son Costa – Son Fortesa station features two unconnected island platforms at level -1. The UIB station has two side platforms at level -1 and a ground-level hall. Son Sardina station is at ground level, with two side platforms connected by an underpass and linking to the Sóller Railway station. The remaining stations share a similar design, with side platforms at level -1, each directly accessible from the street, and an underpass connecting both platforms.</p>
            </div>
            
            <div id="com_Naples">
                <h5>Naples</h5>
                <p>The Naples rail network comprises multiple lines operated by different agencies. The definition of what is part of the metro network varies.</p>
                <p>Line 1, opened in 1993, connects the old city by the sea with the upper districts. The line forms a loop to climb the hill. Most stations are at great depths, except the section between Colli Aminei and Piscninola. Connections to platforms vary by station, but the booking halls are commonly located at level -1. Some feature a single flight of parallel escalators (Montedonzelli, Policlinico), high-capacity lifts (Duomo), or two or three flights of stairs. Stations between Colli Amiei and Museo have island platforms, while those in the old city have side platforms. Quattro Giornate station has overlapped platforms.</p>
                <p>Line 2, owned by the Italian State, opened in 1925 with third rail electrification but was later converted to overhead lines. Montesanto and Cavour are the deepest stations, with a ground-level building comprising ticket office and turnstiles. Two flights of stairs and escalators connect to an intermediate level (-2), with two side platforms at level -3. Other stations, like Mergellina or Campi Flegei, are at ground level with grand station buildings. Piazza Garibaldi has two tracks and three platforms, with a recent layout change.</p>
                <p>Line 6, closed since 2013, featured a narrow profile with trains only 2.20 meters wide.</p>
                <p>The Arcobaleno line (Line 11) connects Piscinola with Aversa, built with cut-and-cover methods. The layouts resemble Milan metro lines 1 and 2 and Rome's southern section of line A. The Circumvesuviana and Circumflegrea lines are also part of Naples' rail network, with some underground stations.</p>
            </div>
            
            <div id="com_Rennes">
                <h5>Rennes</h5>
                <p>Rennes has two metro lines.</p>
                <p>Line A is a VAL, an automatic light metro using technology developed by Siemens. The trains have a width of 2.08 m. Most of the line runs underground, with two elevated stations (La Poterie and Pontchaillou). The layout of the stations varies considerably, but all stations have side platforms on the lowest level. The lobbies are either located at street level or at level -1. Anatole France and Jacques Cartier are the deepest stations on this line. Initially, the stations had an honor system, but turnstiles were installed in 2020. Due to this reason, some lobbies might have a peculiar placement of the turnstiles.</p>
                <p>Line B is a Neoval, an automatic line that uses more modern technology developed by Siemens. Trains operate in 2-car compositions, but stations allow for 3-car trains. The entire line runs underground except for the easternmost section, which is elevated. Platforms are located on the lowest level, normally at level -2 or -3. Mezzanines are located at level -1. Sainte-Anne is an interchange station located at the city center. Transfers, access, and egress are performed through a complex system of one-way corridors, stairs, and escalators.</p>
            </div>
            
            <div id="com_Donostia-San Sebastian">
                <h5>Donostia-San Sebastian</h5>
                <p>Topo is a narrow-gauge rail line operated by Euskotren Trena, an agency owned by the Basque Government. This line runs through many tunnels, earning it the nickname "Topo," which means “mole” in Spanish. The line underwent a major renovation in the last 10 years, and a variant is being built both in the city center of San Sebastian and in the neighboring town of Pasaia. As a consequence, the current main station of Amara will be closed and dismantled.</p>
                <p>The layout of the stations differs. Lugaritz, Anoeta, and Herrera have a station building at ground level and two side platforms at level -1. Loiola and Pasaia stations are elevated. Intxaurrondo and Altza stations are located deep underground and have layouts and aesthetics similar to those of the Bilbao metro, once designed by Norman Foster.</p>
            </div>
            
            <div id="com_Sofia">
                <h5>Sofia</h5>
                <p>The Sofia metro consists of 4 different services that operate on 2 physical lines. Despite having rolling stock manufactured by a Russian company, the aesthetics and layouts differ from the Soviet-influenced metros of eastern European countries. Generally speaking, the average station has lobbies located at levels -1 and the platforms at level -2. Most stations have side platforms, but the oldest ones, located in the central part of lines 1 and 4, have side platforms. Stations in the common section of lines 1 and 4 have low-cost platform screen doors.</p>
                <p>All stations on line 3 have side platforms, normally located at level -2. Mezzanines are commonly located at level -1. The connection between platforms and the mezzanine is performed by multiple staircases or elevators. Most of the accesses to the stations are equipped with elevators.</p>
            </div>
            
            <div id="com_Toulouse">
                <h5>Toulouse</h5>
                <p>The Toulouse metro is formed by two lines that form a cross-shaped network. Both lines use VAL technology and are automated. The layout of line A stations varies. In the city center, the line runs through a dual-tube tunnel at a great depth to cross the Garonne river. Long escalators reach the platforms at Capitole and Esquirol. Stations located outside the city center tend to have a lobby at level -1 and two side platforms at level -2 or -3. The western terminus at Basso Cambo is elevated.</p>
                <p>Most of the line B stations have a similar layout consisting of a lobby at level -1, an intermediate level used for entering passengers at level -2, and two side platforms at level -3. Passengers egressing the station can use escalators that connect directly the platforms with the lobbies. Jean Jaurès is the main hub on the network. The station was designed to have one-way passages and escalators. The line B station uses the Barcelona solution, boarding through the island platform. Passengers need to pass through turnstiles to change from one line to the other. These turnstiles are used only for statistical purposes and to manage flows, as the tariff system guarantees free transfers.</p>
            </div>
            
            <div id="com_Zurich">
                <h5>Zurich</h5>
                <p>In 1962, the citizens of Zurich rejected in a referendum the conversion of tram lines in the city center into a premetro. In 1973, the citizens rejected again the construction of a metro network. However, a short section of the tunnels was already being built to conduct rolling stock tests. In 1978, the citizens approved integrating the existing tunnel into the tram network, which was completed in 1986. These stations were built at a considerable depth, as they are located in a hill between the valleys of the Limmat and the Glatt rivers. All stations have island platforms. Since trams in Zurich only have doors on the right side, they run on the left side of the tunnel. All the stations have multiple accesses, some reachable only via elevators, others via a long flight of stairs and escalators, which in some cases have the lower side in a level located even below the platform level. </p>
            </div>
            <div id="com_Liverpool">
                <h5>Liverpool</h5>
                <p>Merseyrail is the suburban train network managed by the Liverpool City Region, and it is operated by a private company through a concession. The network consists of two directly operated lines.</p>
                <p>The Wirral Line connects central Liverpool with the Wirral peninsula, located south of the River Mersey, via a tunnel opened in 1886. The two stations adjacent to the river (James Street and Hamilton Square) have platforms located at a great depth. The connection between the street-level concourse and the pre-platform level is made through three high-capacity elevators, in addition to emergency stairs, which at Hamilton Square can also be used regularly. </p>
                <p>The Northern Line is a north-south line created in 1977, after connecting by a tunnel two separate lines that departed from Exchange and Liverpool Central terminals. In the 1970s, the Wirral Line terminal, which ended in a double track at Liverpool Central, was also modified to become a one-way loop served by three stations spread throughout central Liverpool. These stations are very deep. The connection between platforms, intermediate levels and street-level concourses is made through two or three sets of escalators. All underground stations are accessible to people with reduced mobility.</p>
            </div>
            <div id="com_Genoa">
                <h5>Genoa</h5>
                <p>Genoa has a metro line that runs through the city, parallel to the coast. Due to the city's difficult topography, the construction methods for each section are different, resulting in a curvy route with very heterogeneous stations.</p>
                <p>Both terminals, Brin and Brignole, are located on viaducts. Additionally, Brignole metro station is integrated parallel to the railway station.</p>
                <p>Dinegro is the only station built using the cut-and-cover method and is the most shallow in the network. Both platforms are connected via an underpass. This station has múltiple tracks, three of them with platforms, in addition to other tracks that are used as workshops and depots.</p>
                <p>Darsena and San Giorgio stations have an island platform and are deeper than Dinegro but shallower than Sarzano-Sant’Agostino and De Ferrari stations, which have two side platforms each located in two different tunnels.</p>
                <p>The most complex station in the network is Principe: it consists of the metro station, an underground station national rail network, and the surface railway station. The surface station is nestled in a trench between mountains and has a yard with 5 platforms and 9 tracks. Corridors connect the underpass of the surface-level station with a concourse that either leads to the underground railway station, of which only one of the two tracks is in service, or to the metro station through a series of underground walkways. The metro station has a semi-underground concourse, which connects to the mezzanine, located at the upper level of the platform, via a staircase.</p>

            </div>
            <div id="com_Charleroi">
                <h5>Charleroi</h5>
                <p>Charleroi's premetro consists of a circular line that encircles the city center and three branches towards the suburbs and nearby towns. The network is operated as four radial services, which start from the central loop.</p>
                <p>The central ring is a mix of tram with priority (between Tirou and Gare Centrale) and a fully segregated line, mostly underground but with an elevated section between Gare Centrale and Palais. Line 4 operates completely segregated outside the city ring, with trams running on the left side. Lines 1 and 2 run also segregated from the rest of traffic between the city center and Pétria, and then as a tram line between Pétria and Monument, just like line 3 once past Piges.</p>
                <p>The station layouts are rather simple. Regardless of whether they are on a viaduct or in a tunnel, almost all have a central platform, which is accessed directly from the street, sometimes via an intermediate level, without turnstiles.</p>
                <p>Palais station has four tracks: two of them are in service, a third without regular service, and the fourth leads to a loop that reverses the direction of trains. Waterloo station has two platforms and three tracks, but only the central platform is in operation.</p>

            </div>

            <div id="com_Montreal"> 
                <h5>Montreal</h5> 
                <p>The Montreal metro consists of a network of 4 lines with rubber-tired trains. Nearly all of the network was built during the 1960s, 70s, and 80s, and is entirely underground, with tunnels often (but not always) following the alignment of the streets.</p>
                <p>Each station has unique architecture and style. Station depth also varies. However, most stations feature two side platforms, each 500 feet long (152.4 m), and all entrances are equipped with enclosures to protect against winter temperatures. In some cases, these enclosures also host station lobbies.</p>
                <p>Transfer stations were designed to offer practical and fast connections. Snowdon and Lionel-Groulx stations feature overlapped platforms, allowing for cross-platform transfers, while at Berri-UQAM, the platforms for the green and orange lines intersect at adjacent levels. At Jean-Talon, transferring between the orange and blue lines is also quick, with the platforms arranged in a stacked layout.</p>
                <p>One unique feature of Montreal is that, in the city center, metro stations connect directly to the underground city known as RÉSO, which links city blocks underground.</p>
            </div>
            
            <div id="com_Ottawa"> 
                <h5>Ottawa</h5> 
                <p>Ottawa’s rail transit system (O-Train) includes an east-west light rail line called the Confederation Line and a north-south rail line called the Trillium Line.</p>
                <p>The entire network is above ground, except for the central part of the Confederation Line, which runs at a depth of 17 to 25 meters below street level. The three underground stations have side platforms located on the lowest level. Each station has two independent entrances connecting the mezzanines located at either end of the platforms, which are accessible via multiple stair flights.</p>
                <p>Outside of the city center, stations may be located at street level, elevated, or in a trench, with most featuring side platforms. Some stations are transfer points between light rail and bus services, such as Tunney’s Pasture, Hurdman, and Blair. Ottawa also has several BRT lines, some of which have fully segregated infrastructure, including stops shaped like rail stations, with escalators, elevators, and lobbies with fare validators.</p>
            </div>
            
            <div id="com_Toronto"> 
                <h5>Toronto</h5> 
                <p>The Toronto subway has three lines. The network is relatively shallow, with some sections running above ground.</p>
                <p>In the oldest sections, the tunnel alignment is parallel to the street one but is shifted several meters toward the blocks of houses. Due to the cut-and-cover construction method used in these segments, it was necessary to expropriate and demolish existing buildings. Some of these clearings were used to build transfer hubs containing bus and streetcar bays, together with the passenger building, which also serves as the subway entrance. All bus and streetcar platforms are located within the paid area of the station, providing free transfers between the subway and surface transit.</p>
                <p>Regarding subway line transfers, Sheppard-Yonge, Bloor-Yonge, and St. George stations provide direct transfers via a single flight of stairs, while at Spadina, the transfer involves a walkway over 200 meters long.</p>
            </div>
            
            <div id="com_Calgary"> 
                <h5>Calgary</h5> 
                <p>Calgary has a light rail system called the C-Train. In the downtown area, it operates like a streetcar, with a low stop spacing, but in the suburbs, the spacing between stations is greater, and the trains have dedicated platforms, although some crossings still use level crossings.</p>
                <p>As for stations, there is only one underground station (Westbrook). Some other stations have platform access at ground level, while others use overpasses that lead to platforms through lobbies with waiting areas.</p>
            </div>
            
            <div id="com_Vancouver"> 
                <h5>Vancouver</h5> 
                <p>Vancouver’s SkyTrain consists of three automated metro lines. The network has a radial layout, and only two of the three lines reach downtown. As the name suggests, most of the metro is elevated, with only the most central segments being underground.</p>
                <p>The Expo Line runs through downtown in a two-level tunnel, with stations located at significant depths. The Canada Line is much shallower, with each station featuring a different layout: Waterfront, Vancouver City Centre, Yaletown-Roundhouse, and Olympic Village have a lobby on level -1 and an island platform on level -2; King Edward has overlapped platforms; while Oakridge and Langara have platforms on level -1 connected by an underpass.</p>
                <p>The main interchange of the network, Waterfront, serves as the terminal for the Expo and Canada Lines, as well as the commuter train and the ferry to North Vancouver. The transfer here is not ideal, as the Canada Line is in an area with separate fare gates, and the distance between this line and the ferry terminal is 350 meters.</p>
            </div>
            
            <div id="com_Seattle"> 
                <h5>Seattle</h5> 
                <p>Seattle has a light rail line. Initially, a tunnel was built for buses and trolleybuses in the downtown area, running from International District / Chinatown to Westlake, which opened in 1990. Stations in this section had side platforms on level -2 and two lobbies on level -1, with platforms spaced widely enough to allow one bus to overtake another.</p>
                <p>The tunnel closed in 2005 for conversion to light rail, which opened in 2009. Until 2019, it operated as a mixed-use tunnel for both buses and light rail. In 2016, the network expanded northward, adding a segment with four underground stations and one elevated station. Platforms at the underground stations are more than 20 meters deep, and each one has a unique layout.</p>
                <p>On the southern section, there is Beacon Hill Station, accessible only via four high-capacity elevators that descend to the platforms, located about 50 meters below ground.</p>
            </div>
            
            <div id="com_Stockholm"> 
                <h5>Stockholm</h5> 
                <p>Stockholm has three subway lines that cross the city center and split into two or three spurs at each end. The city itself is in an archipelago, so the metro lines were planned and built through a complex geography and geology, featuring surface stretches, elevated viaducts, shallow underground sections, and deep tunnels.</p>
                <p>The green line, the first to be built, is considered to be the shallowest. In the city center, it runs in shallow tunnels built using the cut-and-cover method, and in the suburbs, the line runs either elevated or at surface level. The red line combines deep underground segments in the north with a mix of surface and deep sections in the south. The blue line runs at great depth along nearly its entire length.</p>
                <p>All stations are accessible to persons with reduced mobility thanks to the installation of lifts. Deep stations typically feature two island platforms at the lowest level (-2), connecting to lobbies located at or near the surface (level -1) via a set of 3 or 4 parallel escalators, in addition to an inclined lift which also runs parallel. Stockholm has one of the highest numbers of inclined lifts in its subway system. Some deep stations have cavern-like platform designs.</p>
            </div>
            <div id="com_Leipzig"> 
                <h5>Leipzig</h5> 
                <p>Leipzig has a tunnel that crosses the city centre, with four underground stations, all featuring island platforms at the deepest level. Although the tunnels are twin-tube and were built using tunnel boring machines, the stations were constructed using the cut-and-cover method, except for Hauptbahnhof, which was built using the mining method.</p>
            </div>
            
            <div id="com_Karlsruhe"> 
                <h5>Karlsruhe</h5> 
                <p>Karlsruhe has a tram-train system. In 2021, a T-shaped underground line was opened, which is served by six stations, one of which is a double station. All stations have side platforms located on level -2, except for Kongresszentrum, which has its platforms on level -1. The -1 level of the other stations consists of various concourses.</p>
                <p>The platforms have sections with different heights to ensure compatibility with all rolling stock in terms of accessibility.</p>
            </div>

            <div id="com_Bielefeld"> 
                <h5>Bielefeld</h5>
                <p>The Bielefeld Stadtbahn consists of a north-south trunk line that branches into four lines, both in the north and in the south. The central section and a bunch of the northern spurs are underground. Most stations have island platforms on the deepest level, with accesses at both ends of each platform.</p>
                <p>Hauptbahnhof is the junction station on the northern side. The station has a concourse at level -1, two platforms and three tracks at level -2; plus one track and one platform at level -3, which crosses the station diagonally.</p>
            </div>

            <div id="com_Gelsenkirchen"> 
                <h5>Gelsenkirchen</h5>
                <p>Gelsenkirchen has a Stadtbahn line operated with low-floor trains. Except for Heinrich-König-Straße, which is located at a junction, all stations have a platform at the lowest level. In some stations, access to the platforms is directly from the street; in others, access points converge in the concourse.</p>
            </div>

            <div id="com_Wuppertal"> 
                <h5>Wuppertal</h5>
                <p>The Wuppertal Schwebebahn is a suspended monorail opened in 1901, with a single line that follows the course of the Wupper River, except at the western end, where it follows a street.</p>
                <p>The stations are elevated and located above the river or the street. All stations have side platforms, so trains have doors on only one side. The platforms are around 30 meters long.</p>
            </div>

            <div id="com_Cologne"> 
                <h5>Cologne</h5>
                <p>Cologne has a Stadtbahn made up of different services that cross the city. Most of the underground sections are located in the center and in the north. Some of these lines are operated with low-floor trams, while others use high-floor trains. This results in some stations having platforms with two different heights.</p>
                <p>The stations typically have a simple structure with platforms at level -2 and one or two concourses at level -1, although some stations have platforms at level -1. The new north-south line, partially constructed and served by lines 5 and 17, runs deeper than the other lines and has central platforms at almost all stations. However, currently only one of the two tracks is operational. Finally, line 13, which runs along the <em>Gürtel</em> (ring road), includes an elevated section.</p>
                <p>As for transfer stations, some are designed for quick and short transfers, such as Friesenplatz or Ebertplatz. The central station is served by two different, adjacent Stadtbahn stations.</p>
            </div>

            <div id="com_Bonn"> 
                <h5>Bonn</h5>
                <p>Bonn has a Stadtbahn consisting of a line that runs parallel to both the Cologne – Mainz railway line and the Rhine River. It has two underground sections: one in the center and south of Bonn, and another in the Bad Godesberg district, plus a couple of isolated underground stations on a branch line.</p>
                <p>The stations are simple. All have side platforms at level -2 and one or two concourses at level -1.</p>
            </div>

             </div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Cat Aquariums (121 pts)]]></title>
            <link>https://cataquariums.com/</link>
            <guid>45237970</guid>
            <pubDate>Sun, 14 Sep 2025 06:42:56 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://cataquariums.com/">https://cataquariums.com/</a>, See on <a href="https://news.ycombinator.com/item?id=45237970">Hacker News</a></p>
<div id="readability-page-1" class="page"><div data-testid="main.sections" class="page">
    <p id="fw-section-video-f9b5efad-85e0-4f75-9cea-5148d37672d1">

<section data-section-id="fw-section-video-f9b5efad-85e0-4f75-9cea-5148d37672d1" data-section-type="video-section" data-testid="main.single.section">
  
  
    <video playsinline="" autoplay="" muted="" loop="">
      <source src="https://cdn.fourthwall.com/sr-creators/resources/5882a86c-9863-49ec-ae7d-588c747bd37a/72eb790c8ad3d74de7441168c95fb070_89abf644bb7d.mp4" type="video/mp4">
      Your browser does not support HTML5 video.
    </video>
  
</section>

</p><div data-section-id="fw-section-custom-html-9b4045a4-e5e0-41df-a1fa-ab2639b5f245" data-testid="main.single.section" id="fw-section-custom-html-9b4045a4-e5e0-41df-a1fa-ab2639b5f245">
  <div>
    <p><img src="https://img.icons8.com/ios-filled/50/000000/pet-commands-stay.png" alt="Happy Pet Owners Icon"></p><p>200+ Happy Pet Owners</p>
  </div>

  <div>
    <p><img src="https://img.icons8.com/ios-filled/50/000000/star--v1.png" alt="Star Rating Icon"></p><p>4.9/5 Star Rating</p>
  </div>

  <div>
    <p><img src="https://img.icons8.com/ios-filled/50/000000/guarantee.png" alt="Satisfaction Guarantee Icon"></p><p>100% Customer Satisfaction</p>
  </div>
</div><div data-section-id="fw-section-rich-text-6caef3ff-a1e7-43ea-833e-2131a0e30091" data-section-type="rich-text" data-testid="main.single.section" id="fw-section-rich-text-6caef3ff-a1e7-43ea-833e-2131a0e30091">
<div>

<h2>Safety First Cat Aquarium</h2>
<p>Your pet’s well being is our top priority. We test every product for safety. The edges and openings of our cat view fish tank are carefully hand-polished, ensuring your feline can play freely without any risk. The materials used are non-toxic, so you can rest easy knowing that your space is both secure and comfortable for your pet.</p>
</div>
<div>
<h2>Quality You Can Trust</h2>
<p>These enclosures are made from ultra clear glass with 92% light transmittance. We use high-quality materials and great craftsmanship to create something that’s not only durable but also looks awesome. Every piece is designed to be both practical and stylish, making it a great addition to any space.<br><strong></strong></p>
</div>
</div><div data-section-id="fw-section-rich-text-8590db23-c407-4bf4-9aef-16f7a9d7d15d" data-section-type="rich-text" data-testid="main.single.section" id="fw-section-rich-text-8590db23-c407-4bf4-9aef-16f7a9d7d15d">
          <h2>Why Your Cat Needs An Aquarium</h2>

        </div>

    
  

  </div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[SpikingBrain 7B – More efficient than classic LLMs (118 pts)]]></title>
            <link>https://github.com/BICLab/SpikingBrain-7B</link>
            <guid>45237754</guid>
            <pubDate>Sun, 14 Sep 2025 05:49:42 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://github.com/BICLab/SpikingBrain-7B">https://github.com/BICLab/SpikingBrain-7B</a>, See on <a href="https://news.ycombinator.com/item?id=45237754">Hacker News</a></p>
<div id="readability-page-1" class="page"><div data-hpc="true"><article itemprop="text"><p dir="auto"><h2 tabindex="-1" dir="auto">SpikingBrain：Spiking Brain-inspired Large Models</h2><a id="user-content-spikingbrainspiking-brain-inspired-large-models" aria-label="Permalink: SpikingBrain：Spiking Brain-inspired Large Models" href="#spikingbrainspiking-brain-inspired-large-models"></a></p>
<p dir="auto">📄 Technical Report: <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/SpikingBrain_Report_Chi.pdf">Chinese</a> | <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/SpikingBrain_Report_Eng.pdf">English</a><br>
🚀 Arxiv: <a href="https://www.arxiv.org/abs/2509.05276" rel="nofollow">arXiv:2509.05276</a><br>
🧩 Models: <a href="#available-models">Available Models</a></p>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">About SpikingBrain</h2><a id="user-content-about-spikingbrain" aria-label="Permalink: About SpikingBrain" href="#about-spikingbrain"></a></p>
<p dir="auto">Inspired by brain mechanisms, <strong>SpikingBrain</strong> integrates <strong>hybrid efficient attention</strong>, <strong>MoE modules</strong>, and <strong>spike encoding</strong> into its architecture, supported by a universal conversion pipeline compatible with the open-source model ecosystem. This enables continual pre-training with less than 2% of the data while achieving performance comparable to mainstream open-source models. We further adapt frameworks, operators, parallel strategies, and communication primitives for <strong>non-NVIDIA (MetaX) clusters</strong>, ensuring stable large-scale training and inference. SpikingBrain achieves over 100× speedup in TTFT for 4M-token sequences, while spiking delivers over 69% sparsity at the micro level. Combined with macro-level MoE sparsity, these advances provide valuable guidance for the design of next-generation neuromorphic chips.</p>
<p dir="auto"><a target="_blank" rel="noopener noreferrer" href="https://github.com/BICLab/SpikingBrain-7B/blob/main/assets/fig1.png"><img src="https://github.com/BICLab/SpikingBrain-7B/raw/main/assets/fig1.png" alt=""></a></p>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">Project Structure</h2><a id="user-content-project-structure" aria-label="Permalink: Project Structure" href="#project-structure"></a></p>
<p dir="auto">This repository provides the full implementation and weights of <strong>SpikingBrain-7B</strong>, including the <strong>HuggingFace version</strong>, <strong>vLLM inference version</strong>, and <strong>quantized version</strong>, enabling flexible deployment and research across different scenarios.</p>
<div data-snippet-clipboard-copy-content="SpikingBrain-7B/
├── hf_7B_model/ # HuggingFace version
├── run_model/   # Model run examples
├── vllm_hymeta/ # vLLM plugins and inference support
├── W8ASpike/    # Quantized inference version
├── setup.py
├── requirements.txt 
└── README.md "><pre><code>SpikingBrain-7B/
├── hf_7B_model/ # HuggingFace version
├── run_model/   # Model run examples
├── vllm_hymeta/ # vLLM plugins and inference support
├── W8ASpike/    # Quantized inference version
├── setup.py
├── requirements.txt 
└── README.md 
</code></pre></div>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">vLLM-HyMeta</h2><a id="user-content-vllm-hymeta" aria-label="Permalink: vLLM-HyMeta" href="#vllm-hymeta"></a></p>
<p dir="auto"><strong>vllm-hymeta</strong> is the plugin adaptation of HyMeta (Hybrid Models built on MetaX GPUs) for the <a href="https://github.com/vllm-project/vllm/tree/main">vLLM inference framework</a>, providing efficient inference support on NVIDIA GPUs.</p>
<p dir="auto">By leveraging the <a href="https://blog.vllm.ai/2025/05/12/hardware-plugin.html" rel="nofollow">plugins mechanism</a> in vLLM, hardware backends can be integrated in a modular fashion, bringing the following benefits:</p>
<ul dir="auto">
<li>
<p dir="auto"><strong>Decoupled codebase</strong>: Backend-specific code remains independent, keeping the vLLM core cleaner.</p>
</li>
<li>
<p dir="auto"><strong>Reduced maintenance cost</strong>: vLLM developers can focus on general functionality without being affected by backend-specific implementations.</p>
</li>
<li>
<p dir="auto"><strong>Faster integration</strong>: New backends can be integrated quickly and evolve independently with less engineering effort.</p>
</li>
</ul>
<p dir="auto"><h3 tabindex="-1" dir="auto">Container Deployment (NVIDIA)</h3><a id="user-content-container-deployment-nvidia" aria-label="Permalink: Container Deployment (NVIDIA)" href="#container-deployment-nvidia"></a></p>
<div dir="auto" data-snippet-clipboard-copy-content="sudo docker run -itd \
    --entrypoint /bin/bash \
    --network host \
    --name hymeta-bench \
    --shm-size 160g \
    --gpus all \
    --privileged \
    -v /host_path:/container_path \
    docker.1ms.run/vllm/vllm-openai:v0.10.0"><pre>sudo docker run -itd \
    --entrypoint /bin/bash \
    --network host \
    --name hymeta-bench \
    --shm-size 160g \
    --gpus all \
    --privileged \
    -v /host_path:/container_path \
    docker.1ms.run/vllm/vllm-openai:v0.10.0</pre></div>
<p dir="auto"><h3 tabindex="-1" dir="auto">Plugin Installation</h3><a id="user-content-plugin-installation" aria-label="Permalink: Plugin Installation" href="#plugin-installation"></a></p>
<div dir="auto" data-snippet-clipboard-copy-content="git clone https://github.com/BICLab/SpikingBrain-7B.git
cd SpikingBrain-7B
pip install ."><pre>git clone https://github.com/BICLab/SpikingBrain-7B.git
<span>cd</span> SpikingBrain-7B
pip install <span>.</span></pre></div>
<p dir="auto">Recommended environment for installing <strong>vllm-hymeta</strong> on NVIDIA GPUs:</p>
<div dir="auto" data-snippet-clipboard-copy-content="decorator
pyyaml
scipy
setuptools
setuptools-scm
flash_attn==2.7.3
flash-linear-attention==0.1
vllm==0.10.0
torch==2.7.1"><pre>decorator
pyyaml
scipy
setuptools
setuptools-scm
<span>flash_attn=</span>=2.7.3
<span>flash-linear-attention=</span>=0.1
<span>vllm=</span>=0.10.0
<span>torch=</span>=2.7.1</pre></div>
<p dir="auto"><h3 tabindex="-1" dir="auto">Run with vLLM</h3><a id="user-content-run-with-vllm" aria-label="Permalink: Run with vLLM" href="#run-with-vllm"></a></p>
<p dir="auto">You can serve a model with vLLM in the simplest way using the following command:</p>
<div dir="auto" data-snippet-clipboard-copy-content="vllm serve <your_model_path> \
  --served-model-name <model_name> \
  --gpu-memory-utilization <ratio> \
  --block-size <size> \
  --dtype bfloat16 \
  --port <port_number>"><pre>vllm serve <span>&lt;</span>your_model_path<span>&gt;</span> \
  --served-model-name <span>&lt;</span>model_name<span>&gt;</span> \
  --gpu-memory-utilization <span>&lt;</span>ratio<span>&gt;</span> \
  --block-size <span>&lt;</span>size<span>&gt;</span> \
  --dtype bfloat16 \
  --port <span>&lt;</span>port_number<span>&gt;</span></pre></div>
<p dir="auto">You may also set <code>--tensor-parallel-size</code> and <code>--pipeline-parallel-size</code> when launching if you want to run with multiple GPUs.</p>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">W8ASpike</h2><a id="user-content-w8aspike" aria-label="Permalink: W8ASpike" href="#w8aspike"></a></p>
<p dir="auto"><strong>W8ASpike</strong> is the quantized inference version of SpikingBrain-7B, aiming to reduce inference cost under low-precision settings and explore the potential of Spiking Neural Networks (SNNs).</p>
<p dir="auto">The current implementation adopts <strong>pseudo-spiking</strong>, where activations are approximated as spike-like signals at the tensor level, rather than true asynchronous event-driven spiking on neuromorphic hardware.</p>
<ul dir="auto">
<li>
<p dir="auto"><strong>Pseudo-spiking</strong>: Efficient approximation at the tensor level, suitable for prototyping and research.</p>
</li>
<li>
<p dir="auto"><strong>True-spiking</strong>: Requires asynchronous hardware and event-driven operator support, which is beyond the scope of this repository.</p>
</li>
</ul>
<p dir="auto">The activation spike encoding process here is inspired by the pseudo-spiking interfaces from <a href="https://github.com/BICLab/Int2Spike">BICLab/Int2Spike</a>. For additional PyTorch-based spiking interfaces, please refer to the Int2Spike library.</p>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">Available Models</h2><a id="user-content-available-models" aria-label="Permalink: Available Models" href="#available-models"></a></p>
<p dir="auto">The model weights are hosted on <strong>ModelScope</strong>. Please select the appropriate version based on your needs:</p>
<ul dir="auto">
<li><strong>Pre-trained model (7B):</strong> <a href="https://www.modelscope.cn/models/Panyuqi/V1-7B-base" rel="nofollow">https://www.modelscope.cn/models/Panyuqi/V1-7B-base</a></li>
<li><strong>Chat model (7B-SFT):</strong> <a href="https://www.modelscope.cn/models/Panyuqi/V1-7B-sft-s3-reasoning" rel="nofollow">https://www.modelscope.cn/models/Panyuqi/V1-7B-sft-s3-reasoning</a></li>
<li><strong>Quantized weights (7B-W8ASpike):</strong> <a href="https://www.modelscope.cn/models/Abel2076/SpikingBrain-7B-W8ASpike" rel="nofollow">https://www.modelscope.cn/models/Abel2076/SpikingBrain-7B-W8ASpike</a></li>
</ul>
<p dir="auto"><h3 tabindex="-1" dir="auto">Usage</h3><a id="user-content-usage" aria-label="Permalink: Usage" href="#usage"></a></p>
<p dir="auto">Example scripts are provided in <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/run_model"><code>run_model/</code></a> for running the model with the released checkpoints.</p>
<ul dir="auto">
<li>
<p dir="auto"><strong>Hugging Face</strong><br>
Load with <code>AutoModelForCausalLM</code> and use as a standard CausalLM (forward or generation); see <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/run_model/run_model_hf.py"><code>run_model/run_model_hf.py</code></a>.<br>
For the SFT model, a chat template is used; see <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/run_model/run_model_hf_chat_template.py"><code>run_model/run_model_hf_chat_template.py</code></a>.</p>
</li>
<li>
<p dir="auto"><strong>vLLM</strong><br>
Perform inference using the provided <strong>vLLM Hymeta</strong> plugin; see <a href="https://github.com/BICLab/SpikingBrain-7B/blob/main/run_model/run_model_vllm.py"><code>run_model/run_model_vllm.py</code></a> and the <a href="#vllm-hymeta">vLLM Hymeta</a> section.</p>
</li>
</ul>
<p dir="auto"><h3 tabindex="-1" dir="auto">Performance Evaluation</h3><a id="user-content-performance-evaluation" aria-label="Permalink: Performance Evaluation" href="#performance-evaluation"></a></p>
<p dir="auto">Table 1: <strong>Performance evaluation of the SpikingBrain-7B pre-trained model.</strong> All models are tested with the HuggingFace framework and evaluated using a perplexity-based method. Except for Qwen2.5, the other baselines are trained on limited Chinese data, resulting in clear disadvantages on CMMLU and C-Eval.
<a target="_blank" rel="noopener noreferrer" href="https://github.com/BICLab/SpikingBrain-7B/blob/main/assets/table1.png"><img src="https://github.com/BICLab/SpikingBrain-7B/raw/main/assets/table1.png" alt=""></a></p>
<p dir="auto">Table 2: <strong>Performance evaluation of the SpikingBrain-76B pre-trained model.</strong> All models are tested with the vLLM framework and evaluated using a perplexity-based method. Except for Qwen2.5, the other baselines are trained on limited Chinese data, resulting in clear disadvantages on CMMLU and C-Eval.
<a target="_blank" rel="noopener noreferrer" href="https://github.com/BICLab/SpikingBrain-7B/blob/main/assets/table2.png"><img src="https://github.com/BICLab/SpikingBrain-7B/raw/main/assets/table2.png" alt=""></a></p>
<hr>
<p dir="auto"><h2 tabindex="-1" dir="auto">Citation</h2><a id="user-content-citation" aria-label="Permalink: Citation" href="#citation"></a></p>
<p dir="auto">If you find our work useful, please consider citing <strong>SpikingBrain</strong>:</p>
<div dir="auto" data-snippet-clipboard-copy-content="@article{pan2025spikingbrain,
  title={SpikingBrain Technical Report: Spiking Brain-inspired Large Models},
  author={Pan, Yuqi and Feng, Yupeng and Zhuang, Jinghao and Ding, Siyu and Liu, Zehao and Sun, Bohan and Chou, Yuhong and Xu, Han and Qiu, Xuerui and Deng, Anlin and others},
  journal={arXiv preprint arXiv:2509.05276},
  year={2025}
}"><pre><span>@article</span>{<span>pan2025spikingbrain</span>,
  <span>title</span>=<span><span>{</span>SpikingBrain Technical Report: Spiking Brain-inspired Large Models<span>}</span></span>,
  <span>author</span>=<span><span>{</span>Pan, Yuqi and Feng, Yupeng and Zhuang, Jinghao and Ding, Siyu and Liu, Zehao and Sun, Bohan and Chou, Yuhong and Xu, Han and Qiu, Xuerui and Deng, Anlin and others<span>}</span></span>,
  <span>journal</span>=<span><span>{</span>arXiv preprint arXiv:2509.05276<span>}</span></span>,
  <span>year</span>=<span><span>{</span>2025<span>}</span></span>
}</pre></div>
</article></div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Refurb Weekend: Silicon Graphics Indigo² Impact 10000 (134 pts)]]></title>
            <link>http://oldvcr.blogspot.com/2025/09/refurb-weekend-silicon-graphics-indigo.html</link>
            <guid>45237717</guid>
            <pubDate>Sun, 14 Sep 2025 05:42:38 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="http://oldvcr.blogspot.com/2025/09/refurb-weekend-silicon-graphics-indigo.html">http://oldvcr.blogspot.com/2025/09/refurb-weekend-silicon-graphics-indigo.html</a>, See on <a href="https://news.ycombinator.com/item?id=45237717">Hacker News</a></p>
<div id="readability-page-1" class="page"><div id="post-body-1225876466275237479" itemprop="description articleBody"><p>
It's one of my periodic downsizing cycles, which means checking the hardware inventory (and, intermittently, discovering things that were <em>not</em> on the hardware inventory) and deciding if I want to use it, store it or junk it. And so we come to this machine, which has been sitting in the lab as a practical objet d'art when I picked it up from a fellow collector for the cost of take-it-away almost exactly a decade ago.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiHhdrs2gnpYq-V7ZGH8c1zgRPifhhG8GAgg7dojlWUffvpeEFC2UQIzoCqb9FwopQgZkTQUDzthsMMFM3a1ZSNvqvG1n3-RpXg2FAz45LkU6yywanX1WjVA3Tfb4ozHVGT3Qflb8FKE2ehAf8lD7D7-0ZFNZTI8qcKBni7D2nf0uiyNal76glPxWKG__c/s4080/PXL_20250906_044442733.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiHhdrs2gnpYq-V7ZGH8c1zgRPifhhG8GAgg7dojlWUffvpeEFC2UQIzoCqb9FwopQgZkTQUDzthsMMFM3a1ZSNvqvG1n3-RpXg2FAz45LkU6yywanX1WjVA3Tfb4ozHVGT3Qflb8FKE2ehAf8lD7D7-0ZFNZTI8qcKBni7D2nf0uiyNal76glPxWKG__c/s320/PXL_20250906_044442733.jpg"></a></p><p>

This beautiful purple slab is the Silicon Graphics Indigo² (though, unlike its earlier namesake, not actually indigo <em>coloured</em>) with the upper-tier MIPS R10000 CPU and IMPACT graphics. My recollection was that it worked at the time, but I couldn't remember if it booted, and of course that was no guarantee that it could still power on. If this machine is to stay working and in the collection, we're gonna need a Refurb Weekend.
</p><p>
Counting this sucker, there are three SGI systems presently in the house. (I had a chance many years ago to land one of SGI's early 68K IRIS machines, I think an IRIS 3110, but I was still in a small apartment back then and hadn't the space. I've always regretted turning that one down.) The "big" one is a 900MHz R16000 SGI Fuel (codenamed "Asterix") with 4GB of RAM and a V12 DCD graphics card; the line was first introduced in 2002 and is best described as a single-node Origin 3000. This particular machine has a penchant for chewing up timekeeper batteries and power supplies, and true to form it's recently devoured another set (probably capacitors in the PSU's case), so <a href="http://oldvcr.blogspot.com/search/label/refurb%20weekend">a future Refurb Weekend</a> will involve converting it to ATX. The Fuel certainly has its detractors, mostly Tezro owners, but I've already hit my quota for big, hot and loud RISC workstations with my trusty Power Mac Quad G5 (the Raptor Talos II is rather more tractable). The Fuel, by contrast, is reasonably quiet and for me powerful enough, I love the bright red tower case, and its more commodity PC-like design might seem chintzier but I find it also makes it easier to work on.
</p><p>
The other one you've met and is my personal favourite: the pizzabox SGI Indy (codenamed "Guinness"), introduced in 1993. This Indy's most recent appearance was as <a href="http://oldvcr.blogspot.com/2025/05/prior-art-dept-hierarchical-hypermedia.html">the Hyper-G server</a> for the RDI PrecisionBook laptop, which was running the Hyper-G Harmony client. The Indy was the first SGI workstation I ever personally touched. I don't have the original IndyCam grab anymore, just this cropped picture, but here I am photographed using one of the Indys as an undergraduate at the Salk Institute circa 1995-ish:

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjtxdrl8J-97VET_S5FyRNr7kSzk8RZp4qHFLIkQ3530R0thyphenhyphenkXBRmqjy8gq9M6BHLmhjHoIj1GF8WF9uSjW56GkVn24FzM67DOuFPSZlmVrIfhLtF0Q9lZ7rzTVtoS3dAMFhZwKr7chMxQ_EadfDhuWQOhM4T7TCeZvRlwppuZgIj0MpDCmvR1O61a2Ns/s191/me.gif"><img alt="" data-original-height="191" data-original-width="136" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjtxdrl8J-97VET_S5FyRNr7kSzk8RZp4qHFLIkQ3530R0thyphenhyphenkXBRmqjy8gq9M6BHLmhjHoIj1GF8WF9uSjW56GkVn24FzM67DOuFPSZlmVrIfhLtF0Q9lZ7rzTVtoS3dAMFhZwKr7chMxQ_EadfDhuWQOhM4T7TCeZvRlwppuZgIj0MpDCmvR1O61a2Ns/s320/me.gif"></a></p><p>

Ostensibly they were there for X-ray crystallography rendering but they also played a lot of </p><tt>sgidoom</tt><p>. It didn't help my envy that the lower-end Indys were almost kinda <em>vaguely</em> affordable for a college student, criminal sidehustles or unsavoury loan terms notwithstanding. Though I never did buy one in college, this Indy I picked up later came with the Indybag to tote it in.
</p><p>
The SGI Indy makes a good segue into the Indigo2 — as I'll render it for the remainder of this article — because they have many similarities in their architecture since the Indy is in large part descended from it. In fact, the lowest-binned Indigo 2 systems, with a hardware IP ("Inhouse Processor") identifier of IP22, look the same as the Indy (IP24) to system software which also reports it out as an IP22. The Indy's more limited processor and graphics options, undoubtedly for purposes of market distinction, led to the common joke that the Indy was "an Indigo without the 'go'." While this Indy has 24-bit XL 2-D graphics and a 150MHz R4400SC (i.e., with L2 cache), a processor second only to the higher-tiered R4400s and R5000, all but the most anaemic contemporary configurations of the Indigo2 would have outclassed it.
</p><p>
The first Indigo 2 systems, in a teal case which also wasn't indigo, emerged in January 1993 and made up the IP22 family based on R4000-series CPUs, maxxing out in 1995 with the 250MHz R4400SC sporting 2MB of L2 cache. The launch configuration with a 100MHz R4000 would set you back about $35,000, an eye-watering $78,000+ in 2025 dollars. Initially the IP22 family shipped with Extreme graphics (codenamed "Ultra"), a three-card 24-bit 2D/3D rendering system that was roughly a doubled-up Elan ("Express" graphics) from the original Indigo with twice the Geometry Engines and Raster Engines (eight GE7 and two RE3.1 units respectively). Because the teal Indigo2s have only four card slots, the Extreme graphics board set ended up occupying most of them. Each slot has an EISA connector but only three of them also have GIO64 connectors for SGI's high-speed bus interconnect, and two of those are actually shared.
</p><p>
In mid-1993 additional lower-tier options were offered: "Newport" graphics, sold as the XL for speedy 2-D graphics but no 3-D, and two options both called XZ for cheaper 3-D, one identical to the Indigo Elan (four GEs, one RE) and one with half the GEs (two). The advantage of these lower-tier options, besides cost, was getting some card slots back if you didn't need Extreme-level acceleration. The four-GE XZ and the XL were also sold for the Indy, which came out around the same time, along with an even cheaper 8-bit-depth XL card for entry-level Indys.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgEksVR7og18liP0F0qyazWxiLejo_cuVyyZGEVsd_Bp79z9JpXDYDvycvRQW8CU7uCZjA4gASKsXU6SkLShLJgICJT3CK-m-s-408XIjhgZ03AjhkO4d19_88FLlRhI9LTUlpnVKC8Pvccicea0MH86PGHZxKKxvXc7UoyhVwWed6eVXEIaDcTVtx0lxs/s2447/19941010-iw-powerindigo2.jpg"><img alt="" data-original-height="2447" data-original-width="1863" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgEksVR7og18liP0F0qyazWxiLejo_cuVyyZGEVsd_Bp79z9JpXDYDvycvRQW8CU7uCZjA4gASKsXU6SkLShLJgICJT3CK-m-s-408XIjhgZ03AjhkO4d19_88FLlRhI9LTUlpnVKC8Pvccicea0MH86PGHZxKKxvXc7UoyhVwWed6eVXEIaDcTVtx0lxs/s320/19941010-iw-powerindigo2.jpg"></a></p><p>

The Indigo2 jumped a processor generation in October 1994 when SGI announced the POWER Indigo². This family (IP26) incorporated the R8000 from the high-end POWER Onyx, which was the first MIPS IV processor (the R4000 was the first MIPS III) and explicitly designed around floating point performance such that its codename was "TFP" for "Tremendous Floating-Point." Despite the moniker, however, the R8010 FPU was in fact a separate chip decoupled from the main CPU with a queue allowing for limited out-of-order execution of mixed FP and integer instructions. The R8000 itself was strictly in-order yet a superscalar design issuing up to four instructions per cycle on a five-stage integer pipeline (although also highly pipelined the R4000 and R4400 are merely scalar CPUs; by contrast the R4600 mostly did away with pipelining its FPU, which made a relatively weak core even worse). The main R8000 CPU has conventional on-die L1 caches plus external L2 cache. Interestingly, the L2 cache is all but obligatory because it ends up shared with the R8010 which uses it as <em>L1</em>. These are serviced by two separate identical "tag RAMs" containing the cache tags, and the external cache has its own five-stage pipeline.
</p><p>
The entire amalgamation made for a complex chipset to design, taking years of development time, and to the chagrin of MIPS management its release date slipped from 1993 when it might even have been a plausible Indigo2 launch configuration. By this point SGI had acquired MIPS Computer Systems as its subsidiary MIPS Technologies, Inc. (MTI) and made the R8000's completion an engineering priority. It was just as expensive to fabricate — Toshiba produced the R8000 and R8010 at 0.7μm, totaling over 3.4 million transistors between the two — and after the POWER Onyx launched in July 1994 the 75MHz POWER Indigo2 finally emerged in October for a cool $46,000 (over $105,000 in 2025 simoleons) with 2MB L2 cache, XZ graphics, 64MB of RAM, a 2GB SCSI disk, monitor, keyboard and mouse. Compare that to the 200MHz R4400SC configuration introduced at the same time with 24-bit XL graphics, 32MB of RAM, 1GB disk, monitor, keyboard and mouse for "just" $24,500 — you paid a lot for <a href="https://en.wikipedia.org/wiki/File:PowerIndigo2_badge.jpg">the special little front case badge</a> these rather rare systems sported. And if you had to ask how much a POWER Onyx was, well, you couldn't afford it.
</p><p>
Meanwhile, the GE7 Geometry Engine's transform performance started to become a liability as CPUs increased in speed and could compute them faster, and the presently available Indigo 2 options lacked any support for hardware texture mapping. Indeed, texel-capable SGI graphics hardware had existed for at least several years, first on SGI's earlier Crimson systems using PowerVision VGX graphics, but it had yet to be deployed in any workstation. As a new faster graphics option for the Indigo2 SGI started with the GE10 from the Onyx's RealityEngine² and cranked up the new GE11 to 960,000 MFLOPs (compare to the eight GE7s in the Extreme that <em>together</em> produced about 256,000), and paired it with a new faster RE4 raster engine. For the upper-binned configurations, they also added a texture engine option with its own RAM ("TRAM"), and the highest of the three configurations had an extra GE11, RE4 and pixel processor for blending, depth and dithering. SGI called this new architecture IMPACT.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj1XsYEUfDx1JkEKGxP8s_C-Zjs6KxxxETYJsfQzelsXriz9p3wGirtSyMP3eWu5sTlq4WGZE2S87mLo7fb_4A9un1XXBN6Kn2AIQraDU3KN8bdRVPn8bnlDiMvCBREPfAO0P5JMblZyI-ywu5eNO6UT8d4lFnULWOp9DohlhSgHyhQZIEvuI6BckAdU4s/s3840/sgiad1995.jpg"><img alt="" data-original-height="2436" data-original-width="3840" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj1XsYEUfDx1JkEKGxP8s_C-Zjs6KxxxETYJsfQzelsXriz9p3wGirtSyMP3eWu5sTlq4WGZE2S87mLo7fb_4A9un1XXBN6Kn2AIQraDU3KN8bdRVPn8bnlDiMvCBREPfAO0P5JMblZyI-ywu5eNO6UT8d4lFnULWOp9DohlhSgHyhQZIEvuI6BckAdU4s/s320/sgiad1995.jpg" width="320"></a></p><p>

SGI made the case purple (still not indigo) for the IMPACT family, putting a special silver "IMPACT" badge on the front as shown in this 1995 ad I joined by hand from two magazine page scans. It was also somewhat internally different: to accommodate IMPACT graphics' greater power and bus demands, SGI reversed the four card slots' loadout so that there were only three EISA card connectors but <em>four</em> GIO64 ones (though still only two logical slots), and added individual supplemental power connectors to each. These in turn were backed by a beefier 385W power supply. A variation called "IMPACT Ready" had all the system upgrades but no IMPACT card, which could be bought separately and added later (the original graphics options would still mostly work).
</p><p>
Although the first Indigo2 IMPACTs were announced in July 1995, a conspicuous absence among them was an R8000 configuration: the systems weren't offered with one. While SGI had drivers for it internally, the company had quietly concluded the R8K was an engineering dead-end. Its design made it difficult to evolve and it ultimately topped out at just 90MHz (and the Indigo2 only had the 75MHz part); on top of that, it ran hot and power-hungry, pulling 13W at 75MHz while the R4400 could pull as little as eight watts at 200MHz, and Toshiba couldn't seem to make it any cheaper. Similarly, although it generally achieved the floating point dominance it was designed to, its integer performance improvements proved more modest and it was difficult for programmers to squeeze out optimum throughput.
</p><p>
SGI instead put MTI on finishing the processor generation after it. As far back as 1991 MIPS Computer Systems had been developing specifications for a "next-generation" RISC part which it grandiosely called the R10000 and planned to release in 1994. Codenamed "T5," MIPS prevailed upon its usual partners to contribute to its development, eventually receiving a reported $150 million in investments. The R10000's development was somewhat slowed by the R8000, causing SGI/MTI to fund Quantum Effect Design's R5000 in the meantime for their low end hardware (our <a href="http://oldvcr.blogspot.com/2023/03/refurb-weekend-cobalt-raq-2.html">Cobalt RaQ 2</a> uses a later derivative, and an R5000 option was offered for the Indy, though never for the Indigo2). Although announced in July 1995 in 175MHz and 195MHz speeds, significant production problems delayed its release until March 1996 for SGI's high-end servers and the NEC-fabbed ones had to be recalled in July because of unexpected shutdowns.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3HnzfywjHhmOtAyJK9WU4oW3nF84qfLWSifbXjmi45d5ioYHTwys73lroabN9uMfPW0R5EMEakQQF0uTiZhJ5epDq9n-O5Yu3jAxKsI1kMd8WY7Nk3A7GS3p47BZ1LHKBL2Soymq0aczN2I1sGkHxPQo981Zw5rIVkyrT7OgJ1J1e0lG_B5nYQ15rlYw/s1650/impact_specs.png"><img alt="" data-original-height="1650" data-original-width="1275" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3HnzfywjHhmOtAyJK9WU4oW3nF84qfLWSifbXjmi45d5ioYHTwys73lroabN9uMfPW0R5EMEakQQF0uTiZhJ5epDq9n-O5Yu3jAxKsI1kMd8WY7Nk3A7GS3p47BZ1LHKBL2Soymq0aczN2I1sGkHxPQo981Zw5rIVkyrT7OgJ1J1e0lG_B5nYQ15rlYw/s320/impact_specs.png"></a></p><p>

During the estimated $10 million recall for the faulty R10Ks, SGI finally introduced the chip (presumably fixed) to the Indigo2 IMPACT line as the IP28 at both the 175MHz and 195MHz speeds. (I'll talk more about the R10K when we get to the CPU module.) These last and mightiest IMPACT systems got their own silver badge that read "IMPACT 10000" — which brings us to our system today.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi5pc3QImduD7D3o2H5rD62wDgYnujMmCKpZ7ROauaD7djIZ2FLW5PlyZF_IEQLx1jTQYXbCLVcxI_ArfTTAhaJ8FMM1iBlOuYa4L0Z9ahNakWzrczs-BU6dC7NcvuHzPod0-YcabVHXKiHxHzKYFmAaP8ocWofT2U58D8x_KnysQPDd3MApWYoVPs3gEA/s4080/PXL_20250823_200106805.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi5pc3QImduD7D3o2H5rD62wDgYnujMmCKpZ7ROauaD7djIZ2FLW5PlyZF_IEQLx1jTQYXbCLVcxI_ArfTTAhaJ8FMM1iBlOuYa4L0Z9ahNakWzrczs-BU6dC7NcvuHzPod0-YcabVHXKiHxHzKYFmAaP8ocWofT2U58D8x_KnysQPDd3MApWYoVPs3gEA/s320/PXL_20250823_200106805.jpg"></a></p><p>

This machine here is actually the last variant of the IMPACT 10Ks, with Solid IMPACT graphics. Recall I mentioned three bins for IMPACT. As introduced initially SGI produced a High IMPACT R10000 system for $43,000 ($88,500 in 2025 dollars) which was the middle tier with texture mapping, and a Maximum IMPACT system for $55,000 ($113,300) with texture mapping and the extra rendering hardware. Solid IMPACT systems lack texture mapping and, as the lowest tier, were introduced shortly afterwards as a cheaper option (around $34,000 or in 2025 $70,000). Finally, an even less expensive variation called Killer IMPACT was also offered, which was nothing more than Solid IMPACT paired with the lesser 175MHz R10K and thus arguably unworthy of the name. There weren't many of these as the later Octane and O2 systems were more popular by then, but this is actually one of them that has been secondarily upgraded, and I'll show you that in a minute.
</p><p>
I should also mention that this thing weighs a ton (or more accurately a bit over 40 pounds) and was a real adventure dragging it out to the staging area.
</p><p>
There were a couple other minor variations on the Indigo2 that we won't talk further about here, though I mention them for reference. Like the Challenge S, which was a modified headless Indy used as a cheaper rackmount, there was a headless teal Challenge M with no graphics option (though one can be installed, making it a regular Indigo2). This variation was rebadged by Control Data Corporation and Siemens Nixdorf but is the same machine otherwise. The case was also used for the Challenge M Vault, an overgrown SCSI enclosure that added another 5.25" bay and two 3.5" bays, and repurposed the expansion card cage for four more 3.5" drives. Obviously the Vault isn't actually a workstation and I've never seen one myself.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3c4myVn6ogzFQoixKcGYc4ImiVYldLanveeKkL0vHmxN7EsyocdnVM7LSNFQGUlGW-NjO68gXTgSBSqFC8QAa-9XgIzqXmbQ65t_-wBkRkycARPfCgV6B-APdt6m9WsOEP6kW9VSxDBgKuFDlQJtk7nnLSfbay_ui7nS16dQBijlkfRhUnarQdw20a-M/s4080/PXL_20250823_200942982.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3c4myVn6ogzFQoixKcGYc4ImiVYldLanveeKkL0vHmxN7EsyocdnVM7LSNFQGUlGW-NjO68gXTgSBSqFC8QAa-9XgIzqXmbQ65t_-wBkRkycARPfCgV6B-APdt6m9WsOEP6kW9VSxDBgKuFDlQJtk7nnLSfbay_ui7nS16dQBijlkfRhUnarQdw20a-M/s320/PXL_20250823_200942982.jpg" width="320"></a></p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiu0Bv24ocDIyuuobYlucvXyv3fkjYuc_cUdf99635-amEsEbQ3mQT5bTdYX-Xt9Qwe95KlqPIKsuWTr9y46dA6C2KwEaRMPE9gdJdXNA5jILxbrQ5z75HIHDFp1zn6WxzDPxtWQkd3I4hlcsiglXGSHaY_0-YbwAdrN6TehZ0VGYW7Pqno68Ng2jlQId4/s4080/PXL_20250823_201305294.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiu0Bv24ocDIyuuobYlucvXyv3fkjYuc_cUdf99635-amEsEbQ3mQT5bTdYX-Xt9Qwe95KlqPIKsuWTr9y46dA6C2KwEaRMPE9gdJdXNA5jILxbrQ5z75HIHDFp1zn6WxzDPxtWQkd3I4hlcsiglXGSHaY_0-YbwAdrN6TehZ0VGYW7Pqno68Ng2jlQId4/s320/PXL_20250823_201305294.jpg" width="320"></a></p><p>

Gratuitous shots of the case badges. SGI certainly made some physically striking systems. The "10000" on the case badge got a little banged-up prior to my acquisition but the whole setup still looks awfully cool.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgQALFYbB665Rrb1fLp2I1IKC_41Mh9hfRW-1UMU637FL3_WSHSE7ENU5apSeQuOrVUtZU3OXz3eN__lYfyaYVlCXJLIF6nS1YgQWxhJfNMhg9_TVwlrzjKHhlvnntv1snLRCbSbCRw57Bu0ZhmI4ZRilFD7ksiMwbm1E3Lg-BLc6eDGR7uQqSFnHkt3k8/s4080/PXL_20250823_201427854.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgQALFYbB665Rrb1fLp2I1IKC_41Mh9hfRW-1UMU637FL3_WSHSE7ENU5apSeQuOrVUtZU3OXz3eN__lYfyaYVlCXJLIF6nS1YgQWxhJfNMhg9_TVwlrzjKHhlvnntv1snLRCbSbCRw57Bu0ZhmI4ZRilFD7ksiMwbm1E3Lg-BLc6eDGR7uQqSFnHkt3k8/s320/PXL_20250823_201427854.jpg"></a></p><p>

The rear didn't clean up particularly well, but it's still instructive. There is only one card in the slots, the Solid IMPACT card itself, because pretty much everything else essential is on-board. It has a 13W3 video port, though this type of port never got a standardized pinout and only video cables and converters wired for SGI graphics will work properly with it (naturally I have some in stock). We'll have more to say about video output later on. The DE-9 next to it is for an active-shutter 3-D stereo viewer, which excites me as a 3-D enthusiast, though sadly I don't have anything that works with it right now.
</p><p>
Below that on either side are the external 50-pin SCSI port and the audio connectors for microphone, line in, line out, headphones, and serial digital stereo. This is what used to be called IEC958 and is now called IEC 60958, better known nowadays in its consumer-grade form as S/PDIF. The connection here transmits and receives AES3 (AES/BDU) stereo PCM audio over an unbalanced line at sampling rates up to 48kHz. All the jacks are 1/8" (3.5mm) TRS.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgBEBIoKKYTQ8_QLSDPnrjApk3fJczZXdZUHO3jcK_nSE8r1fvFvY2BLlTzdmklaoK_2kQzuo4pcBU80C5oLJ-8ZMHaubsQN8-dsgDGU7nSI-4UhV-o2DEoEd085XZ1bpmQB3lQ98RU9tpZK9yRKg-KLVJ6QjNHC4OZCIFwkon2ch3Dbteh5cIBVJTIVis/s4080/PXL_20250823_201438568.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgBEBIoKKYTQ8_QLSDPnrjApk3fJczZXdZUHO3jcK_nSE8r1fvFvY2BLlTzdmklaoK_2kQzuo4pcBU80C5oLJ-8ZMHaubsQN8-dsgDGU7nSI-4UhV-o2DEoEd085XZ1bpmQB3lQ98RU9tpZK9yRKg-KLVJ6QjNHC4OZCIFwkon2ch3Dbteh5cIBVJTIVis/s320/PXL_20250823_201438568.jpg"></a></p><p>

The other ports are two PS/2 ports for keyboard and mouse (a regular PC keyboard and mouse will do), two MiniDIN-8 serial ports (classic Mac serial port cables work), the AUI Ethernet connector and 25-pin IEEE-1284 parallel port, and at the base a 10BaseT Ethernet port. The AUI and 10bT connectors are the same NIC, and if both are connected then only the 10bT port is active. Additional NICs could be installed in the EISA slots with appropriate drivers. The manual cautions you not to "throw the mouse at co-workers."
</p><p>
This unit appears to have been upgraded aftermarket: the model number CMNB007AF175 corresponds to the 175MHz variant, and a 175MHz R10K plus Solid IMPACT graphics would be a Killer IMPACT system. However, it's actually got a 195MHz CPU module and I'll prove that when we bring the machine up. Machines that SGI upgraded or refurbished in-house have additional stickers on the Indigo² plate and the model number plate, though this one has neither, so it must have been added after the fact.
</p><p>
The copper coverplate is a bit of a mystery, but may have been intended for a ISDN port or something similar like the Indy's and was simply never populated on this board.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjCSSKxPqtEeAWdnT3C1P1cpBcr1Bo9CRogH6EsMopcz-pH7XM-b2fcdvekgz_joyqiFJiPxvPMXt8IUOp8ZGKs-1L6S80sSIVaZoKMb0oBD1wDu6UbE-E1byhFJqnIsOKSBEn-U-kBfDt-6INGHGkxd7cN1sOXxucVlPRXtcblreSS3FIoYUDWWZlTXsc/s4080/PXL_20250823_201448945.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjCSSKxPqtEeAWdnT3C1P1cpBcr1Bo9CRogH6EsMopcz-pH7XM-b2fcdvekgz_joyqiFJiPxvPMXt8IUOp8ZGKs-1L6S80sSIVaZoKMb0oBD1wDu6UbE-E1byhFJqnIsOKSBEn-U-kBfDt-6INGHGkxd7cN1sOXxucVlPRXtcblreSS3FIoYUDWWZlTXsc/s320/PXL_20250823_201448945.jpg"></a></p><p>

Finally, the power supply. These don't have a great reputation but are not trivially replaceable by an AT or ATX substitute, and it was one of the two components I was most expecting to have failed. It's possible to <a href="http://www.sgidepot.co.uk/i2psu.html">replace their capacitors</a> if necessary but doing so involves several caps on the high-voltage side, which could be risky or dangerous depending on your skill set. (Mine sucks.)

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjUILJdfDukXQ56db1bGwKnEx5pVl49SkvshXwwzUCNIcTIicHU86Cc0yjRKvScVzFDhZ_E1MPMJn3LrifDnImdrsxlgwyoGwbMDu6PraBjb8rk7ZE3S1uCGiALs955C1zXpbcErOVBhRKxSC7o3gBNB4dENnrCfyjXll21YiY1Qg7wjFf89l-vsKL3FmE/s4080/PXL_20250823_201353799.jpg"><img alt="" data-original-height="4080" data-original-width="1911" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjUILJdfDukXQ56db1bGwKnEx5pVl49SkvshXwwzUCNIcTIicHU86Cc0yjRKvScVzFDhZ_E1MPMJn3LrifDnImdrsxlgwyoGwbMDu6PraBjb8rk7ZE3S1uCGiALs955C1zXpbcErOVBhRKxSC7o3gBNB4dENnrCfyjXll21YiY1Qg7wjFf89l-vsKL3FmE/s320/PXL_20250823_201353799.jpg"></a></p><p>

To get to the other component I was pretty sure <em>had</em> failed, we need to get to the logic board now. The front door opens down, or it would if one of the hinges weren't broken, to reveal a 5.25" bay occupied by a(n apparent) CD-ROM caddy-fed drive and then a black 3.5" bay.  Next to the 5.25" bay is the master power button and a smaller reset button. At the top are two clips which we pull down.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj8qmoRyEfWSWBt3y_trLnYHDDmmNB4LURvLo46Z-1xsjuvWnV9zqh3SH-bFj8mHjReQkULRPDYcKfJV_YX3rh_5LPeP-Opfza2MVSdKgEJgoZ6wHV_s0tarTXeVpJHTM1XjVecotTyiXOLFrdViovDmN2BephwUFz5i8SGs5w-igCXm70pNIf-7EbsVTo/s4080/PXL_20250823_201659629.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj8qmoRyEfWSWBt3y_trLnYHDDmmNB4LURvLo46Z-1xsjuvWnV9zqh3SH-bFj8mHjReQkULRPDYcKfJV_YX3rh_5LPeP-Opfza2MVSdKgEJgoZ6wHV_s0tarTXeVpJHTM1XjVecotTyiXOLFrdViovDmN2BephwUFz5i8SGs5w-igCXm70pNIf-7EbsVTo/s320/PXL_20250823_201659629.jpg"></a></p><p>

These clips enable removing the entire front bezel, revealing not only the 5.25" bay but actually <em>two</em> hard disks. They are all on their own benighted little custom sleds that we'll have to do battle with later. For now, we slide their restraining clips to the left and pull the sleds from the system.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhIJhUUhoNwQ8dbUUhEqQDzi8YDEVFNA7qrby-EAU1rLS7mqyZ5Ou2_josY1UeTa8gc1Y1b5vMO8Di6QEUELSWg5UTzIZBVnfBooH4XAD-EQu2Amm7BjlEQ9IcVlTriiGIeUkxc7JjJUIEUZy-Fa-YOBS3ObC-XsdVCNaZF-EYDfFxckHM1xC4N-YB3IHw/s4080/PXL_20250823_201801831.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhIJhUUhoNwQ8dbUUhEqQDzi8YDEVFNA7qrby-EAU1rLS7mqyZ5Ou2_josY1UeTa8gc1Y1b5vMO8Di6QEUELSWg5UTzIZBVnfBooH4XAD-EQu2Amm7BjlEQ9IcVlTriiGIeUkxc7JjJUIEUZy-Fa-YOBS3ObC-XsdVCNaZF-EYDfFxckHM1xC4N-YB3IHw/s320/PXL_20250823_201801831.jpg" width="320"></a></p><p>

The hard disks and the optical drive do not appear to have been factory-issue either. (Note from the future: they weren't.) Notice the alignment prongs and the oversized rear connector which carries not only the SCSI bus, but also SCSI ID and power lines. SGI offered a DAT option which went in the top 3.5" bay, and there were also SCSI 3.5" floppy and QIC 5.25" options.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg4LdJ9ux-MUqa_hGrcCDRcCsbBE3ImyifzrBbwLUMxs7QQFbJFDtrePKPi_BOevRreJ17ihH11RhoJOuCiU5C_oRW-in_lKslDBQI94sRtcaGIOUTyjEwqt_ZcIORFkASJWoR9fPM8pdXghTUcYYTRkD0DlcHnTfu6IFcI2JDl0CdT3LKiPfEYB7cD6sE/s4080/PXL_20250823_202000096.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg4LdJ9ux-MUqa_hGrcCDRcCsbBE3ImyifzrBbwLUMxs7QQFbJFDtrePKPi_BOevRreJ17ihH11RhoJOuCiU5C_oRW-in_lKslDBQI94sRtcaGIOUTyjEwqt_ZcIORFkASJWoR9fPM8pdXghTUcYYTRkD0DlcHnTfu6IFcI2JDl0CdT3LKiPfEYB7cD6sE/s320/PXL_20250823_202000096.jpg"></a></p><p>

We then turn it horizontal and remove the feetsies, or what SGI staidly calls "workstation stands." These were 3D printed by someone on Nekochan (RIP) and while the colour doesn't quite match, they're reasonably robust and look a lot better than the scuffed-up O.G. ones you might pay a mint for on eBay. I got them a while ago when I still had immediate plans for this thing and they've been with it ever since. The feetsies are important because the side slats' vents must remain unobstructed when vertical, especially if you have one of the bigger video options.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgv7N9jgmowcX3_GBbERvBeQSFCloJIQHRVLn2I0DHWGKbncWymIZ6XzsaLNIYMmQVM8mKTIUtadWbrcGbca5D-CiDzMiiTiC2_Blrfg5JFKFCEXimow_R4DA5fHVpugJnROBeWpOulqP4BX5kXfLc_yclu6Xk1gIU3sO7hObkRf0ImmMFxZMqFnzXYA1c/s4080/PXL_20250823_202054431.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgv7N9jgmowcX3_GBbERvBeQSFCloJIQHRVLn2I0DHWGKbncWymIZ6XzsaLNIYMmQVM8mKTIUtadWbrcGbca5D-CiDzMiiTiC2_Blrfg5JFKFCEXimow_R4DA5fHVpugJnROBeWpOulqP4BX5kXfLc_yclu6Xk1gIU3sO7hObkRf0ImmMFxZMqFnzXYA1c/s320/PXL_20250823_202054431.jpg" width="320"></a></p><p>

With the bezel off and everything out, we can just undo its moorings and lift the top case up, which rotates back on little clips in the rear until it comes off. Keep that in the back of your head for when we reassemble it.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjrtzgdTcrFjiH-H0Ng2xKfkOcxwUHTtRv7zK5ykc_4F6UNaeIz_-dwCz3hf1a_LQ8A9o_lHwLqoSQ2eJdM3ZuXFOMspsLjnvW2X3R6AOIT4q8TsAn6bhRBOH4ssSyLQiuGwzjZ7ffXl1k3yTG45Rwf_SPu1vzI6H-BnRHkIlEMFIUs3KHmXbK68fXMj00/s4080/PXL_20250823_202143210.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjrtzgdTcrFjiH-H0Ng2xKfkOcxwUHTtRv7zK5ykc_4F6UNaeIz_-dwCz3hf1a_LQ8A9o_lHwLqoSQ2eJdM3ZuXFOMspsLjnvW2X3R6AOIT4q8TsAn6bhRBOH4ssSyLQiuGwzjZ7ffXl1k3yTG45Rwf_SPu1vzI6H-BnRHkIlEMFIUs3KHmXbK68fXMj00/s320/PXL_20250823_202143210.jpg" width="320"></a></p><p>

The naked chassis. You can see the card cage and riser (and cooling fan), the drive bays connected by a big stiff ribbon, the power supply, and (peeping out in the top middle section) a small portion of the logic board.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhPD0QtNkw0irFdWWoBD1ECZUbZlOjyXpxUuqPyx7lU4ng8VHZPTmsC7f_4e7FNa0VKe6JSV3v3X9MUqTDcYzaVTQfUbqxn3CmupxLIX9aAGKtWxq8EINVOxkMRdkW3ITG3yzA9UK-jyd3bX50vM2ZH_moK1q_BwbwRNAKLxxCamTzqlP_UKNeUgjrjNLA/s4080/PXL_20250823_205907910.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhPD0QtNkw0irFdWWoBD1ECZUbZlOjyXpxUuqPyx7lU4ng8VHZPTmsC7f_4e7FNa0VKe6JSV3v3X9MUqTDcYzaVTQfUbqxn3CmupxLIX9aAGKtWxq8EINVOxkMRdkW3ITG3yzA9UK-jyd3bX50vM2ZH_moK1q_BwbwRNAKLxxCamTzqlP_UKNeUgjrjNLA/s320/PXL_20250823_205907910.jpg"></a></p><p>

This was all very dusty, so the canned air came out at this point to clear away the bunnies and debris.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhaWyfO9l-vtVxRs_ij_xscZPnRPbThqQtd2Zsddd52GC9avfIGNFg6pNRJpcix3kB3Yt0t_SeRQ6awVoECEy13PJu4BJ09zSGDtZYAT7_-c3MCatW33XeHr_EJjaC4JngRwqux4Gni71XgfH6I5POsSeEqDV6Hm3yFymDjRlP6M6tYrB2zeqNz35kOX0s/s4080/PXL_20250823_210756880.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhaWyfO9l-vtVxRs_ij_xscZPnRPbThqQtd2Zsddd52GC9avfIGNFg6pNRJpcix3kB3Yt0t_SeRQ6awVoECEy13PJu4BJ09zSGDtZYAT7_-c3MCatW33XeHr_EJjaC4JngRwqux4Gni71XgfH6I5POsSeEqDV6Hm3yFymDjRlP6M6tYrB2zeqNz35kOX0s/s320/PXL_20250823_210756880.jpg" width="320"></a></p><p>

To expose more of the logic board we'll need to remove the 5.25" tray first. This is secured by two captive screws in front.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjJeVvSQo8rGZ_gdCDdan6_eqv6gXc8o4bBDPPitwVI8mJODZEf0DlhFikVOFO8uz7Tmax3k81TrhjNv0b1ms3p-QBViPm8XINuqu1SjPGmHanWZDFp_yqFlpzPW03hcUiiOioF9yKRz8t84V9dPJi_vCn6y4Knp-RQLsvBqKDOr3hWJGcFwyKl6iapJ8E/s4080/PXL_20250823_210815734.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjJeVvSQo8rGZ_gdCDdan6_eqv6gXc8o4bBDPPitwVI8mJODZEf0DlhFikVOFO8uz7Tmax3k81TrhjNv0b1ms3p-QBViPm8XINuqu1SjPGmHanWZDFp_yqFlpzPW03hcUiiOioF9yKRz8t84V9dPJi_vCn6y4Knp-RQLsvBqKDOr3hWJGcFwyKl6iapJ8E/s320/PXL_20250823_210815734.jpg" width="320"></a></p><p>

It then simply slides back out of its retaining clips and can be flipped over to the side (it isn't necessary to remove the flat connecting cable).

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEigUd5gbXLWtVb1g5KfIM7n0PFG6rxnOOKGkcoIXplCHGLfn6yFsv7lEvjdD24ofqWn0f6CqdG0eSdgM66Qth2tSnzYBxYT_-IlmmrALOWe-B5ZQpZB3FK_xodRpCnTgAvBwHU_yLy9TeZGBWc5dHMLv2duMWYgTRX3cv9bjWuqTdvfhe17v62XlwKqvsQ/s4080/PXL_20250823_210846060.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEigUd5gbXLWtVb1g5KfIM7n0PFG6rxnOOKGkcoIXplCHGLfn6yFsv7lEvjdD24ofqWn0f6CqdG0eSdgM66Qth2tSnzYBxYT_-IlmmrALOWe-B5ZQpZB3FK_xodRpCnTgAvBwHU_yLy9TeZGBWc5dHMLv2duMWYgTRX3cv9bjWuqTdvfhe17v62XlwKqvsQ/s320/PXL_20250823_210846060.jpg"></a></p><p>

With the tray out of the way we now see the main CPU module and RAM SIMM slots. Let's talk a little more about the R10K.
</p><p>
The R10000 was MTI's first out-of-order core. The chip has a seven-stage pipeline and fetches four instructions every cycle from the I-cache for decoding. These (except for NOPs and jumps) in turn feed three instruction queues for integer, FP and address operations, each of which can accept up to four instructions themselves, which dispatch reordered operations to two integer (add/shift/move or multiply/divide), two FP (add or multiply/move) and one load/store execution unit. Up to 32 instructions can be in-flight. Each execution unit maintains its own multi-stage pipeline, except for high-latency division and square root units that hang off the FP multiplier, with integer instructions having the lowest latency. The address queue is uniquely a circular FIFO so that instruction order is preserved for tracking dependencies and maintaining sequential-memory consistency. Instruction reordering is assisted by 64-register rename files for both GPRs and FPRs, alongside a separate condition file recording in parallel if the result was non-zero so that conditional move instructions need only test a single bit instead of the whole register.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi-csS3VIcx1CPCRHSDOEiUP9d7ApAJufTzMoWVwo6q-FEky5kIxMUGmMbX2FFBHoNH-4h6SMj6Ouec37vsPtqRpwMY2qBpU10lh-0kLxqxSTbs5kl8Qjvg1AVtGgljC6yd6IjD-rG8Lcwd1tDkj5yh2dUJTvseSyGulayLSx4lfxRE48lBdA8ylf8PxNQ/s2557/r10kpipeline.png"><img alt="" data-original-height="2557" data-original-width="2001" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi-csS3VIcx1CPCRHSDOEiUP9d7ApAJufTzMoWVwo6q-FEky5kIxMUGmMbX2FFBHoNH-4h6SMj6Ouec37vsPtqRpwMY2qBpU10lh-0kLxqxSTbs5kl8Qjvg1AVtGgljC6yd6IjD-rG8Lcwd1tDkj5yh2dUJTvseSyGulayLSx4lfxRE48lBdA8ylf8PxNQ/s320/r10kpipeline.png"></a></p><p>

The R10K implements a 64-entry translation lookaside buffer and is also capable of speculative execution, predicting branches using a 512-entry history table and saving state in a four-entry branch stack. Unusually for such a design, it does not predict branch <em>targets</em>, relying on its out-of-order core to do useful work during the additional cycle required to compute them (a problem with branch-heavy code that could not be easily parallelized). It carried 32K of L1 instruction cache and two interleaved 16K L1 data caches, plus supporting L2 cache (called the "data streaming cache") anywhere from 512K to 16MB, and could be set up for "glueless" SMP out of the box with up to three other CPUs — or, with custom hardware, potentially hundreds. The CPU implements the Avalanche bus, a muxed 64-bit bus which directly interfaces with the L2, apparently unrelated to an earlier experimental bus for the PA-7100. In theory SGI Avalanche could run at CPU speed, but in practice its overhead limited it to 100MHz in uniprocessor configurations and 80MHz under SMP, or around 540 MB/s. While this was reportedly enough to keep a 4-CPU system fed, it paled in comparison to wider non-multiplexed buses like the PowerPC 620 which could maintain roughly twice the bandwidth.
</p><p>
Although the first iteration was intended to run up to 200MHz, poor yields caused problems above 180MHz and it was introduced at the slightly slower maximum speed of 195MHz as shown here. Despite being a third source for the R4400 IDT chose not to produce the R10000, so it was fabricated by NEC and Toshiba on a 350nm process with 6.8 million transistors and a die area of 298 square millimetres. NEC-fabbed units initially drew so much power that they caused unexpected system shutdowns and forced SGI into that very expensive recall I mentioned earlier. The R10K eventually reached 250MHz in 1997 with a process shrink to 250nm, though this wasn't ever offered for the Indigo2.
</p><p>
The R10000 turned out to be a far more significant microarchitectural landmark than SGI had intended. We'll come back to this when we finish the story at the end.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjMvfDkRjZ4XmziBgvbbtT-PQ_4TQiJ-NKjqWrXucA-keB5x7nPp3sLFTV6MajMIBfoN2NmaxFdVu8tDs1dCUuYzQWbPh8CT3HWcyEVHTxwjzhntUYEAxkSvkxUFyoPkCo96O_Sf4Y1geBdHJOc050mlAdzJx6XnKnUGy_VEf2HQ6yo6_rfp08u4_nVAvA/s4080/PXL_20250823_211110997.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjMvfDkRjZ4XmziBgvbbtT-PQ_4TQiJ-NKjqWrXucA-keB5x7nPp3sLFTV6MajMIBfoN2NmaxFdVu8tDs1dCUuYzQWbPh8CT3HWcyEVHTxwjzhntUYEAxkSvkxUFyoPkCo96O_Sf4Y1geBdHJOc050mlAdzJx6XnKnUGy_VEf2HQ6yo6_rfp08u4_nVAvA/s320/PXL_20250823_211110997.jpg" width="320"></a></p><p>

The chip speed is confirmed by the part number, a PMT5 030-0966-004 indicating an R10000 (technically an R10000SC) with 1MB of L2 cache. This chip runs rather hot as the huge heatsink and active cooling fan would indicate.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjyTkKIwZcjCjBGM58277mBOWlS6KyaERWK8VJNp_lpzNruVi5PwcT3Asuc_NG5lqao0FsWgitZER_nIPcQsdxyx_rylI7SMvZ3TWYAjv-uRMpFxV025lo5L4CAJEibl_Z0JeZM4xig13R06IQ3cSIXs1l-ny5CpaBqmnX5EBBQpHWhdLAaUE9Ql_HdXMA/s4080/PXL_20250823_210929519.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjyTkKIwZcjCjBGM58277mBOWlS6KyaERWK8VJNp_lpzNruVi5PwcT3Asuc_NG5lqao0FsWgitZER_nIPcQsdxyx_rylI7SMvZ3TWYAjv-uRMpFxV025lo5L4CAJEibl_Z0JeZM4xig13R06IQ3cSIXs1l-ny5CpaBqmnX5EBBQpHWhdLAaUE9Ql_HdXMA/s320/PXL_20250823_210929519.jpg"></a></p><p>

The part I was pretty sure was dead is (surprise surprise) a Dallas DS1286 timekeeper chip (top left/northwest corner). Dallas timekeepers have built-in batteries and last a fairly long time, but eventually crap out and are notoriously not intended to be user-refurbished. Despite the name they do other things as well such as provide a watchdog timer and a small amount of battery-backed "NVRAM."
</p><p>
The death of a timekeeper in an SGI has various effects depending on the machine. In most cases this just affects the clock, as is the case with my battery-munching Fuel, though at least in the Fuel's case the battery is external and can be replaced. However, in machines like the Indy, things like the on-board Ethernet MAC address are kept there as well and the network hardware won't function until the chip is refurbished and reprogrammed. It should be noted that the "NVRAM" in these things is nowhere near large enough to maintain the PROM environment variables; that is stored elsewhere.
</p><p>
Because this machine is related to the Indy I decided better safe than sorry (note from the future: it fortunately appears at least the IP28 Indigo2 doesn't keep the MAC address or any other vital system data in the DS1286 either). Unfortunately we can't just remove it because the riser card for the slots is in the way, so we'll need to get that free. At this point I removed the stiff blue power supply connector from the riser card, which also grants easier access to the 72-pin SIMM RAM slots.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjvp8U8ilTaRwQDL46LLtsXEYlAavnrOtBNRMRbj1OgC1ZHDMT38k-8TmcDoW0v2Eq0uEYXq0kiZAHCEd2gAn9T2ci7y58Ds8rO6I0CxtnRA5WLnq5_1swTpwHRY_h-Siv_4YIuqJ7TxT0b-XGojsxQCxCQdqui1v4o-AL559rfmIJJWqr0vE5kBRzLXdo/s4080/PXL_20250823_211000577.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjvp8U8ilTaRwQDL46LLtsXEYlAavnrOtBNRMRbj1OgC1ZHDMT38k-8TmcDoW0v2Eq0uEYXq0kiZAHCEd2gAn9T2ci7y58Ds8rO6I0CxtnRA5WLnq5_1swTpwHRY_h-Siv_4YIuqJ7TxT0b-XGojsxQCxCQdqui1v4o-AL559rfmIJJWqr0vE5kBRzLXdo/s320/PXL_20250823_211000577.jpg"></a></p><p>

RAM is installed in three groups of four identical SIMMs each. The spec is parity FPM — EDO reportedly doesn't work — 60ns or faster. This machine came with only the default 64MB of RAM (as four 16MB SIMMs), which isn't great, so I found someone selling a four-pack of 32MB SIMMs of the same spec with the plan to order it if we get this machine to power up.
</p><p>
Officially the IP26 and IP28 boards only accept up to 640MB of RAM, limited to eight 64MB SIMMs because of heat concerns. It turns out this isn't actually a problem with most SIMMs and virtually any IP28 can accept 768MB (all 64MB SIMMs) just fine. The little IP22 is limited to 32MB SIMMs, however, and thus 384MB of RAM. The situation is more complicated with the IP26 as the R8000 CPU card encroaches on some of the RAM slots, necessitating "low profile" SIMMs, and there is also some question over SGI's insistence that installing any 64MB SIMM will require at least one bank to consist of all 32MB SIMMs.
</p><p>
It is possible, at some expense, to cram 1GB of RAM into an IP28 using 128MB "32x36" parity SIMMs. The memory controller is hard-limited to 1GB, however, so you could only populate two of the banks this way to yield 1024MB from eight 128MB SIMMs. Here's a <a href="http://www.sgidepot.co.uk/i2gigaram.html">more thorough explanation</a>.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgazpZ4D3nSoE5HFrZNMk7nnoybzwV27NA2zpgcO27uLTjI1erylr_5qln2NkHsaY-g08dXkaxVDn-nK52ZebM-a3aeiAGRHv53cjOiTV9wUbD5TcdMKdVOyJLcfyDFNREfcLt_MMU3Mhi_znEoCtcz-9KMBf9omMEKbAO-ir69qgIfNE0HIYdgRb9fjAc/s4080/PXL_20250823_214804356.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgazpZ4D3nSoE5HFrZNMk7nnoybzwV27NA2zpgcO27uLTjI1erylr_5qln2NkHsaY-g08dXkaxVDn-nK52ZebM-a3aeiAGRHv53cjOiTV9wUbD5TcdMKdVOyJLcfyDFNREfcLt_MMU3Mhi_znEoCtcz-9KMBf9omMEKbAO-ir69qgIfNE0HIYdgRb9fjAc/s320/PXL_20250823_214804356.jpg" width="320"></a></p><p>

To get the riser card up we'll need to take the Solid IMPACT card out. This is a single card, so it's a little bit less of a hassle than the stacked multicard graphics options. The card cage has a door which you can simply pull down on to open.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgJUG4UbzBhsZVE-f4Ce6EkXcLenufP8jjg4iEFscooYaY7FJJq5AN09nRr2TuDwgPL8IcHsI1FdDrfAwBDLfeb0oSiF_WsY-iKqflabQXbiB82WKahZe7F1i5uYQNwY01MEAye1Gza5g1YxJzwpREw8pWlUkSkPvVe6rG6jv8znxBSzIR8G0FHyHUscb8/s4080/PXL_20250823_214940911.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgJUG4UbzBhsZVE-f4Ce6EkXcLenufP8jjg4iEFscooYaY7FJJq5AN09nRr2TuDwgPL8IcHsI1FdDrfAwBDLfeb0oSiF_WsY-iKqflabQXbiB82WKahZe7F1i5uYQNwY01MEAye1Gza5g1YxJzwpREw8pWlUkSkPvVe6rG6jv8znxBSzIR8G0FHyHUscb8/s320/PXL_20250823_214940911.jpg" width="320"></a></p><p>

The Solid IMPACT card connects only to the GIO64 bus and the supplemental power connector (the EISA connector for that slot is open). Those huge heat sinks again should say something about how much work this card ends up doing.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgqZDZmlKviDWZq4-1JstslxlKgxXbu3yyuCJ0X4p7RTpQTuuMCamide5-mzS8k7TjN5yPMhOYpdwrxsFPKUh88wjEoFxmxjm_lG50XnOmuX4FHGfHn9e5V_uRs6ZKccxwNySkjKKjZ9wShyXiQtJxpsfpbK-CfupATE8MBRJ_pqQ3ZvOQRctqvYap6nXA/s4080/PXL_20250823_211414140.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgqZDZmlKviDWZq4-1JstslxlKgxXbu3yyuCJ0X4p7RTpQTuuMCamide5-mzS8k7TjN5yPMhOYpdwrxsFPKUh88wjEoFxmxjm_lG50XnOmuX4FHGfHn9e5V_uRs6ZKccxwNySkjKKjZ9wShyXiQtJxpsfpbK-CfupATE8MBRJ_pqQ3ZvOQRctqvYap6nXA/s320/PXL_20250823_211414140.jpg"></a></p><p>

The card is identified as an 030-0786-004.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhFuU95oeO2VKDpmHcgBcXZW6owJ-n7sFE2EhJscPwy-YZEN-yZHAVJVquyV3MfaNyKf-n9fC1wHNOynnJk-_gvkFmKYCzpvSvdBCmj2E_-4im5PdxiWgrV52qGVbjT5PJNfQk21IV5cZkguuRNaBuzxGCwJVKl2VTrkqdVg4BV1RDWv8auAJuyciFrnY8/s4080/PXL_20250823_214830345.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhFuU95oeO2VKDpmHcgBcXZW6owJ-n7sFE2EhJscPwy-YZEN-yZHAVJVquyV3MfaNyKf-n9fC1wHNOynnJk-_gvkFmKYCzpvSvdBCmj2E_-4im5PdxiWgrV52qGVbjT5PJNfQk21IV5cZkguuRNaBuzxGCwJVKl2VTrkqdVg4BV1RDWv8auAJuyciFrnY8/s320/PXL_20250823_214830345.jpg" width="320"></a></p><p>

Although I don't know for sure which is which, my guess is that the two chips labeled SGI/ISD 099-9028-001 ("V101 REVA") are the twin PP1 pixel processors that handle blending, depth and dithering, since they're next to the video output, and the chip labeled ADV7162KS170 is the single HQ3 command processor. The larger square of the two heat sinks would then most likely be for the GE11 Geometry Engine (because it has the most gates of any of the chips) and the smaller rectangular one for the RE4 Raster Engine and the SDRAM framebuffer.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgZhPW4StnFtbWEGIpYnxvCM3EWdwx1P8w9xi_wocvBMrw9rda9N1fVYO6JjZwNbg2J_SNphkocLoxshFjmayWfM-rj9FN1xlzxJFKTtwbd-hWlEwMrk8al00pVVvN5Ix_EQHXwqOgISxAOsf5-Z3OOmU9MntiWsYDrj56aMPtMiqjCfTKCg2XgODTUowA/s4080/PXL_20250823_215217976.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgZhPW4StnFtbWEGIpYnxvCM3EWdwx1P8w9xi_wocvBMrw9rda9N1fVYO6JjZwNbg2J_SNphkocLoxshFjmayWfM-rj9FN1xlzxJFKTtwbd-hWlEwMrk8al00pVVvN5Ix_EQHXwqOgISxAOsf5-Z3OOmU9MntiWsYDrj56aMPtMiqjCfTKCg2XgODTUowA/s320/PXL_20250823_215217976.jpg"></a></p><p>

The cards are securely held not only by the card edge and the usual screw in the slot, but also by this retention pin which slots down in front of the card edge by the door. 

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi1ZRei_eoHNvSz1FScFV1Odg5gWYwIaNIpwyswp8gaHQ5HnVgztRq3KkDENRJDUJFKybCGavuFWGzYckYdUvru3bxoMyPJaxhOVa10GddG4KyZbuShEhsmeSJweLWYfKpaDtmKyQw22RJc9YNFwvMfQI0aWzAxmXoiVJEzMBO8e6N7rdPJBCv8F_rqLCo/s4080/PXL_20250823_215308693.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi1ZRei_eoHNvSz1FScFV1Odg5gWYwIaNIpwyswp8gaHQ5HnVgztRq3KkDENRJDUJFKybCGavuFWGzYckYdUvru3bxoMyPJaxhOVa10GddG4KyZbuShEhsmeSJweLWYfKpaDtmKyQw22RJc9YNFwvMfQI0aWzAxmXoiVJEzMBO8e6N7rdPJBCv8F_rqLCo/s320/PXL_20250823_215308693.jpg" width="320"></a></p><p>

The video card can now be pulled out (there are handy loops if you like) and set aside.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg8REVa4Vc5BZbuLYXWxYCUZez9q9O2UcmFwp9MKLJIcSYndTl39wf5MCxYrArR1ABHWrl1c7x7PtWiWN_CvPWlaaY9tjkh0DrGYC_luKVQUbkYEZQFifM7S3P5VIc03YJM-2_2ZI6qMhIKZ6kNQMpIhbV4IJyfTd9WYZhCgynI-EzLWFnbE0ffuWJc3uM/s4080/PXL_20250823_215454350.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg8REVa4Vc5BZbuLYXWxYCUZez9q9O2UcmFwp9MKLJIcSYndTl39wf5MCxYrArR1ABHWrl1c7x7PtWiWN_CvPWlaaY9tjkh0DrGYC_luKVQUbkYEZQFifM7S3P5VIc03YJM-2_2ZI6qMhIKZ6kNQMpIhbV4IJyfTd9WYZhCgynI-EzLWFnbE0ffuWJc3uM/s320/PXL_20250823_215454350.jpg" width="320"></a></p><p>

Now to pull up the riser card. This is secured in several places, so we'll start with the screw in the back.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhq55wDG1ZjLTWkB3LOlDM15l8JCQeaY3rpCWAzemoaws4hJDhi3Fxaq-WYNtXkCHFGE2062SssaTorlI6Cr7XE5y_ZBTq4nYKfBBgZ_8CmuWlfLk9fxKhpMvOW6PYKh6t46xYbEYnY1nFLNKlVT8tJh4uQ7ocON9CoMxCqotVo9l9HAPEkq5B24ynivZE/s4080/PXL_20250823_220016096.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhq55wDG1ZjLTWkB3LOlDM15l8JCQeaY3rpCWAzemoaws4hJDhi3Fxaq-WYNtXkCHFGE2062SssaTorlI6Cr7XE5y_ZBTq4nYKfBBgZ_8CmuWlfLk9fxKhpMvOW6PYKh6t46xYbEYnY1nFLNKlVT8tJh4uQ7ocON9CoMxCqotVo9l9HAPEkq5B24ynivZE/s320/PXL_20250823_220016096.jpg" width="320"></a></p><p>

Unfortunately this screw was pretty badly stripped. I'm not sure if someone had tried to do some other upgrade on this machine and mucked it up, but either way no screwdriver could turn it, so I grabbed a pair of pliers and cranked it off.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjY9tbrQeqQt56DBHXyArEeMu2FwqLzowTKOk8zLm1I2FSlWCVGqDnMS9piNA151vuRR7RVDmXdy8MmWCR0ZgRPhekcrB7UWZB0P3S9pwmyF4yWlGtnf1RKg_WB21kiPIHhnL9w6EFrTe3kgmAd0hoMHnTi4OFplKR2hDQ9AicnX_9CXD5rINXnq5JkLiI/s4080/PXL_20250823_220214974.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjY9tbrQeqQt56DBHXyArEeMu2FwqLzowTKOk8zLm1I2FSlWCVGqDnMS9piNA151vuRR7RVDmXdy8MmWCR0ZgRPhekcrB7UWZB0P3S9pwmyF4yWlGtnf1RKg_WB21kiPIHhnL9w6EFrTe3kgmAd0hoMHnTi4OFplKR2hDQ9AicnX_9CXD5rINXnq5JkLiI/s320/PXL_20250823_220214974.jpg" width="320"></a></p><p>

I also don't know who J. R. Vala is, but if you wanted his attention, this is the riser card for you.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgIsNX_XBpfONXJrl0BHz-ep4s1b68M3KACRNf1fKJRbVV8O652vgJJEGG7fq7AgZJAt7aANwEyj9hIazrRJFBHlgxd1YxgzhGvaxoFwQHUMORQVSG0sZwq4CIB8cQWJTnTcXb6GygBpHPaISxkDhV2weDvXGbyMkn6qen2sMf_EDykLfsVZZDDijCYYA8/s4080/PXL_20250823_221102645.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgIsNX_XBpfONXJrl0BHz-ep4s1b68M3KACRNf1fKJRbVV8O652vgJJEGG7fq7AgZJAt7aANwEyj9hIazrRJFBHlgxd1YxgzhGvaxoFwQHUMORQVSG0sZwq4CIB8cQWJTnTcXb6GygBpHPaISxkDhV2weDvXGbyMkn6qen2sMf_EDykLfsVZZDDijCYYA8/s320/PXL_20250823_221102645.jpg" width="320"></a></p><p>

Next we undo a little brass-coloured screw at the bottom which secures the riser card to the logic board.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlayvEnw47mbGoMKQjUUTLSHvjuoN1u8_EoaaYb_Z8USS_5DkvKCt8zS58hod3d3ULfJE7B6NAbuF6LQS560SFcZb2LEMQtacHgkTVyWp_IbhXa-1IIGOPEKDKm8779VptSBe_gqBT9ldBF093F6eyStfs83HMZTdfqL2SlUBmNIFLTyFEGXCfTIsxzOE/s4080/PXL_20250823_221301626.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlayvEnw47mbGoMKQjUUTLSHvjuoN1u8_EoaaYb_Z8USS_5DkvKCt8zS58hod3d3ULfJE7B6NAbuF6LQS560SFcZb2LEMQtacHgkTVyWp_IbhXa-1IIGOPEKDKm8779VptSBe_gqBT9ldBF093F6eyStfs83HMZTdfqL2SlUBmNIFLTyFEGXCfTIsxzOE/s320/PXL_20250823_221301626.jpg" width="320"></a></p><p>

Now we can pull the riser card up out of its connectors (but gently so as not to bend anything). 

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgM6AJta1t0czWdV3FTU6VlYkGkxo4E35BseZWfhPMo0nBrkc6UkqjWRF0rhfM9k4AL2EcOeo4z7uhOKfWgk2x5JgmUBsDD-WubvhXjDjrnv7itwiVCv4eBsUVqzKWbWubfyY4Wuvlp3HBVPRtrSa0Tv6YBADY8foGwGmd-c_rxqPZUY2dotiZjEt7JZjU/s4080/PXL_20250823_221330680.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgM6AJta1t0czWdV3FTU6VlYkGkxo4E35BseZWfhPMo0nBrkc6UkqjWRF0rhfM9k4AL2EcOeo4z7uhOKfWgk2x5JgmUBsDD-WubvhXjDjrnv7itwiVCv4eBsUVqzKWbWubfyY4Wuvlp3HBVPRtrSa0Tv6YBADY8foGwGmd-c_rxqPZUY2dotiZjEt7JZjU/s320/PXL_20250823_221330680.jpg" width="320"></a></p><p>

We don't need to yank it up all the way to get the timekeeper out, but if you did want to remove it, you'll want to remove the twisted black-and-yellow cable as well as the stiff flat blue cable.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3Hj9ZFqsZFVtyiafkVGoT9Htbx2mC2O-Kv8mNgJWZu7Mq9uyb-kjEud0GrOmQh34EpFYmFQVOQ9wkarcPGdFXJKdO-f4zAqfFxIYV6bTYn9bauwt37Xn6UGA6wzmleCcAeoP_afNrwjkMHb_fqvRUb4CQyrr3tlz95pjEHCBd8n3_9Of_MWtyPHDknTo/s4080/PXL_20250823_221747855.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj3Hj9ZFqsZFVtyiafkVGoT9Htbx2mC2O-Kv8mNgJWZu7Mq9uyb-kjEud0GrOmQh34EpFYmFQVOQ9wkarcPGdFXJKdO-f4zAqfFxIYV6bTYn9bauwt37Xn6UGA6wzmleCcAeoP_afNrwjkMHb_fqvRUb4CQyrr3tlz95pjEHCBd8n3_9Of_MWtyPHDknTo/s320/PXL_20250823_221747855.jpg" width="320"></a></p><p>

Now we can grab that chip, which is conveniently socketed.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEisCQKZ6Cvhe4-FjmpG-9eZC4CGnsdlhhPNJ1RsR_SfOqpe-Ai0rEPsnpiyJKppooTNVQHIFKlGyaGZvJIAE2x0vYIaZ96fDto0yLJF8P2qYcA-J9eQb5SZYlS8xNJOWCb2HezkJ0DhVGceKX_e-qZNJv9pA-r9pUr8_P0Bbb62IY-caJQCNvsYyg2DFiM/s4080/PXL_20250823_221855401.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEisCQKZ6Cvhe4-FjmpG-9eZC4CGnsdlhhPNJ1RsR_SfOqpe-Ai0rEPsnpiyJKppooTNVQHIFKlGyaGZvJIAE2x0vYIaZ96fDto0yLJF8P2qYcA-J9eQb5SZYlS8xNJOWCb2HezkJ0DhVGceKX_e-qZNJv9pA-r9pUr8_P0Bbb62IY-caJQCNvsYyg2DFiM/s320/PXL_20250823_221855401.jpg" width="320"></a></p><p>

Expecting I would have to do this at some point, I had already pre-purchased <a href="https://www.tindie.com/products/glitchwrks/gw-1286-1-dallas-ds1286-maintainable-repair-board/">a repair board for the DS1286</a> that you could simply wrap the needed pins around to provide a proper battery holder. However, it should have been a tip-off to me that the repair board has a crystal on it, because the DS1286 has a crystal too. (I am not complaining: I bought a replacement <a href="https://www.tindie.com/products/glitchwrks/gw-1386-1-8k-replacement-for-dallas-ds1386-module/">DS1386 module for my Indy</a> from the same seller and that has worked very well.)

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjxUj19lLDNO99bbgXBZFDPXkGv4hrE4tHGGcJnxaUUboikEELNpkowiZtAsRFkwpwU2Dg5JJQb4qThinqWdRW4buzrVN5rSptdfgS-y9XyIGotDs6nIH6wk5sQY9Ch8Sqo5TbB6plkppPQQ7vUFgS1Pnm534T4n5EUNPbYcPY_qlY25L6rCFp_29jqVI8/s4080/PXL_20250823_222234834.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjxUj19lLDNO99bbgXBZFDPXkGv4hrE4tHGGcJnxaUUboikEELNpkowiZtAsRFkwpwU2Dg5JJQb4qThinqWdRW4buzrVN5rSptdfgS-y9XyIGotDs6nIH6wk5sQY9Ch8Sqo5TbB6plkppPQQ7vUFgS1Pnm534T4n5EUNPbYcPY_qlY25L6rCFp_29jqVI8/s320/PXL_20250823_222234834.jpg"></a></p><p>

There seem to be some DS1286s that <a href="https://forum.vcfed.org/index.php?threads/reworking-replacing-a-dallas-ds1286-watchdog-rtc.61448/">lack the crystal and battery</a>, which would actually make them more like a DS1284. Those chips (and the DS1284 generally) can be very easily converted with this board. However, as you can see here, the DS1286 in this machine already has those pins yanked back. Undoubtedly it was made out of a DS1284 with the battery and crystal epoxied onto the top in a similar fashion.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh5FDKFzZoH_WUh-VvpjSOwdTA_tUPSe9B1D4UdnzcId5CjxTSyDM31FK61Fy9BX4IGlOkReWpR-Pqxa8tD-6JRPzOQVzSldDJ5aO3YZ68jFCtEVtJjAULqLaE90ssyPs4MNw_uK_oVygmOGxxLXecBPjnMqo11kxINWGUtDFLHsayvdEXq0ycZFwjTfkk/s4080/PXL_20250823_225254199.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh5FDKFzZoH_WUh-VvpjSOwdTA_tUPSe9B1D4UdnzcId5CjxTSyDM31FK61Fy9BX4IGlOkReWpR-Pqxa8tD-6JRPzOQVzSldDJ5aO3YZ68jFCtEVtJjAULqLaE90ssyPs4MNw_uK_oVygmOGxxLXecBPjnMqo11kxINWGUtDFLHsayvdEXq0ycZFwjTfkk/s320/PXL_20250823_225254199.jpg" width="320"></a></p><p>

Because it was shot anyway I got out the Dremel and decided to see how far I could shave it down. Unfortunately the entire top chamber is epoxy; you can't just cut into it or dig out chunks.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiSN9ri096kldxmohFb0C4n8toKOBC8pOE6FpgAxtUa4lGg84Ju_rin6bzpKMveKC2MhWsYye7fmESQ63sk2v1TCBraVjKxsp6FOAAWCp-UXR6eP2iTFFD_uQ9oEbRilMiKPpbPySBEr6XqibZb5s9qL1lrpfHlKyQLQ1D-293Qse8sFtPXRBDJelK6udI/s4080/PXL_20250823_225845509.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiSN9ri096kldxmohFb0C4n8toKOBC8pOE6FpgAxtUa4lGg84Ju_rin6bzpKMveKC2MhWsYye7fmESQ63sk2v1TCBraVjKxsp6FOAAWCp-UXR6eP2iTFFD_uQ9oEbRilMiKPpbPySBEr6XqibZb5s9qL1lrpfHlKyQLQ1D-293Qse8sFtPXRBDJelK6udI/s320/PXL_20250823_225845509.jpg" width="320"></a></p><p>

I did grind down to the battery and what I thought was the crystal, but in the end all I ended up doing at that point was just making a mess, nor did I find any obvious metal portions I could solder the conversion board to. But it was only $10, so live and learn.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEig9l54w6Jz9Nb0oYldtUv9LykCKZ41sn5MsYMKMNGleDPvup7418PCP9aH08nF8ex-hGTdwxhzdgyh62CtjPEKqpsMY1uCrA8iSBSWOZxAQ9oqgnuW_Fvwp2tOu8zw6ZkXfD7DsRFBfbH9wYjJtpz-dlimkp69KEagXUQsi9eFPJIscrOCI9P_CUGNv5A/s4080/PXL_20250830_204941202.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEig9l54w6Jz9Nb0oYldtUv9LykCKZ41sn5MsYMKMNGleDPvup7418PCP9aH08nF8ex-hGTdwxhzdgyh62CtjPEKqpsMY1uCrA8iSBSWOZxAQ9oqgnuW_Fvwp2tOu8zw6ZkXfD7DsRFBfbH9wYjJtpz-dlimkp69KEagXUQsi9eFPJIscrOCI9P_CUGNv5A/s320/PXL_20250830_204941202.jpg" width="320"></a></p><p>

I dithered over buying a DS1284 to retrofit but the problem with buying ICs on eBay is getting re-marked crap or chips that are absolutely fraudulent. However, while looking at chips from dodgy international sellers I ran across an individual producing <a href="https://www.ebay.com/itm/304107400658">a small board for the Tektronix TDS524A digital scope</a>, which also uses the DS1286. This board has a little replaceable coin cell on it plus a DS1284Q and crystal. More to the point it also has pads on top, so an alternative battery pack can be fitted.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjm30yiuua1e9lQo8_-ZXLGo8IxyqPCztFd0K4ax7ZdzyKg9HmPmgD-JlD0yVFIj2xfsbNii7NeRQAkiBCF2wZHue9JzAyge7Q4SDtjOkQFn4Ib6h4gNjjQG4w98ZhbBODJRX6sr1u6vUNbwpu3GWAgpwntDGMh6pBGw_oXFyudQNl1JWEv_iLCt89Ha_k/s4080/PXL_20250830_204840519.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjm30yiuua1e9lQo8_-ZXLGo8IxyqPCztFd0K4ax7ZdzyKg9HmPmgD-JlD0yVFIj2xfsbNii7NeRQAkiBCF2wZHue9JzAyge7Q4SDtjOkQFn4Ib6h4gNjjQG4w98ZhbBODJRX6sr1u6vUNbwpu3GWAgpwntDGMh6pBGw_oXFyudQNl1JWEv_iLCt89Ha_k/s320/PXL_20250830_204840519.jpg" width="320"></a></p><p>

Although it is twice as big as the original DS1284 (in area, anyway), it still fits.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhjd0tY7j3z5yMEDCYsyqK9oUuWnX3iiK2RjmuPCRBy10IT67oFmEvsy8j6237x7IjYOQzMUVUHQHOC25Jf19uYdPYyrqUo90UqsowIcSGb5V8wAR7i3a5iJWRzMHVH5G2AjP5EtPzpUfiBYKpU25R3Q78zvkLZzuqbqGBURA35P2e3QnRT-1xpfSAG_3M/s4080/PXL_20250830_211745333.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhjd0tY7j3z5yMEDCYsyqK9oUuWnX3iiK2RjmuPCRBy10IT67oFmEvsy8j6237x7IjYOQzMUVUHQHOC25Jf19uYdPYyrqUo90UqsowIcSGb5V8wAR7i3a5iJWRzMHVH5G2AjP5EtPzpUfiBYKpU25R3Q78zvkLZzuqbqGBURA35P2e3QnRT-1xpfSAG_3M/s320/PXL_20250830_211745333.jpg" width="320"></a></p><p>

Before installing it I soldered a 2AA battery holder to the battery pads so that when the lithium battery it came with craps out eventually, I can just put in lithium AAs (don't put alkaline in this, they'll leak) and not have to go through this whole disassembly again.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgwJpmYU90CZhivBe6QeFcXObgvTtYwQf0m5HqypS69iByOu3R-eXejbOxq1Hwp2YNYb4Bc8CC8_UUc7-MoPUcrVXQgmULYhlDmcxPhAx8o1d6f-1I394e-FO_wE1vnHH-klqgnuazuXcSXST7VHGZmQZLJAb5vVvKT5ESyh8cvFBSPBevqXee9HIYOmm0/s4080/PXL_20250830_212523691.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgwJpmYU90CZhivBe6QeFcXObgvTtYwQf0m5HqypS69iByOu3R-eXejbOxq1Hwp2YNYb4Bc8CC8_UUc7-MoPUcrVXQgmULYhlDmcxPhAx8o1d6f-1I394e-FO_wE1vnHH-klqgnuazuXcSXST7VHGZmQZLJAb5vVvKT5ESyh8cvFBSPBevqXee9HIYOmm0/s320/PXL_20250830_212523691.jpg" width="320"></a></p><p>

Sheathing it with electrical tape to ensure the upper pins and the battery pack won't short, it fits neatly in the socket.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjTyfp8IMgpLC2-0NA0vcfVvh7YdDPj8Vw_ariiirAywTM-vR_AlEo56tv7XKuSH90JK_Wcu8D8g20eXl61v36dT_tHxY61ji9XOWOIGn68GaEcnQV7qm6b1QBQsYUIRXVxuXUuLJfS_Z_MSDHrBZsmL_Ew-po0R87OG91dFS-_0Q52tMPrpgOM7SwIh5k/s4080/PXL_20250830_212940826.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjTyfp8IMgpLC2-0NA0vcfVvh7YdDPj8Vw_ariiirAywTM-vR_AlEo56tv7XKuSH90JK_Wcu8D8g20eXl61v36dT_tHxY61ji9XOWOIGn68GaEcnQV7qm6b1QBQsYUIRXVxuXUuLJfS_Z_MSDHrBZsmL_Ew-po0R87OG91dFS-_0Q52tMPrpgOM7SwIh5k/s320/PXL_20250830_212940826.jpg" width="320"></a></p><p>

At this point we should now make sure we can power on the system, so I put back down the riser card (leaving out the stripped rear screw) and reinstalled the video card and retention pin.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjXGYzuZsCSwUYZIobRfvZOvUqf6pbqmEww86cO200Aw7EYFzkRzaDJBOtk_Xn2-Egnv6ebJ0wL_f8b3CXaPLXGi-IBDPZ6gvr0KzASCRdbjpTGjZURCMVdUc9pg7R3NQJ8NYH3ZKsYaUGXVGY0Kr6WCNCg_ANAKX6a9RduKlcL0N2hEyH6tNnPOsdUl0s/s4080/PXL_20250830_213144325~2.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjXGYzuZsCSwUYZIobRfvZOvUqf6pbqmEww86cO200Aw7EYFzkRzaDJBOtk_Xn2-Egnv6ebJ0wL_f8b3CXaPLXGi-IBDPZ6gvr0KzASCRdbjpTGjZURCMVdUc9pg7R3NQJ8NYH3ZKsYaUGXVGY0Kr6WCNCg_ANAKX6a9RduKlcL0N2hEyH6tNnPOsdUl0s/s320/PXL_20250830_213144325~2.jpg" width="320"></a></p><p>

Although the machine will bring up a console on the serial ports, I also wanted to know if the video card is working, so I got out an SGI-wired 13W3 to VGA converter and connected one of my utility LCD panels. I then plugged it into the wall, crossed my fingers and pressed the power button.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgS9zxFqWMVKYmfysUUWsiiY93ntLjauhDpLZTF6__OvhU1BNjYdbXRj_9fPuAuFJEwZ0KynOP7QH4glEISxlUwkUjawkweDVguEWNONzpo7p6-83rw5JVxRGh2ZvINXcliNYeO_hNeVDRKYcU8sepN_ocBptCiS9tZqUjTNkgFOHzFYSg7YH1KZ-YZ-WQ/s4080/PXL_20250830_213606411.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgS9zxFqWMVKYmfysUUWsiiY93ntLjauhDpLZTF6__OvhU1BNjYdbXRj_9fPuAuFJEwZ0KynOP7QH4glEISxlUwkUjawkweDVguEWNONzpo7p6-83rw5JVxRGh2ZvINXcliNYeO_hNeVDRKYcU8sepN_ocBptCiS9tZqUjTNkgFOHzFYSg7YH1KZ-YZ-WQ/s320/PXL_20250830_213606411.jpg"></a></p><p>

To my delight the machine did indeed power up and make its little happy jingle chord! However, nothing appeared on the screen and the Indigo2's LED stayed amber, suggesting the video card was unhappy about something.
</p><p>
The "something" in this case was probably the monitor. One thing that 13W3-based video cards <em>do</em> have in common is that they're all sync-on-green, which is to say that the horizontal and vertical sync signals are mixed in with the green channel. Many monitors nowadays, including this particular ViewSonic LCD panel, don't understand sync-on-green anymore and won't be able to sync. Conversely, as an unusual case, I have a NEC multisync CRT monitor that does sync to such a signal, but still displays the green anyway, giving it the wrong colour.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg-AyVgDJL9qVP65SkuxNVWwDl8Nq1ah7nQZB3c85_1hkdV7GDmiE_7So-RKSbhO0bslOGAipT80lZS9LR8OAIuDE3okfp8CJTeApi285PmL6i04jGRvgnPc8AQz7tC62j7ai7A8xufra02T9Oep8VGi_toNXZ4QI80K50TZY7EYT167Mu27qBt7beK5pY/s4080/PXL_20250830_220525869.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEg-AyVgDJL9qVP65SkuxNVWwDl8Nq1ah7nQZB3c85_1hkdV7GDmiE_7So-RKSbhO0bslOGAipT80lZS9LR8OAIuDE3okfp8CJTeApi285PmL6i04jGRvgnPc8AQz7tC62j7ai7A8xufra02T9Oep8VGi_toNXZ4QI80K50TZY7EYT167Mu27qBt7beK5pY/s320/PXL_20250830_220525869.jpg" width="320"></a></p><p>

There is a more definitive solution for this problem and we will address it later on, but fortunately it turned out my INOGENI USB VGA capture box <em>does</em> understand sync-on-green, and the PROM monitor display rate is 60Hz which the INOGENI will accept. For the time being, the M1 MacBook Air and VLC can thus serve as the monitor (and we can also take screen grabs).
</p><p>
With the Mac connected I reset the Indigo2, and this time the SGI's LED turned back to green and we got a picture. The picture said the machine was unbootable, though we already knew that because we pulled the drives out. I powered it off and plugged in a PS/2 keyboard and mouse. Normally you shouldn't operate the machine with the case off because it can't run its airflow normally, but there is sufficient ventilation here even though you can certainly feel the heat from the CPU module.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEixk7JpfdJL8y24t-J7xybedlQ6nAjiOhrjq8pc_lf3dwj1-SWnohIuoBFuTUXbtwr7XFjtQP6FqXWjCnQRU1rf-qpCckFZQk1kIqYx74CcriiDwKb8zI_-9qSfR1iFH60GyzXBtdcU-1sz3InfJoa9oERQZ1uAQCnNkiNJBqXoh1IGqYVBPtUGwFRiGIc/s4080/PXL_20250830_224357757~2.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEixk7JpfdJL8y24t-J7xybedlQ6nAjiOhrjq8pc_lf3dwj1-SWnohIuoBFuTUXbtwr7XFjtQP6FqXWjCnQRU1rf-qpCckFZQk1kIqYx74CcriiDwKb8zI_-9qSfR1iFH60GyzXBtdcU-1sz3InfJoa9oERQZ1uAQCnNkiNJBqXoh1IGqYVBPtUGwFRiGIc/s320/PXL_20250830_224357757~2.jpg"></a></p><p>

I then secured the battery holder to the metal back of the riser card with some Velcro. It fit perfectly.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh0tnUGmJEvChRBV8if4DYzbFM0wRY_3FqJcUHmsafq7_LBGzvNPXUUFWh70mz7nbrxWAZ9JVMD-cD2308iuWZ1_LPEOfUumPQujv2s8pTPwvVQs7QJ3jPijde-W3jofagYSZdkaOIMg3ybPeIyz_78_sLuR4-IQAyke6SM-d0QR1sj-X6WHTD4GwTky-Y/s4080/PXL_20250830_224802547.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh0tnUGmJEvChRBV8if4DYzbFM0wRY_3FqJcUHmsafq7_LBGzvNPXUUFWh70mz7nbrxWAZ9JVMD-cD2308iuWZ1_LPEOfUumPQujv2s8pTPwvVQs7QJ3jPijde-W3jofagYSZdkaOIMg3ybPeIyz_78_sLuR4-IQAyke6SM-d0QR1sj-X6WHTD4GwTky-Y/s320/PXL_20250830_224802547.jpg" width="320"></a></p><p>

With the battery holder in place and the timekeeper now working again, I installed the hard disks and the optical drive, and powered it on with the capture box connected. Now that I knew the machine was working, I went ahead and ordered the extra RAM, but we have other tasks to complete in the meantime. Let's switch to the screen grabs, which have been cropped and corrected for aspect ratio.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKCEyVV3BS9M0ItLgf7vlYYDFqO2qMJQp8jbOE29Qjw318W2xHm7GBddyREZ896jg-1iNo2rA6s0g201pN0bw_MyZvscbV0xFAaCdtWdGm3C7HFEPa-SQ5-yxzH2NCyadCdtnxwl_7B7LeBU5PMSdiL86Xmh8zADGkHj5x_h8bMqrCmxojRRE0CRfswSc/s1280/vlcsnap-2025-08-30-15h09m37s140.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKCEyVV3BS9M0ItLgf7vlYYDFqO2qMJQp8jbOE29Qjw318W2xHm7GBddyREZ896jg-1iNo2rA6s0g201pN0bw_MyZvscbV0xFAaCdtWdGm3C7HFEPa-SQ5-yxzH2NCyadCdtnxwl_7B7LeBU5PMSdiL86Xmh8zADGkHj5x_h8bMqrCmxojRRE0CRfswSc/s320/vlcsnap-2025-08-30-15h09m37s140.png" width="320"></a></p><p>

One of the things that made SGI MIPS (and its early PC hardware, but more on that later) interesting was the graphical boot PROMs. These are based on the Advanced RISC Compouting (ARC) specification modified for SGI's usage ("ARCS"). ARC came out of the Advanced Computing Environment (ACE) consortium originally founded by Compaq, Microsoft, MIPS (pre-acquisition), DEC and SCO in 1991, later joined by SGI, Control Data Corporation, Prime Computer, Zenith and others. Notably absent were Sun Microsystems, Hewlett-Packard and IBM, who never participated — nor Intel.
</p><p>
At this time in the industry RISC was believed to be the future — but so was Windows NT, or what was then referred to as OS/2 3.0 or "Portable OS/2," due to its planned wide portability and the existing software it supported. ACE concentrated on 32-bit x86 using conventional BIOS (due to Compaq's influence) and near-future RISC workstations using ARC; they identified two platforms, namely SCO UNIX and the future Windows NT, that would run on both. MIPS was heavily touted as the architecture for these workstations, both from SGI and MIPS' presence, and the absence of anyone else more powerful to say otherwise.
</p><p>
Within a year, however, ACE rapidly degenerated into squabble and collapsed: market appetite for the alternative ARC workstation didn't develop as planned, and SGI buying MIPS was the last straw for some participants who saw the purchase as SGI trying to corner the architecture. DEC, which was already working on what would become Alpha anyway, de-emphasized its MIPS offerings as a result and eventually got out of the business altogether. Intel, for its part, accelerated development on Pentium in response and made non-x86 alternatives comparatively even less desirable. Although ARC foundered, and no computer was ever fully compliant with its specification, it maintained a long-standing legacy presence in Windows NT which still specified it for boot devices until Windows Vista. Likewise, the RISC systems that <em>could</em> boot Windows NT generally used an ARC console to do so, even ones that weren't MIPS-based like various Alpha-based workstations in the form of AlphaBIOS, and some RS/6000s.
</p><p>
No SGI MIPS hardware ever booted NT natively, though through the influence of ACE where MIPS was supposed to reign supreme these boot PROMs implement ARC too, at least in their own fashion. But what makes them most outstanding to modern users is that they have a full mouse-based GUI congruent with IRIX and the ability to do some basic tasks built-in.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhA2rdFs-nd9fgxdoN9CDi9ZHrBSpoF1MbRGUEfCi0j2evSYhUHKVnj3VHwraIJKUmDKqj7UbEOnCZMrGJRNqYNh4oJSxAmste2gej0nS9Q6EOnWC_Ir2ls48Vdtx2I4KPRh5GcLOpVK3H_J6ZuqT1w3PBSgAT7NNVFoV53Y-ptOcmkNtP1Vjo5cwa88WA/s1280/vlcsnap-2025-08-30-15h09m39s045.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhA2rdFs-nd9fgxdoN9CDi9ZHrBSpoF1MbRGUEfCi0j2evSYhUHKVnj3VHwraIJKUmDKqj7UbEOnCZMrGJRNqYNh4oJSxAmste2gej0nS9Q6EOnWC_Ir2ls48Vdtx2I4KPRh5GcLOpVK3H_J6ZuqT1w3PBSgAT7NNVFoV53Y-ptOcmkNtP1Vjo5cwa88WA/s320/vlcsnap-2025-08-30-15h09m39s045.png" width="320"></a></p><p>

Messages appear as well-rendered dialogue boxes, sometimes extracted from console output and highlighted to the user. If you clicked the Stop For Maintenance button (or pressed Escape) you would enter the main menu right here before starting the OS.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjbuiBjXoVabQqGyltHd8lidtyDMVHS0XmdhqhFNxs9481Jbf1EiKTL4_9uOLeTuLWFo34btT8nt_W59LeWiFLVjz1BRzMeRAJoOBTrNBZRlng3_hyphenhyphenejHWRQp_kIINNxOgg86oK7oj3KGh0wDtxAxIgipaCPakkab3c2hgMwDB4eITSQQ59noMGLHroof4/s1280/vlcsnap-2025-08-30-15h09m44s644.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjbuiBjXoVabQqGyltHd8lidtyDMVHS0XmdhqhFNxs9481Jbf1EiKTL4_9uOLeTuLWFo34btT8nt_W59LeWiFLVjz1BRzMeRAJoOBTrNBZRlng3_hyphenhyphenejHWRQp_kIINNxOgg86oK7oj3KGh0wDtxAxIgipaCPakkab3c2hgMwDB4eITSQQ59noMGLHroof4/s320/vlcsnap-2025-08-30-15h09m44s644.png" width="320"></a></p><p>

Other output appeared in a text window where additional detail was required. However, our disks still don't boot and the message doesn't tell us why, so we proceed to the PROM menu.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgUBqDzsINuqwSOQA1E59mEtgCH6GtiiwiWpqOIC4gi3slT4ncm2TELCDmIhncAtdE0KOOW-T3zBqonotQUEFD5F8XU36J1BRsizhwLWSqKbfs70j3yewvuuXMr2TOyAEJb6h1rQTwxTP14nFB0Y7sF0V-Ik63POAGsUphVUjju8_X-rI1xjraQI6ehACQ/s1280/vlcsnap-2025-08-30-15h09m50s647.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgUBqDzsINuqwSOQA1E59mEtgCH6GtiiwiWpqOIC4gi3slT4ncm2TELCDmIhncAtdE0KOOW-T3zBqonotQUEFD5F8XU36J1BRsizhwLWSqKbfs70j3yewvuuXMr2TOyAEJb6h1rQTwxTP14nFB0Y7sF0V-Ik63POAGsUphVUjju8_X-rI1xjraQI6ehACQ/s320/vlcsnap-2025-08-30-15h09m50s647.png" width="320"></a></p><p>

The System Maintenance menu has six options accessible by button clicks or the numbers 1-6. Using the keyboard is particularly handy when your mouse doesn't work or if, as in our circumstance, you're struggling with screen lag due to the capture box. The most immediately useful is the Command Monitor, so we press 5.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhSS-oE-1CQWR7StZPhu518ufQaSSa8udWjgM9UeP-Kgg4ulfaVe-TDcMGMxIIPMQA6bLTlqk0TH6n36_FWPmkocYQNBmTZJw-xXeB01OJWJYdS4DJMW9_D3cP60XogPAkj5vTZUjrSFJdxv4Q-HM_QebdHUzpkv7GiRpJn0NhFwBYQ7bB51BUM5dIBa3s/s1280/vlcsnap-2025-08-30-15h10m08s901.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhSS-oE-1CQWR7StZPhu518ufQaSSa8udWjgM9UeP-Kgg4ulfaVe-TDcMGMxIIPMQA6bLTlqk0TH6n36_FWPmkocYQNBmTZJw-xXeB01OJWJYdS4DJMW9_D3cP60XogPAkj5vTZUjrSFJdxv4Q-HM_QebdHUzpkv7GiRpJn0NhFwBYQ7bB51BUM5dIBa3s/s320/vlcsnap-2025-08-30-15h10m08s901.png" width="320"></a></p><p>

This pops up in a new window. (That also means there was no password on the PROM. If one was set, and we don't know what it is, removing a jumper on the board under the CPU card will allow you to reset it.)

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgq2IT-jsv-nwy86cQ8hlT-mAsPIcqlZ4Vuq8ehpOlw3tiCUHzEoY2jG0od1RpbSXyyZP4Io_HIPRJfUnOSsy5SKyAcZAQTs7-yTYXEK2iSv4nv0U2tOxtR148AfrSKrIyxAkN4Rri3PIplQZzeTNzy1bvqPSZkJCsp3V-TDafLSOxMuCNPsHMwIlW63-g/s1280/vlcsnap-2025-08-30-15h10m28s911.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgq2IT-jsv-nwy86cQ8hlT-mAsPIcqlZ4Vuq8ehpOlw3tiCUHzEoY2jG0od1RpbSXyyZP4Io_HIPRJfUnOSsy5SKyAcZAQTs7-yTYXEK2iSv4nv0U2tOxtR148AfrSKrIyxAkN4Rri3PIplQZzeTNzy1bvqPSZkJCsp3V-TDafLSOxMuCNPsHMwIlW63-g/s320/vlcsnap-2025-08-30-15h10m28s911.png" width="320"></a></p><p>

We first list our </p><tt>hinv</tt><p>, the hardware inventory, using the </p><tt>-v</tt><p> option for verbose output. This reports we have an IP28, 64MB of RAM, a 195MHz R10K and Solid IMPACT graphics, as expected. The Iris Audio Processor is the standard onboard audio codec used in many SGI-MIPS systems.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgzIgwO7DyaskarX2nqgFwvL2zXu438da9fKH2Mw_ykqfAMvyFm5rjATgYonuAHScuLwY9-Oq4Nbvj4g2qSG2gHKJVEFjOn88lmwuaQlCE5HtindHKVHC5cnNVTkTXRLzF-b6i4s4fyaIv82ZhKNPUN_bIUr_t-9STC8m8H2jmDJz8XBKXbhUYGtsN9PMk/s1280/vlcsnap-2025-08-30-15h30m37s560.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgzIgwO7DyaskarX2nqgFwvL2zXu438da9fKH2Mw_ykqfAMvyFm5rjATgYonuAHScuLwY9-Oq4Nbvj4g2qSG2gHKJVEFjOn88lmwuaQlCE5HtindHKVHC5cnNVTkTXRLzF-b6i4s4fyaIv82ZhKNPUN_bIUr_t-9STC8m8H2jmDJz8XBKXbhUYGtsN9PMk/s320/vlcsnap-2025-08-30-15h30m37s560.png" width="320"></a></p><p>

The environment (</p><tt>printenv</tt><p>) didn't look too interesting other than its apparently residual IP address, but the MAC address did appear and seemed valid, so we shouldn't need to worry about that like we would with an Indy. Nevertheless, just in case anything was corrupted, I did a </p><tt>resetenv</tt><p> at this point to force defaults.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgShZS4ZqjZL2c9yfQ4Uo7Svo57ygxWphUeitGTcuf8L_ohKdoXcB7ZXVKBuTbh-va526wR5ZaQty_qRAgqz3VqCIMz6HPQkmC1ujliZYAScU6gx8tB9Q6DHCmwdu9oI3MGDZSe6hyphenhyphen4JMzu7x1Z6zXKxHx0HxLgixB_83NkCfGBIaQHpD2R6IPcMwM4CbQ/s1280/vlcsnap-2025-08-30-15h54m44s738.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgShZS4ZqjZL2c9yfQ4Uo7Svo57ygxWphUeitGTcuf8L_ohKdoXcB7ZXVKBuTbh-va526wR5ZaQty_qRAgqz3VqCIMz6HPQkmC1ujliZYAScU6gx8tB9Q6DHCmwdu9oI3MGDZSe6hyphenhyphen4JMzu7x1Z6zXKxHx0HxLgixB_83NkCfGBIaQHpD2R6IPcMwM4CbQ/s320/vlcsnap-2025-08-30-15h54m44s738.png" width="320"></a></p><p>

With the default environment I tried to boot again, and this time got a marginally more useful message: </p><tt>Boot file not found on device: scsi(0)disk(1)rdisk(0)partition(8)/sash</tt><p>. This is an ARC path and should be fairly self-explanatory (basically SCSI bus 0, i.e., the internal bus, ID 1, LUN 0, partition 8). This partition is where the standalone shell should be found to bring up the IRIX kernel but it's not finding it.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEip-DTwISNFHGyJLqpOgcz30n8Dh6CY_8lc2DBVMX434ECb1JreKQNM6yTGVJfxl2-bY1cy1UuXzOYfWmIF7_H_Yq90bztAobj8VOUBnp7kw3ZCLCPP3BsGjkDOpgAKsUONYUCDr21LHDUNURAcO90svRx1cZCWq3QsgLB_LLqJbzibd0ICBM6uVDq0HVM/s1280/vlcsnap-2025-08-30-16h05m09s569.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEip-DTwISNFHGyJLqpOgcz30n8Dh6CY_8lc2DBVMX434ECb1JreKQNM6yTGVJfxl2-bY1cy1UuXzOYfWmIF7_H_Yq90bztAobj8VOUBnp7kw3ZCLCPP3BsGjkDOpgAKsUONYUCDr21LHDUNURAcO90svRx1cZCWq3QsgLB_LLqJbzibd0ICBM6uVDq0HVM/s320/vlcsnap-2025-08-30-16h05m09s569.png" width="320"></a></p>

<tt>hinv -t</tt><p> will show you the device tree. Most of it makes sense, but when we get to the internal SCSI bus (starting with </p><tt>adapter SCSI WD33C93B key 0</tt><p>, a Western Digital Fast SCSI-2 controller) it gets very weird. Note as background that the controller in SGI hardware has ID 0 (not 7 like, say, Macintoshes), so connected devices start at ID 1. One of the hard disks is indeed at ID 1 — and then the other one is sprayed over every other ID.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiq6WYGUdvLgcLeVtA9FElDeeNthUPK68jYkjkP4Ia3TKtN9Re1MESVt7NX9aHpl-9eyMBO6Ma7ZBK3OMS3oyXmGaTnWuFohQ8784yzVYdgJFCHgpxskJFj84N6s_86IpvKwpwD4eiU2PjGSzFanZZSAFVItL4s8yUIgbRWW77KH4ZxYw7tRicrpX9LGIg/s4080/PXL_20250830_230132223.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiq6WYGUdvLgcLeVtA9FElDeeNthUPK68jYkjkP4Ia3TKtN9Re1MESVt7NX9aHpl-9eyMBO6Ma7ZBK3OMS3oyXmGaTnWuFohQ8784yzVYdgJFCHgpxskJFj84N6s_86IpvKwpwD4eiU2PjGSzFanZZSAFVItL4s8yUIgbRWW77KH4ZxYw7tRicrpX9LGIg/s320/PXL_20250830_230132223.jpg" width="320"></a></p><p>

I also didn't see the optical drive anywhere in that list. Given that one of the hard disks got an ID despite the other one going nuts, this device should have gotten one also. Nevertheless, I decided to grab one of my caddies, stick an IRIX Tools CD in it and see if I could bring up a miniroot. This disc in particular is known good and readable by the Indy. The drive accepted the caddy and seemed to be fine with the disc ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgvtqx3bUMtum7Vi7-xLPjj_dQ_Ut1Q5nFGMN38Aorhlzw_anZ2laM10__yRhdHYqau6p74n_0IBLZ5vdbQBn60Ah5ZpghX39SSx96eL44QsFPhUtOv1MunucPpua3xf4Ya_ZWnJCFUy6udIPexKP-nTXzQvhbFFJWTGwNaw9iFdD31JThI-KYs75nSiis/s1280/vlcsnap-2025-08-31-13h06m00s275.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgvtqx3bUMtum7Vi7-xLPjj_dQ_Ut1Q5nFGMN38Aorhlzw_anZ2laM10__yRhdHYqau6p74n_0IBLZ5vdbQBn60Ah5ZpghX39SSx96eL44QsFPhUtOv1MunucPpua3xf4Ya_ZWnJCFUy6udIPexKP-nTXzQvhbFFJWTGwNaw9iFdD31JThI-KYs75nSiis/s320/vlcsnap-2025-08-31-13h06m00s275.png" width="320"></a></p><p>

... but trying to bring up the miniroot from it (using the PROM menu install option) showed no bootable devices.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhJjEXQWsM1XN-W7Z0uNYlfbGJy8DB7K_2S5P4-8mZTNBNB0MUdN8UqzdZ3jl0BzyvgINXSomF8eBeQlRh7cuglhyrLwR7Vj0JvWN9HETh3sfcQCvZ3_yxr4l_Iyuvya3Xys7GZEafxXjNGVRGYVUxDoxSeO3vsyWKAvEYOlGhPGrEp2L4HX9eL3c4D02M/s4080/PXL_20250831_194207825~2.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhJjEXQWsM1XN-W7Z0uNYlfbGJy8DB7K_2S5P4-8mZTNBNB0MUdN8UqzdZ3jl0BzyvgINXSomF8eBeQlRh7cuglhyrLwR7Vj0JvWN9HETh3sfcQCvZ3_yxr4l_Iyuvya3Xys7GZEafxXjNGVRGYVUxDoxSeO3vsyWKAvEYOlGhPGrEp2L4HX9eL3c4D02M/s320/PXL_20250831_194207825~2.jpg" width="320"></a></p><p>

I shut down the system and pulled out all the devices again, then had a look at the optical drive specifically. The sleds carry power, SCSI and SCSI ID lines. It looked like it was hooked up correctly but it was strange to see a La Cie sticker on it. That sounded like a Mac drive which had been repurposed.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhEDCl1BTNjPkc60Vp7JIicbTOlpDJ7CoiiPT6CDNIU9CSalygmRX9iIFwKObFoARzAA3Ha2Hpyk21VXjnou_82CpyjHPrbfBwyNAEbGrfMMBzMm7_0so6JUq0HwgZ42wspcJFqtCuqa_m-kzbOz9E146ZVVaBCILQkSNl6kC0CJFBVFVfWaTZUQqi0hdY/s4080/PXL_20250831_194339671.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhEDCl1BTNjPkc60Vp7JIicbTOlpDJ7CoiiPT6CDNIU9CSalygmRX9iIFwKObFoARzAA3Ha2Hpyk21VXjnou_82CpyjHPrbfBwyNAEbGrfMMBzMm7_0so6JUq0HwgZ42wspcJFqtCuqa_m-kzbOz9E146ZVVaBCILQkSNl6kC0CJFBVFVfWaTZUQqi0hdY/s320/PXL_20250831_194339671.jpg" width="320"></a></p><p>

Extracting it from the sled, the drive revealed itself as a Sony CDU948S. I noticed that there was no parity jumper, and indeed the manual seems to indicate that parity can't even be enabled on this drive, which would make it unbootable. I imagine the prior owner simply went with what he had available. We'll replace that now.
</p><p>
On the shelf I had some old Toshiba XM-5401B SCSI CD-ROMs which I had purchased for another project long since forgotten. These are highly compatible and will generally boot just about anything, assuming they're working, which the first one wasn't (wouldn't eject its tray without a lot of force). I tried the second one.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh3W4dy1vQCrjf-kXJuJNn0VWGCQ3Y0-ZluUJLas1o8VSlP0yOwaCPFFTBDhypr8HVyWZI5uzGPC0-m2AFCE6oAWPYOlglb4xcCtbRIBhLiY_vQzzESkrP8uP2uk5VBu2-3rWrMc6yQHJ6E54MZySf_7b8iknOnXzHXbY2M1ZjTNNpl6HFKkpXBnMXUyE4/s4080/PXL_20250831_202704103.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh3W4dy1vQCrjf-kXJuJNn0VWGCQ3Y0-ZluUJLas1o8VSlP0yOwaCPFFTBDhypr8HVyWZI5uzGPC0-m2AFCE6oAWPYOlglb4xcCtbRIBhLiY_vQzzESkrP8uP2uk5VBu2-3rWrMc6yQHJ6E54MZySf_7b8iknOnXzHXbY2M1ZjTNNpl6HFKkpXBnMXUyE4/s320/PXL_20250831_202704103.jpg"></a></p><p>

While you don't need to connect the SCSI ID cable and can assign IDs manually, it's easier to let the machine do it. On this drive the SCSI ID cable goes on in this orientation. I installed the new old CD-ROM drive alone and booted the system back into the command monitor.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiwkmJ7lyvHYNkhXjPk413rZTVo58JxkeHpLBIBKVnlrRbtWaLznkEzSp1Zm40A4IU88-sBzxP9Wmrb6IR1KurNVEXKoGC6t-qtIzCPf89jOY5JrhCMzZcHQzVQaJWKyKN5jJ7wAxLbbaLNd9NcpTA2pw-OI8VUXpREgPw3G1Qnxy0vLhSkYjFME88sPjw/s1280/vlcsnap-2025-08-31-13h13m26s698.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiwkmJ7lyvHYNkhXjPk413rZTVo58JxkeHpLBIBKVnlrRbtWaLznkEzSp1Zm40A4IU88-sBzxP9Wmrb6IR1KurNVEXKoGC6t-qtIzCPf89jOY5JrhCMzZcHQzVQaJWKyKN5jJ7wAxLbbaLNd9NcpTA2pw-OI8VUXpREgPw3G1Qnxy0vLhSkYjFME88sPjw/s320/vlcsnap-2025-08-31-13h13m26s698.png" width="320"></a></p>

<tt>hinv -t</tt><p> shows the drive, on ID 1, and no more drives-all-over-the-place nonsense. This also means the SCSI controller wasn't likely at fault.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhRg0K42nLNlSHozT4RkYrtZBBAqflp42I72WZEsHYDyXQRqgXyRnq_htmes5iznXZpiAALKYSpye0acKsVjpN2zX0vt4vIpR9Fw2822crN67RLPNuzG7mCJ8F7vooG0c4rLPS5iwbEyXOoMIX4velLOMA1KjcBpuF0zxDv2B1L5gpT57t1S6xSk-NjWrA/s1280/vlcsnap-2025-08-31-13h30m38s737.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhRg0K42nLNlSHozT4RkYrtZBBAqflp42I72WZEsHYDyXQRqgXyRnq_htmes5iznXZpiAALKYSpye0acKsVjpN2zX0vt4vIpR9Fw2822crN67RLPNuzG7mCJ8F7vooG0c4rLPS5iwbEyXOoMIX4velLOMA1KjcBpuF0zxDv2B1L5gpT57t1S6xSk-NjWrA/s320/vlcsnap-2025-08-31-13h30m38s737.png" width="320"></a></p><p>

And the installer option sees it too, and will offer to boot from it, but, uh ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgXbWbQE6GPruPlJgJQaH7E7ZFgxFnDVIT0CA7e15lHQ4UyPu3Ji7t-6S7mBvvyFFeq4nXDF55Y_yhrQdsVwSchH70hgsVXDsqaBx_1LRnpKuxs1mr-51N0vCHjfn0mIxyHTAGoBNIsX0Hn1tojDLjZMi53aZPjzyC1R3t2tiEaGF57y51ziGAr9SPaviQ/s1280/vlcsnap-2025-08-31-13h30m49s791.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgXbWbQE6GPruPlJgJQaH7E7ZFgxFnDVIT0CA7e15lHQ4UyPu3Ji7t-6S7mBvvyFFeq4nXDF55Y_yhrQdsVwSchH70hgsVXDsqaBx_1LRnpKuxs1mr-51N0vCHjfn0mIxyHTAGoBNIsX0Hn1tojDLjZMi53aZPjzyC1R3t2tiEaGF57y51ziGAr9SPaviQ/s320/vlcsnap-2025-08-31-13h30m49s791.png" width="320"></a></p><p>

... um, the CD's already in there ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjtgPq6cieajhXGmngB1bnw9bvKB4YHL18_KcKfAi6zSkWeJqf8uIaNkQdkNuic4N0EspiXqqHWqzHm8ddZ-CHi38wg3chmASJ3fNLWlVKCQrkGN-tqrjv27cIKHT-qWvmyLygTOTNJ_RxfP7xw60UDuzbKZN-wa_JAzcCaPaUC0m_Ghr5EzFex98SAT-k/s1280/vlcsnap-2025-08-31-13h30m56s816.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjtgPq6cieajhXGmngB1bnw9bvKB4YHL18_KcKfAi6zSkWeJqf8uIaNkQdkNuic4N0EspiXqqHWqzHm8ddZ-CHi38wg3chmASJ3fNLWlVKCQrkGN-tqrjv27cIKHT-qWvmyLygTOTNJ_RxfP7xw60UDuzbKZN-wa_JAzcCaPaUC0m_Ghr5EzFex98SAT-k/s320/vlcsnap-2025-08-31-13h30m56s816.png" width="320"></a></p><p>

... so both drives are bad.
</p><p>
The only other internal SCSI CD-ROM I had at hand was a Nakamichi CD changer, but that seemed like a waste, so I scrounged around in the server room for alternatives. In the stack of parts for the Fuel I found a spare factory-issue SCSI DVD-ROM (Toshiba SD-M1711). I knew this was bootable in the Fuel, so it probably would also be bootable here.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiMKYpJU69nQobtTpgY5Y3LxuqNE-Ta3KSq-03m-ko_s2mxvwuX13nCt-mnYH0rqFWeIjCd9MZ3Y69ivyL2uEZbqqmjW-w8lqid6p4Q0AZK4LGgHZU7k_viRIofSWZAPosDhS-oPcGPdFbPCWAl3PlNRQwsb8vaLCyRTNmBqOlMpZNrodKy1NZsdCP130U/s4080/PXL_20250831_211620185.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiMKYpJU69nQobtTpgY5Y3LxuqNE-Ta3KSq-03m-ko_s2mxvwuX13nCt-mnYH0rqFWeIjCd9MZ3Y69ivyL2uEZbqqmjW-w8lqid6p4Q0AZK4LGgHZU7k_viRIofSWZAPosDhS-oPcGPdFbPCWAl3PlNRQwsb8vaLCyRTNmBqOlMpZNrodKy1NZsdCP130U/s320/PXL_20250831_211620185.jpg" width="320"></a></p><p>

I got it the ID cable upside down the first time, but the second time it went on cleanly and got assigned an ID.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhKWhsBwehVkZzi7cQczCCvh10_U05XS0AMEKEFOig9x-IdyhC9BKq9aZpJRnd5BWpMGlZX3weWqpmIBPxmYQv8mXvt4Ddxav5TN2muVvY9Ab9W8mIPERsLB2MVRfUvZc8YxqK6icOXDWaQDXdRLdMyZDDeLw6yBjCHZjgwnS1T0Er05A3A33XsdyCRXnk/s1280/vlcsnap-2025-08-31-14h11m58s875.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhKWhsBwehVkZzi7cQczCCvh10_U05XS0AMEKEFOig9x-IdyhC9BKq9aZpJRnd5BWpMGlZX3weWqpmIBPxmYQv8mXvt4Ddxav5TN2muVvY9Ab9W8mIPERsLB2MVRfUvZc8YxqK6icOXDWaQDXdRLdMyZDDeLw6yBjCHZjgwnS1T0Er05A3A33XsdyCRXnk/s320/vlcsnap-2025-08-31-14h11m58s875.png" width="320"></a></p><p>

In the Command Monitor it showed as ID 6 and was recognized as a CD-ROM. To make sure of what I was dealing with, I ran </p><tt>hinv</tt><p> this time with </p><tt>-t -p</tt><p> to give me ARC paths, showing the full ARC path for the device would be </p><tt>scsi(0)cdrom(6)</tt><p> — there is shorthand for this, I promise. I then tried to bring up the standalone shell from the tools CD with </p><tt>boot -f scsi(0)cdrom(6)partition(8)/sash64</tt><p> and this time it worked! The Sony drive went on the parts shelf for another system to use some other time.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjc7qeuN12Yp2kIgp_JaEtsaeI-ioBApfr_pGQ1f3DNvvi_Q3q_25U_hyphenhyphen0Ii2iHBwL4yGkKzwdcaathkr38RvqxRPwt7Me0deZswJREHhNGGKsz7gl2-6cnxL3Fp-iJAxe8elFQXR5rb2KoaotmSy4ItygPoRW598Kbsc6cQJ8vu_vJA1EPX07w-Za3mjE/s4080/PXL_20250831_211406294.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjc7qeuN12Yp2kIgp_JaEtsaeI-ioBApfr_pGQ1f3DNvvi_Q3q_25U_hyphenhyphen0Ii2iHBwL4yGkKzwdcaathkr38RvqxRPwt7Me0deZswJREHhNGGKsz7gl2-6cnxL3Fp-iJAxe8elFQXR5rb2KoaotmSy4ItygPoRW598Kbsc6cQJ8vu_vJA1EPX07w-Za3mjE/s320/PXL_20250831_211406294.jpg" width="320"></a></p><p>

That took care of the optical drive, so I next looked at the IBM drive that had been spamming the SCSI bus (the one in the top bay).

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgPBNUfJ73wYyFZCgpH0EdKHKPClugqKvUUe3qRY4vw6eJbnkxKj94Vnydeqf9ciyKyfRRNfmZQL1gxgCCKTvvMcEd5ymWlwZJ5rjPMreWnpmPMWFBtRmClQu64qLX-uxr4cU8KkYtmKgNUvEssPRSghSs22EdSQWgOf2OyWqKVHLC5sw3kqgHLrx5rzuo/s4080/PXL_20250831_211606014.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgPBNUfJ73wYyFZCgpH0EdKHKPClugqKvUUe3qRY4vw6eJbnkxKj94Vnydeqf9ciyKyfRRNfmZQL1gxgCCKTvvMcEd5ymWlwZJ5rjPMreWnpmPMWFBtRmClQu64qLX-uxr4cU8KkYtmKgNUvEssPRSghSs22EdSQWgOf2OyWqKVHLC5sw3kqgHLrx5rzuo/s320/PXL_20250831_211606014.jpg"></a></p><p>

The problem was obvious: the ID cable wasn't connected, so my best guess is the hard disk thought it was ID 0 and promptly clashed with the controller. In fact, the cable wasn't anywhere near long enough to have even reached the drive's ID pins — which also meant it couldn't possibly have been bootable either. I ejected its tray and turned my attention to the second drive.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjCWV2dKomjB4eP0_BToVvCWtG1dH3wX6_RPRnW3XOexS24oYey7l3DNBTda-rNZ5ZLkmblHkjJT1skPQV_Sw9O9UDwrOSm0m5f4AbWYOieYwzsjIK-4rvB1z3_UOldmD54HU7xke5DVF0rbyZhyIva6G62YgZXq6rqVT2jRlb7R7hOuQrfvkqZsZ0raik/s1280/vlcsnap-2025-08-31-14h19m49s878.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjCWV2dKomjB4eP0_BToVvCWtG1dH3wX6_RPRnW3XOexS24oYey7l3DNBTda-rNZ5ZLkmblHkjJT1skPQV_Sw9O9UDwrOSm0m5f4AbWYOieYwzsjIK-4rvB1z3_UOldmD54HU7xke5DVF0rbyZhyIva6G62YgZXq6rqVT2jRlb7R7hOuQrfvkqZsZ0raik/s320/vlcsnap-2025-08-31-14h19m49s878.png" width="320"></a></p><p>

With the drive installed by itself, it comes up once again as ID 1, so I put the DVD-ROM back in and decided to try system recovery to see what might be on it.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi-SvqfJ0WUyIZOTSHDEiivpUUYrKNTZ-IGmoCb_5P7VUe8VIsWje2dvjyQhz-sNYNl_G5Xqch9KQI8HS2VXqJJvZS3GFLBVCOvZePHfZp2X2iftHy8mEKujY7qKUiPoY6LWmzQXZ7as5O4O0m003h32Cd-abaM16sjZcBtTQQCgzj4gDlUaEThnnlIUMQ/s1280/vlcsnap-2025-08-31-14h22m40s636.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi-SvqfJ0WUyIZOTSHDEiivpUUYrKNTZ-IGmoCb_5P7VUe8VIsWje2dvjyQhz-sNYNl_G5Xqch9KQI8HS2VXqJJvZS3GFLBVCOvZePHfZp2X2iftHy8mEKujY7qKUiPoY6LWmzQXZ7as5O4O0m003h32Cd-abaM16sjZcBtTQQCgzj4gDlUaEThnnlIUMQ/s320/vlcsnap-2025-08-31-14h22m40s636.png" width="320"></a></p><p>

The optical drive is recognised and we insert the CD.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgzC8xCmIDcQX1nKtD_rivOSnDvtCFB7KKnzqIFM9Bo6AdxxYU0IvVNJtbhOq2F3y8IwctG8r49ap_zop1h972oargiZWZxfU4bmv0RZw4wphjxU5V0jP6xaCC5XpQKe0f5p_5CK-MRtXmsI-AvZR-Vg5W_A-ckTP2ZoHVM3etF6-Up0pYQybCDbUNx5I8/s1280/vlcsnap-2025-08-31-14h22m53s151.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgzC8xCmIDcQX1nKtD_rivOSnDvtCFB7KKnzqIFM9Bo6AdxxYU0IvVNJtbhOq2F3y8IwctG8r49ap_zop1h972oargiZWZxfU4bmv0RZw4wphjxU5V0jP6xaCC5XpQKe0f5p_5CK-MRtXmsI-AvZR-Vg5W_A-ckTP2ZoHVM3etF6-Up0pYQybCDbUNx5I8/s320/vlcsnap-2025-08-31-14h22m53s151.png" width="320"></a></p><p>

And, immediately, the PROM starts copying the installation tools to disk. This is notable: that means the hard disk has something the PROM recognizes as a swap partition, where the miniroot lives during system recovery operations.  

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKNKYmvHVQLIRtWN3cssmIGUcHybbHFjrYVJ6H4B64tElvXtV9e-Y2gNiKPjoW68l-Dzh3VlNCzrrkgCx8xNSrc9oiGJUDbDpVWw-jMxwjU5b0ddLMBYp8Mzs0cp-GxavgReSomap_UQcTVHbjcb2OCXzSFWT_7AZg2oFafpY7t9xEa8kt8vMlIBkMDis/s1280/vlcsnap-2025-08-31-14h23m28s070.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKNKYmvHVQLIRtWN3cssmIGUcHybbHFjrYVJ6H4B64tElvXtV9e-Y2gNiKPjoW68l-Dzh3VlNCzrrkgCx8xNSrc9oiGJUDbDpVWw-jMxwjU5b0ddLMBYp8Mzs0cp-GxavgReSomap_UQcTVHbjcb2OCXzSFWT_7AZg2oFafpY7t9xEa8kt8vMlIBkMDis/s320/vlcsnap-2025-08-31-14h23m28s070.png" width="320"></a></p><p>

The crash recovery kernel successfully starts within the console and asks for the machine's hostname. As it happens I've already picked a name for the Indigo2, and it is ... </p><tt>purplehaze</tt><p>. Catchy, no?

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjkisQyYtRid-gfcE8vppPR91Cm0J_Bd2BVQlazuDJAhhQd5LwBbTtm2oApz75hw5xVw5vpN0DoNSsx10FKgPmPtFSZ3VAr42MMBVzskE_cIl3np02-0UrGJfWKj9RAMyNwBrD6l5Cj5CMlHnFgoHqyygz6Go7d4hwPJM-nlZ8RoQ9ZxVyzTlYolIzneQU/s1280/vlcsnap-2025-08-31-14h34m24s621.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjkisQyYtRid-gfcE8vppPR91Cm0J_Bd2BVQlazuDJAhhQd5LwBbTtm2oApz75hw5xVw5vpN0DoNSsx10FKgPmPtFSZ3VAr42MMBVzskE_cIl3np02-0UrGJfWKj9RAMyNwBrD6l5Cj5CMlHnFgoHqyygz6Go7d4hwPJM-nlZ8RoQ9ZxVyzTlYolIzneQU/s320/vlcsnap-2025-08-31-14h34m24s621.png" width="320"></a></p><p>

This is what I meant by the PROM monitor intercepting certain strings on the console. Because I reset the environment way back when, it now has a </p><tt>192.168.1.2/24</tt><p> address which the kernel treats as unconfigured. This is a string the kernel simply emits, but as the PROM monitor services the console, it sees it arrive and promotes it to a dialogue box instead.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjds0gZuQ6BCYU2lP0et4-omC920NiSYwrz-TvOLgLqKfh-bzQX75XYKKoyId9hWHFRhJDPB8F49rVW1fA6blypr5M4MA6SnwFgSBw-8M8nX5tNLsShJYx9iLSlCzAX6WjawDSsGltB65yGvUARKmUQxxRCT4L5NZeXPhsz-UppbJfWYzjDM8Gr0OxHmls/s1280/vlcsnap-2025-08-31-14h34m58s204.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjds0gZuQ6BCYU2lP0et4-omC920NiSYwrz-TvOLgLqKfh-bzQX75XYKKoyId9hWHFRhJDPB8F49rVW1fA6blypr5M4MA6SnwFgSBw-8M8nX5tNLsShJYx9iLSlCzAX6WjawDSsGltB65yGvUARKmUQxxRCT4L5NZeXPhsz-UppbJfWYzjDM8Gr0OxHmls/s320/vlcsnap-2025-08-31-14h34m58s204.png" width="320"></a></p><p>

There isn't really anything to restore from, so I forced it into a shell at this point.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiNKBZ49sa_UlGivcI67v59U6ReBhJkJAyWSNNDHV6Jmm1hXJE98pIxqx5uz-SMtTvD89rY1MLP0K-EvgIrO7fGtHZC34EL9hCy6-1Q3CMGAYJs2i_7V8ARD6n1MZMbrmETr8U8Z9B9W8eEwf-uF_7d8Qv2idQxI2mRWjboWixTNDRPdwjvlCtFZv6jTVw/s1280/vlcsnap-2025-08-31-14h46m38s346.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiNKBZ49sa_UlGivcI67v59U6ReBhJkJAyWSNNDHV6Jmm1hXJE98pIxqx5uz-SMtTvD89rY1MLP0K-EvgIrO7fGtHZC34EL9hCy6-1Q3CMGAYJs2i_7V8ARD6n1MZMbrmETr8U8Z9B9W8eEwf-uF_7d8Qv2idQxI2mRWjboWixTNDRPdwjvlCtFZv6jTVw/s320/vlcsnap-2025-08-31-14h46m38s346.png" width="320"></a></p><p>

The fuller </p><tt>hinv</tt><p> available from an IRIX shell prompt shows everything we expect it to, and the miniroot's </p><tt>/dev</tt><p> shows that the remaining hard disk has partitions at 0, 1, 6, 7 and 15. This might suggest the disk was formatted XFS at some point, since 0 would be the root, 1 would be swap, 6 would be </p><tt>/usr</tt><p>, 7 would be the whole thing minus the partition volume header in 8, and 15 would be the XFS log. I didn't see a partition 10, but that could be an artifact of how the disk was imported by crash recovery. However, there was no partition 8 for the standalone shell and other tools at all.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhJVKUWcy18zcMiuS93pd0cXFKwkWmbLbRJMrR88bftbUZ2VWmWcuHgwXuQyHWjTJVIAfF_09W91px9yk1ZZvv3H8o6b5eavSCrTYEn6CSwDDll4g_nxHLY9stFq09DqgCgBd2sx7UhnWF7CpKgBBcoqbRVYBk1uZpNXhd0u1kgZVU8bW5mwisijuAXvu0/s1280/vlcsnap-2025-08-31-14h53m21s732.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhJVKUWcy18zcMiuS93pd0cXFKwkWmbLbRJMrR88bftbUZ2VWmWcuHgwXuQyHWjTJVIAfF_09W91px9yk1ZZvv3H8o6b5eavSCrTYEn6CSwDDll4g_nxHLY9stFq09DqgCgBd2sx7UhnWF7CpKgBBcoqbRVYBk1uZpNXhd0u1kgZVU8bW5mwisijuAXvu0/s320/vlcsnap-2025-08-31-14h53m21s732.png" width="320"></a></p><p>

The miniroot also didn't want to mount partition 0 as either XFS or EFS. There is a small chance this was due to an incompatible way the partition filesystem was made, but the Tools version here is 6.5.9 and should be recent enough to understand XFS version 2 directories. The most likely conclusion is that the disk was partitioned but no filesystems were actually created, which means this machine was never actually bootable when I received it.
</p><p>
That's no problem — we'll just start fresh. And, since we're going to have to install IRIX from scratch anyway, let's do it on solid state.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhrmsvN2-OpCbM_lOet3004NbZgVUDBWsnh5kaXNFkib0PZCLJt1fS-0-6sqZ8zmzMqVO1SmLtLZoQE5EMD8Vv1cWLffZUyNLJOlOGxsGXa-gluEu7M8TcIZwgAt0G5HJd2O4htCld_iqnfArqBNsBPe0Nx5AHDbYZ_GQNgkuH0fZndfrAnjZxiJguXAmg/s4080/PXL_20250831_215752521.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhrmsvN2-OpCbM_lOet3004NbZgVUDBWsnh5kaXNFkib0PZCLJt1fS-0-6sqZ8zmzMqVO1SmLtLZoQE5EMD8Vv1cWLffZUyNLJOlOGxsGXa-gluEu7M8TcIZwgAt0G5HJd2O4htCld_iqnfArqBNsBPe0Nx5AHDbYZ_GQNgkuH0fZndfrAnjZxiJguXAmg/s320/PXL_20250831_215752521.jpg"></a></p><p>

There are only two sleds, and since the second drive we were using could actually be installed and enumerated (just not mounted), I decided to take the sled from the first drive that had no working ID cable. We'll then replace it with a ZuluSCSI.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj8fJ1UMR6H4hWWPDg5d4l2ges4SmVNjsrJ_0fWR57za2mH5oaIk-jSoHx-WYuc-TLXF2pYm7y97UQlYjL_zwRqTkaP-J7MrKrLT9N4OZPkYjMacY2XYrILOms-WGgNGdJuvp_y0pAJlVk-SrdD7cE1IDlHS1tcuPlnTMCKIcnJGukDswiZn2jfa99K2w8/s4080/PXL_20250831_220829106.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj8fJ1UMR6H4hWWPDg5d4l2ges4SmVNjsrJ_0fWR57za2mH5oaIk-jSoHx-WYuc-TLXF2pYm7y97UQlYjL_zwRqTkaP-J7MrKrLT9N4OZPkYjMacY2XYrILOms-WGgNGdJuvp_y0pAJlVk-SrdD7cE1IDlHS1tcuPlnTMCKIcnJGukDswiZn2jfa99K2w8/s320/PXL_20250831_220829106.jpg" width="320"></a></p><p>

The particular ZuluSCSI I selected has a bottom plastic carrier that I attached the sled to.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgLAkp0o13ylbnBDuU6cDhAXKYwvYu25UUTzKIEZHnRwjoIj43KXQycipi_sZi-Ak2mAY442B9X2jHmQ4MKOKWMphcvKk8QK3S-1TcjFtDb96o-4g6qmopMiKGGltyoFuOQVmvHCy9WdFsHm7d1b97vDRF0cNHioY7zN6dhY9uTMGbIHhc-eO1GWR-T-Tw/s4080/PXL_20250831_225018621.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgLAkp0o13ylbnBDuU6cDhAXKYwvYu25UUTzKIEZHnRwjoIj43KXQycipi_sZi-Ak2mAY442B9X2jHmQ4MKOKWMphcvKk8QK3S-1TcjFtDb96o-4g6qmopMiKGGltyoFuOQVmvHCy9WdFsHm7d1b97vDRF0cNHioY7zN6dhY9uTMGbIHhc-eO1GWR-T-Tw/s320/PXL_20250831_225018621.jpg"></a></p><p>

Unfortunately the clip on these things is spring-loaded and said spring is not secured particularly well, which ended up getting loose while I tried to adjust the sled's position in the drive bay. This required taking the carrier off again to rethread it.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiVlZTcIorrix-6t_2FsslGDcHMrx_At7E03s_OxEXYyJcN8ZJIhBTlpQ7JtpCFQ7pwaQ8NzBmb-Q4OMHDRl73WBAuQt2P1xS79-sRm6wulwidwBhpnI2Qpv2aJ2eFEGxpW4FuMNGlRnjFuZyLnPk6KRUFH0qYkqe-iRUz8VVQAaDq0Jf88iBXcOmRzdkw/s4080/PXL_20250831_225140626.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiVlZTcIorrix-6t_2FsslGDcHMrx_At7E03s_OxEXYyJcN8ZJIhBTlpQ7JtpCFQ7pwaQ8NzBmb-Q4OMHDRl73WBAuQt2P1xS79-sRm6wulwidwBhpnI2Qpv2aJ2eFEGxpW4FuMNGlRnjFuZyLnPk6KRUFH0qYkqe-iRUz8VVQAaDq0Jf88iBXcOmRzdkw/s320/PXL_20250831_225140626.jpg"></a></p><p>

Leftover was a couple of prop bars which I didn't need to mount the ZuluSCSI, so those will be put in the junk drawer in case they're useful for something else.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjEH3haq8y0r4nTzdAMHrogIOBAgwnkTc3Ztlo5OZXihXG1lD_MYiS-lZgdyUQZt5gidv27PL1F2LqkO461kcsCpeoeMng3beiTdaBA78Y1Ne4TfW5uLqXvAcGDHLaG4QYdxyv1jN8NCe9XS_cIZqPzlmw-yDo3ERfnPm-Abhys2LHfDDkHNX6zm52jhW4/s4080/PXL_20250831_221035916.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjEH3haq8y0r4nTzdAMHrogIOBAgwnkTc3Ztlo5OZXihXG1lD_MYiS-lZgdyUQZt5gidv27PL1F2LqkO461kcsCpeoeMng3beiTdaBA78Y1Ne4TfW5uLqXvAcGDHLaG4QYdxyv1jN8NCe9XS_cIZqPzlmw-yDo3ERfnPm-Abhys2LHfDDkHNX6zm52jhW4/s320/PXL_20250831_221035916.jpg" width="320"></a></p><p>

To cable it, however, we'll need an extension: the sled's connector is meant for a hard disk extending all the way back and can't be pulled further without damaging it.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7OMlc2Mvwfa3a01TSHMbtrsa8edQpE8ZlCjHylWuIUDgv1pjvYl9guTRLUP8w0-NhJp9gJc4Ga7vNzP9eFkMm4nJdI314NRKkaDoMBHTtVTV6XSZFsMQZxCQuP_ap9K8QJptArs4mm2ftMucnzbiwEXKMLvcE6JZLN9ybNJPlSa8CudOKW3vYRNDlnVM/s4080/PXL_20250831_221522308.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7OMlc2Mvwfa3a01TSHMbtrsa8edQpE8ZlCjHylWuIUDgv1pjvYl9guTRLUP8w0-NhJp9gJc4Ga7vNzP9eFkMm4nJdI314NRKkaDoMBHTtVTV6XSZFsMQZxCQuP_ap9K8QJptArs4mm2ftMucnzbiwEXKMLvcE6JZLN9ybNJPlSa8CudOKW3vYRNDlnVM/s320/PXL_20250831_221522308.jpg" width="320"></a></p><p>

Happily, I found a little SCSI extender of the right size in the box of tricks and a Molex-to-Berg power connector. The last step was to create a big 18GB empty image on the 32GB SD card as our IRIX volume (something like </p><tt>dd if=/dev/zero of=HD1.img bs=1024 count=18874368</tt><p> will do). We can't install the SCSI ID cable on the ZuluSCSI, but we know that the emulated disk can come up safely as device 1, so we'll tag the disk image as such.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi2oihw-BUP25js9RRo8_8BnPhrsmMAPypj__O3tIDjsTA-cEPHYtQMLVnjSou2AeNJTOCaqlSEfNueXwohRvNNB5-Hkw3whIRZd_HEiudSxgvwBOjg1838LjNGmTR5Bw5BSAxUAHO6rgvYkbbpusGTGp_oRD55ZVnl2tchSs2X4PcyOlNmm0r2XHRHE8o/s4080/PXL_20250901_004105077.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi2oihw-BUP25js9RRo8_8BnPhrsmMAPypj__O3tIDjsTA-cEPHYtQMLVnjSou2AeNJTOCaqlSEfNueXwohRvNNB5-Hkw3whIRZd_HEiudSxgvwBOjg1838LjNGmTR5Bw5BSAxUAHO6rgvYkbbpusGTGp_oRD55ZVnl2tchSs2X4PcyOlNmm0r2XHRHE8o/s320/PXL_20250901_004105077.jpg" width="320"></a></p><p>

With the ZuluSCSI's sled installed in the top bay, we obligingly see the lights of both the DVD-ROM and the ZuluSCSI flash as we power on the system ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjOGvr6L0a7SxWv3cfvNr1L786mS6F5E-ol6Ew5iiI3039iyII1wxCpyeTztE1ac5Tvk9cVvmOUqJ4DrlhxKMzbnn25u3bwU1V6ov55PK8KwAzJDCQdqKdFfdI0BCiotaV1rBoet6PlTeeBD-GbpOk2nBS4BPxOlrP6ROnE0ftT91WmKRQXUaF5GjejDkY/s1280/vlcsnap-2025-08-31-15h57m02s842.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjOGvr6L0a7SxWv3cfvNr1L786mS6F5E-ol6Ew5iiI3039iyII1wxCpyeTztE1ac5Tvk9cVvmOUqJ4DrlhxKMzbnn25u3bwU1V6ov55PK8KwAzJDCQdqKdFfdI0BCiotaV1rBoet6PlTeeBD-GbpOk2nBS4BPxOlrP6ROnE0ftT91WmKRQXUaF5GjejDkY/s320/vlcsnap-2025-08-31-15h57m02s842.png" width="320"></a></p><p>

... and both devices are visible in the device tree in </p><tt>hinv -t -p</tt><p>.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhXGbJaUaHaR4wpvTAJ9tBkuL-K6l3NIqd2K6M3CCaSi29f4hVKh1sXZz5-DgI5-c0i8yvqO7OgK2q23SIyoakmtYwB74_i7nZQYz8f6fiuc_HQs9_JMY2gyCVNZsmx3Oau0BKsWBChntaU9QfMiJwDlPKVYj1aOm7tPGd5nrLWzXZ2E6emJ5amVVoyigo/s1280/vlcsnap-2025-08-31-16h04m30s465.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhXGbJaUaHaR4wpvTAJ9tBkuL-K6l3NIqd2K6M3CCaSi29f4hVKh1sXZz5-DgI5-c0i8yvqO7OgK2q23SIyoakmtYwB74_i7nZQYz8f6fiuc_HQs9_JMY2gyCVNZsmx3Oau0BKsWBChntaU9QfMiJwDlPKVYj1aOm7tPGd5nrLWzXZ2E6emJ5amVVoyigo/s320/vlcsnap-2025-08-31-16h04m30s465.png" width="320"></a></p><p>

If we were still working with the second partitioned disk we could simply start the installer at this point, but the disk image on the ZuluSCSI isn't partitioned yet. This requires manually bringing up the </p><tt>fx</tt><p> partitioner from the CD. To save my fingers I used the ARC shorthand for the device paths: instead of </p><tt>scsi(0)cdrom(6)partition(8)</tt><p> we can just say </p><tt>dksc(0,6,8)</tt><p>, and likewise for </p><tt>scsi(0)cdrom(6)partition(7)</tt><p>, making the boot command from the Command Monitor </p><tt>boot -f dksc(0,6,8)/sash64 dksc(0,6,7)/stand/fx.64 --x</tt><p> (the </p><tt>--x</tt><p> option starts expert mode). The partitioner duly starts from disc.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhm5mxdtEHwe8mZvfN0O2SvdmrMNwZeUrJsrQ-uPOZDRnChPQij-OGlBiY2omfwdjtbGNW1eWZbxisGjRLFwjNR0ToESR608j7LVkFNzq6iZWJB-FUSG2wxSxCX7IQfpr_PYmC1JQvI3KbBBE8VIglUKfyL8MxAVITWtUwblLzol3AJRvOt3BOlJnivBws/s1280/vlcsnap-2025-08-31-16h04m58s613.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhm5mxdtEHwe8mZvfN0O2SvdmrMNwZeUrJsrQ-uPOZDRnChPQij-OGlBiY2omfwdjtbGNW1eWZbxisGjRLFwjNR0ToESR608j7LVkFNzq6iZWJB-FUSG2wxSxCX7IQfpr_PYmC1JQvI3KbBBE8VIglUKfyL8MxAVITWtUwblLzol3AJRvOt3BOlJnivBws/s320/vlcsnap-2025-08-31-16h04m58s613.png" width="320"></a></p><p>

We accept the defaults, which would be </p><tt>dksc(0,1,0)</tt><p> for the image on the ZuluSCSI. </p><tt>fx</tt><p> immediately determines the image is unpartitioned and sets up a default configuration.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEilESN-kKZlZb5LRCZbgYkXRrX3ti6Z3XvNOtOOyGVPRvGkp0gFlJ-MHccctNxkqlAeC713wXWhgL_WOKlsMnwGdc4Ea6J6MKkXxxJVljRbTmFI5EJe-05w1uu-91jFp9o6F-HsI-SqHVTFiTufteyYWJW7XG0se6aJPfOH5X0gNOVWkSPeSe5Xx2_9g2Q/s1280/vlcsnap-2025-08-31-16h11m58s332.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEilESN-kKZlZb5LRCZbgYkXRrX3ti6Z3XvNOtOOyGVPRvGkp0gFlJ-MHccctNxkqlAeC713wXWhgL_WOKlsMnwGdc4Ea6J6MKkXxxJVljRbTmFI5EJe-05w1uu-91jFp9o6F-HsI-SqHVTFiTufteyYWJW7XG0se6aJPfOH5X0gNOVWkSPeSe5Xx2_9g2Q/s320/vlcsnap-2025-08-31-16h11m58s332.png" width="320"></a></p><p>

We'll then label the disk. We really just need it to create the </p><tt>sgiinfo</tt><p> portion (used for administrative purposes) but no harm in having it do the rest again. This is almost instantaneous.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgovozC-_2Ohyphenhyphen_aCi5jieyNS9_mRw3I7F1kblkRyTq_8iVz07vEpccyONXRBRBUZU6ObLguBspmfC6wUH6zw2nA_CbpDK9LHeLWwopRo2-jpp6QwsgrFMPMVf-HSqK_obecwad9sjZkwIuOIreZ5LZaNi29Phy-EoOwzDrn4zAafjVn4JAzmyAG1taJ_As/s1280/vlcsnap-2025-08-31-16h12m55s258.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgovozC-_2Ohyphenhyphen_aCi5jieyNS9_mRw3I7F1kblkRyTq_8iVz07vEpccyONXRBRBUZU6ObLguBspmfC6wUH6zw2nA_CbpDK9LHeLWwopRo2-jpp6QwsgrFMPMVf-HSqK_obecwad9sjZkwIuOIreZ5LZaNi29Phy-EoOwzDrn4zAafjVn4JAzmyAG1taJ_As/s320/vlcsnap-2025-08-31-16h12m55s258.png" width="320"></a></p><p>

From the label menu don't forget to sync it to disk to ensure the new disk label is written, which I almost did (!), after which you can exit.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlX3_UkPeOzacTniHzguBMW1ns_nUm2TjFq11U7e36QjswkqnMToiTAw1iox8DdQODdc-38m_uQWUaw_WodRkZahlBRTaWFL13kLTNJbfC5FqkY5uVyF982FpLiekN4fh2-EU2uyCE5XBTA-lPzIvfiBtjFr6W_WkyBftsUvysPoKu__OkJFGFCCZFxF0/s1280/vlcsnap-2025-08-31-16h13m08s666.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhlX3_UkPeOzacTniHzguBMW1ns_nUm2TjFq11U7e36QjswkqnMToiTAw1iox8DdQODdc-38m_uQWUaw_WodRkZahlBRTaWFL13kLTNJbfC5FqkY5uVyF982FpLiekN4fh2-EU2uyCE5XBTA-lPzIvfiBtjFr6W_WkyBftsUvysPoKu__OkJFGFCCZFxF0/s320/vlcsnap-2025-08-31-16h13m08s666.png" width="320"></a></p><p>

Back in the PROM menu, we'll proceed with the IRIX installer.
</p><p>
IRIX, the primary Unix for SGI-MIPS, originated on their first MIPS systems, the SGI IRIS 4D (thus the name, derived from "IRIS UNIX," and not actually an acronym). Prior 68K systems ran "GL2," based on UniSoft's port of UNIX System V; IRIX is a true Unix as well, likewise descended originally from UNIX System V, though it wasn't actually badged as IRIX until 3.0 in 1988 which corresponded to SVR3 with components from 4.3BSD. This "first" release implemented a distinctive window manager called 4Sight designed to resemble their prior "multiple exposure" (<tt>mex</tt>) interface. Unfortunately for SGI 4Sight was implemented with Sun NeWS and NeWS lost to X11, so IRIX 4.0 switched to X11R4 and the similar Motif-based 4Dwm window manager, which ultimately became IRIX's most lasting visual signature. When people talk about using IRIX, most of the time they're really talking about 4Dwm, a notable contrast against other proprietary Unices which largely used the <a href="http://oldvcr.blogspot.com/2023/01/saic-galaxy-1100-pre-cde-vue-of-pa-risc.html">HP VUE-derived</a> CDE.
</p><p>
IRIX 6.0 made the jump to 64-bit, and 6.5 was the last major version, based on SVR4 and released in 1998. SGI cut off support for earlier machines like the Indy and this Indigo2 at 6.5.22, which is the version we will install, and subsequently locked versions up to 6.5.30 behind a support contract requirement. 6.5.30 was the last official release of IRIX in August 2006, which still supports later machines like the Fuel, and thus the Fuel system here runs that instead. SGI has never ported IRIX to any other platform nor made IRIX open source, nor is the company's current incarnation likely to ever do so, though some portions of source code were officially made available such as the XFS file system (which yours truly uses for the boot volume in my Fedora Linux Raptor POWER9). Various clone window managers exist today that try to recapture the style and substance of 4Dwm on modern hardware, but they end up falling in the uncanny valley in various ways, and in the end there's still nothing like the original.
</p><p>
It is certainly possible to run other operating systems on SGI-MIPS, notably <a href="https://wiki.netbsd.org/ports/sgimips/">NetBSD</a> up to IP32 and <a href="https://github.com/the-machine-hall/openbsd-sgi">hacked versions</a> of the <a href="https://undeadly.org/cgi?action=article;sid=20191003043450">former OpenBSD port</a>, but I like IRIX too much to do that.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgv9Jm6tCfTUJXivvlqykMVvuRG_z3qdTotCaXUBBVkEd2KNwI3A9fTWgVu6fcJc1N7bYL9IQVinernXOLHMgmqtPNZ_JzbtVeLUWPtyed_4pjYq5hiOwjLJJtu7aI5ailZiD-STw_huR8lQUVqLKNa2Hclj1jxiGfP6JDc1vvnp4rd0XvWyKWFGDN8n2o/s1280/vlcsnap-2025-08-31-16h14m22s445.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgv9Jm6tCfTUJXivvlqykMVvuRG_z3qdTotCaXUBBVkEd2KNwI3A9fTWgVu6fcJc1N7bYL9IQVinernXOLHMgmqtPNZ_JzbtVeLUWPtyed_4pjYq5hiOwjLJJtu7aI5ailZiD-STw_huR8lQUVqLKNa2Hclj1jxiGfP6JDc1vvnp4rd0XvWyKWFGDN8n2o/s320/vlcsnap-2025-08-31-16h14m22s445.png" width="320"></a></p><p>

We now have a valid swap partition on the ZuluSCSI image, so we can actually start the installation miniroot this time.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj50WbeHTqTraDxzaODu6-JCeavVEqrSpsE1pz61RhSE4ShmpRhgtpjnTt9RriIS7dutQmLdvVsUO4uDWTkTtILy6FNep5lLwrBWRRNEGmAhX00Zew55pg3Ym4sqYwy96lGJ9PdwhGaGPZ0sfiny2iOc15trvw2EoN1_zuNhtmsYeRvIaVdwlwSu-zsTqU/s1280/vlcsnap-2025-08-31-16h15m23s441.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEj50WbeHTqTraDxzaODu6-JCeavVEqrSpsE1pz61RhSE4ShmpRhgtpjnTt9RriIS7dutQmLdvVsUO4uDWTkTtILy6FNep5lLwrBWRRNEGmAhX00Zew55pg3Ym4sqYwy96lGJ9PdwhGaGPZ0sfiny2iOc15trvw2EoN1_zuNhtmsYeRvIaVdwlwSu-zsTqU/s320/vlcsnap-2025-08-31-16h15m23s441.png" width="320"></a></p><p>

Despite the new timekeeper our clock is a <em>little</em> off and we'll correct that from the NTP server when we get networking up, but we don't have a filesystem yet on the image, which the installer will now offer to create. (This step is what I suspect didn't happen with the second hard disk.) 

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhPOVdoyDFnYasTb-zZnoGj6I7gM6Td1VIGJGvSkvv4EOJAWwsPQsG-SiLuoduWCelfuk2NpNGb4paVNqnZs8RJuCfYo4rKMgfbUZ-vBMuph276QwtGjYNstwrx4i_EeABanQRd4ZqLrRkbIr2SsGi9a8mlTw5QM6ok2ITFtb0JCZ3kPMWito2cF4o_j6U/s1280/vlcsnap-2025-08-31-16h15m46s564.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhPOVdoyDFnYasTb-zZnoGj6I7gM6Td1VIGJGvSkvv4EOJAWwsPQsG-SiLuoduWCelfuk2NpNGb4paVNqnZs8RJuCfYo4rKMgfbUZ-vBMuph276QwtGjYNstwrx4i_EeABanQRd4ZqLrRkbIr2SsGi9a8mlTw5QM6ok2ITFtb0JCZ3kPMWito2cF4o_j6U/s320/vlcsnap-2025-08-31-16h15m46s564.png" width="320"></a></p><p>

Again, this is very fast on the ZuluSCSI, and we go right into the installer from there.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEigD_3foVBkgBfsqizKI89c67xG_TjG-TeXrTHw29M8HtzM6I06zetkI7S2BKoNT0-fX04_UFjvxUZWcGFBD07oCF-ievOFX_7CNJACh_SXN74BLo-j5cltgoiywtsHO8MDiZTlzjV5SgzAwe4EtAREwtzMA-KDzY5nOC6gbuhGo2cTFPk8j7aGZJ2I-Vs/s1280/vlcsnap-2025-08-31-16h41m00s699.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEigD_3foVBkgBfsqizKI89c67xG_TjG-TeXrTHw29M8HtzM6I06zetkI7S2BKoNT0-fX04_UFjvxUZWcGFBD07oCF-ievOFX_7CNJACh_SXN74BLo-j5cltgoiywtsHO8MDiZTlzjV5SgzAwe4EtAREwtzMA-KDzY5nOC6gbuhGo2cTFPk8j7aGZJ2I-Vs/s320/vlcsnap-2025-08-31-16h41m00s699.png" width="320"></a></p><p>

From-scratch IRIX installations of later versions involve a lot of disk swapping and overlays. This article is long enough already without me trying to do a comprehensive IRIX installation guide, and it would be fruitless anyway because there are so many permutations. However, <a href="https://sgi.neocities.org/installguide">this install guide</a> is pretty good for most intents and purposes. There are also various means of doing the installation from a network server, but I don't have this set up, and I try not to do so many IRIX installs that it would become worth it to do so.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiLiu7ea5rz3a6mCqGuwaQ6A6HqVZBc8Tr7Rcqw36yAFOOgr5lW3T90urBibOt6IULZ42AubWdng-KS5vDHCvAtqM9oBtREZQsB817sJC7DVmN65I_16stLWY3HPpTbgTqSc2QyetC67cQ-EhB19PF0QZaS-tyNGw44YAqzb0cU73mIVpXSriz1CyIwHAE/s1280/vlcsnap-2025-08-31-17h22m26s056.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiLiu7ea5rz3a6mCqGuwaQ6A6HqVZBc8Tr7Rcqw36yAFOOgr5lW3T90urBibOt6IULZ42AubWdng-KS5vDHCvAtqM9oBtREZQsB817sJC7DVmN65I_16stLWY3HPpTbgTqSc2QyetC67cQ-EhB19PF0QZaS-tyNGw44YAqzb0cU73mIVpXSriz1CyIwHAE/s320/vlcsnap-2025-08-31-17h22m26s056.png" width="320"></a></p><p>

Here we'll load up the install sets ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgplbR7JL83Npj9OF4jzIWXIxHZOO0sw-8Au5ItI5337nkZfikUgDscJ-abLFzSikEr4vYXoG7hDwIG8LQuGLtxKTSu_3FM3lnhS7YK47ujbpGG93Pa3izjZ9P4BVpkCsrSgyiA_3HvZeuxYFF-GWjwEVri0Fbho2E4AYnJtraNN9Ej4lnlKfpYoVF4zx0/s1280/vlcsnap-2025-08-31-17h24m14s955.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgplbR7JL83Npj9OF4jzIWXIxHZOO0sw-8Au5ItI5337nkZfikUgDscJ-abLFzSikEr4vYXoG7hDwIG8LQuGLtxKTSu_3FM3lnhS7YK47ujbpGG93Pa3izjZ9P4BVpkCsrSgyiA_3HvZeuxYFF-GWjwEVri0Fbho2E4AYnJtraNN9Ej4lnlKfpYoVF4zx0/s320/vlcsnap-2025-08-31-17h24m14s955.png" width="320"></a></p><p>

... marvel at the cutting-edge included applications like Java 1.4, Acrobat Reader 4.05b and Netscape Navigator 4.8a ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjjsOY-gch01cr5bxPbgnUXpbbK_vVg-PiBGyyx55XiOKP_fi72YWL0m0doC6TujE5OhfsZ_vD0HwNmzASudmPsF3lLfHNmIUd1yOLX7cSPt8sQRFxlMTxVko_KcMykk8Y5iduc3knXXHIJVcOomrw_bIFzhw0c8C6-hidc3dbecWcLt91JRxlwU_OBDg8/s1280/vlcsnap-2025-08-31-17h38m55s309.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjjsOY-gch01cr5bxPbgnUXpbbK_vVg-PiBGyyx55XiOKP_fi72YWL0m0doC6TujE5OhfsZ_vD0HwNmzASudmPsF3lLfHNmIUd1yOLX7cSPt8sQRFxlMTxVko_KcMykk8Y5iduc3knXXHIJVcOomrw_bIFzhw0c8C6-hidc3dbecWcLt91JRxlwU_OBDg8/s320/vlcsnap-2025-08-31-17h38m55s309.png" width="320"></a></p><p>

... and, after resolving the inevitable conflicts between packages, finally start the installation. I did this all manually with CDs. In the future I might try just loading them all as ISOs on the ZuluSCSI as well. 

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgAHjV_czkSST1m4hzOq28ra6XlKV3c9Vg_kwVmwyBPHFKPIeZxtKi78OMgQ0QnLljhiAXEKuiYO4NLNwh6DG6fjD5DZNdTs7f45UF61FQKccRuJovEUqfoN1VxGHvwZ0vGp9k2LWUemlm6TZ5m9DGURdntXTG6C1pRRi9A7Y5Bioy2gW1XhpRv5w5-0_c/s1280/vlcsnap-2025-08-31-18h18m25s943.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgAHjV_czkSST1m4hzOq28ra6XlKV3c9Vg_kwVmwyBPHFKPIeZxtKi78OMgQ0QnLljhiAXEKuiYO4NLNwh6DG6fjD5DZNdTs7f45UF61FQKccRuJovEUqfoN1VxGHvwZ0vGp9k2LWUemlm6TZ5m9DGURdntXTG6C1pRRi9A7Y5Bioy2gW1XhpRv5w5-0_c/s320/vlcsnap-2025-08-31-18h18m25s943.png" width="320"></a></p><p>

A number of disc swaps later, we are "finished" ...

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiugpuarZD4G-JMgbj_zySP57SF-UCHs37m_O4AaVzsceNc1my7MmFY0q0-kwyEUx-2pldPPgT7hUnENyxDUbIyiTJRtXV3c1WmK05ShcJDer0B2P-QZTZdSPoHDb4DDKVItg9PVICaxxDYEIuysjk8YPwDgtT6_Rr-vsVUIT2MKQ-imldWMTzsy2HvQ0o/s1280/vlcsnap-2025-08-31-18h33m44s162.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiugpuarZD4G-JMgbj_zySP57SF-UCHs37m_O4AaVzsceNc1my7MmFY0q0-kwyEUx-2pldPPgT7hUnENyxDUbIyiTJRtXV3c1WmK05ShcJDer0B2P-QZTZdSPoHDb4DDKVItg9PVICaxxDYEIuysjk8YPwDgtT6_Rr-vsVUIT2MKQ-imldWMTzsy2HvQ0o/s320/vlcsnap-2025-08-31-18h33m44s162.png" width="320"></a></p><p>

... except for having to re-quickstart all the ELF files that were just installed. Since this leaves us with a nice clean install of IRIX I could potentially use later, I powered the system off and backed up the disk image.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgxjGUzPAhfbYUfA9cpptYGmtnpT_FBZItr6mKE2JQeWGlZYPedAREjwFBRqtbFqb2ZlAtg_PNY_Mr9gj_UinesIVl25axigDMTqe4Tk55o6JInAFrRoY71q7Egt7IOzgbmOvf1yAEU8LHC2l-4SpBO3XkmNR3qPCXEWMi9_UHKa-rpwajykRYTAYg0AbA/s4080/PXL_20250905_221931203.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgxjGUzPAhfbYUfA9cpptYGmtnpT_FBZItr6mKE2JQeWGlZYPedAREjwFBRqtbFqb2ZlAtg_PNY_Mr9gj_UinesIVl25axigDMTqe4Tk55o6JInAFrRoY71q7Egt7IOzgbmOvf1yAEU8LHC2l-4SpBO3XkmNR3qPCXEWMi9_UHKa-rpwajykRYTAYg0AbA/s320/PXL_20250905_221931203.jpg" width="320"></a></p><p>

The new sticks of RAM had arrived, so I pulled the 5.25" tray one last time to install them.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3ypLOAGcV8DGEWvSWZHV-v1jWrvCzyz6FABCiKZ-IWDFi2wx8PSKuJOqAw3PIj17kr1jAFNqkWNMMhMVsn1lueP2Kpcyfy-ij2saf15R9A795VURmUuow00RjwR37s2iLms9Gcx6zyJVY9UJ6NNcemp15RuNCvSqEqx7KejC_vIp2UVTbI3CzFVjb8ok/s4080/PXL_20250905_224341588.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3ypLOAGcV8DGEWvSWZHV-v1jWrvCzyz6FABCiKZ-IWDFi2wx8PSKuJOqAw3PIj17kr1jAFNqkWNMMhMVsn1lueP2Kpcyfy-ij2saf15R9A795VURmUuow00RjwR37s2iLms9Gcx6zyJVY9UJ6NNcemp15RuNCvSqEqx7KejC_vIp2UVTbI3CzFVjb8ok/s320/PXL_20250905_224341588.jpg"></a></p><p>

This brings us to 192MB, but for some unexplained reason the system then put up the solid amber LED again when I tried to reboot. I got out a serial cable this time.
</p><div><pre>System Maintenance Menu

1) Start System
2) Install System Software
3) Run Diagnostics
4) Recover System
5) Enter Command Monitor

Option? 5
Command Monitor.  Type "exit" to return to the menu.
&gt;&gt; hinv
                   System: IP28
                Processor: 195 Mhz R10000, with FPU
     Primary I-cache size: 32 Kbytes
     Primary D-cache size: 32 Kbytes
     Secondary cache size: 1024 Kbytes
              Memory size: 192 Mbytes
                SCSI Disk: scsi(0)disk(1)
               SCSI CDROM: scsi(0)cdrom(6)
                    Audio: Iris Audio Processor: version A2 revision 1.1.0
</pre></div>
<p>
For some horrible reason the Solid IMPACT card was suddenly not being seen. I decided to see what the diagnostics would say about that, since it was obviously just working and I hadn't messed with the graphics card or the riser. This can run from the new install of IRIX; we don't need the CD.
</p><div><pre>&gt;&gt; exit


System Maintenance Menu

1) Start System
2) Install System Software
3) Run Diagnostics
4) Recover System
5) Enter Command Monitor

Option? 3


                         Starting diagnostic program...

                       Press &lt;Esc&gt; to return to the menu.

              Checking for Distribution CD-ROM on scsi(0)cdrom(6).
dks0d6s8: Device not ready: Medium not present
dks0d6s8: drive is not ready

             Distribution CD-ROM not found.  Booting installed IDE.
SGI Version 6.5 IP28 IDE field  Oct  6, 2003

                   System: IP28
                Processor: 195 Mhz R10000, with FPU
     Primary I-cache size: 32 Kbytes
     Primary D-cache size: 32 Kbytes
     Secondary cache size: 1024 Kbytes
              Memory size: 192 Mbytes
                 Graphics: Solid Impact
                SCSI Disk: scsi(0)disk(1)
               SCSI CDROM: scsi(0)cdrom(6)
 
Testing Impact graphics.
</pre></div>
<p>
Notice that when the diagnostics program started, it <em>did</em> see the board, and could drive it for testing.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjP2o-7pEdEh5gE9-m3DzrTF-Oy7su7OqMXiyH108-mN3kb8CMzCfS4kBfcYRZxkCFTCQFnrRYo4bmECxzmtRHMSaO-LNS4mq7_OF71KjhmM4a1OdFCJ967lPAq7INuVr4pbrIPH1v7j92S_OkRtVh6Cx1S6CNWFx0RE4UrHRmx9l5Z2E4tptPbUUnb8-I/s3360/fulltest-crop.png"><img alt="" data-original-height="1936" data-original-width="3360" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjP2o-7pEdEh5gE9-m3DzrTF-Oy7su7OqMXiyH108-mN3kb8CMzCfS4kBfcYRZxkCFTCQFnrRYo4bmECxzmtRHMSaO-LNS4mq7_OF71KjhmM4a1OdFCJ967lPAq7INuVr4pbrIPH1v7j92S_OkRtVh6Cx1S6CNWFx0RE4UrHRmx9l5Z2E4tptPbUUnb8-I/s320/fulltest-crop.png" width="320"></a></p><p>

The full diagnostics check took about a half hour to run, but in the end everything seemed fine ...
</p><div><pre>TEST RESULTS: 
CPU tests completed. 
FPU tests completed. 
Audio tests completed. 
SCSI tests completed. 
Impact graphics board tests completed. 
Diagnostics completed - press &lt;Enter&gt; to continue
</pre></div>
<p>
... so I'm not sure what happened there. The system rebooted uneventfully and showed a proper green LED this time, though on the maiden boot of the operating system it switched to a non-60Hz mode the INOGENI didn't like and required me to hook up the Hall scan converter. These next few images are a bit fuzzy as a result. Sorry about that.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiXcz-FvQDg2267NwfTs0Nvc4OvxaXcC2xSGbTFNwpi14UTusRAKLiNfiytoDCoSi-o2_-DRWZf8x1x2iUQK-89m-Pvuvev_FogHderrxlN5TDTMlqE_ielXIt4a5yOtMN-WxlzZidD1S2n6wno2k_y4C1_dBOwpp-cMJjkSPNwXojEy2I5jZ8tihYc1yQ/s1280/vlcsnap-2025-09-05-16h51m36s259.png.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiXcz-FvQDg2267NwfTs0Nvc4OvxaXcC2xSGbTFNwpi14UTusRAKLiNfiytoDCoSi-o2_-DRWZf8x1x2iUQK-89m-Pvuvev_FogHderrxlN5TDTMlqE_ielXIt4a5yOtMN-WxlzZidD1S2n6wno2k_y4C1_dBOwpp-cMJjkSPNwXojEy2I5jZ8tihYc1yQ/s320/vlcsnap-2025-09-05-16h51m36s259.png.png" width="320"></a></p><p>

Yes, yes, we'll eventually fix the clock. Yes, yes, we'll eventually plug in the network.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEheUwNAXxfwDixUWYa6C3_jnVPrJ66YqQK-vVI0itaXJ1nPvQceNBuyAaaXcb4zNTa9x-vWDID9ppIP8ruBKpsx7bZL_FqNaMFCVv2fE8x7qQydQ_zbHxl9fbrALEphMcUY-9GrViXI0OaAUID4c7HAg8zFLbuggQPTDThmtSrqh4xzdP6pr73F7UdDKTI/s1280/vlcsnap-2025-09-05-16h53m00s479.png.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEheUwNAXxfwDixUWYa6C3_jnVPrJ66YqQK-vVI0itaXJ1nPvQceNBuyAaaXcb4zNTa9x-vWDID9ppIP8ruBKpsx7bZL_FqNaMFCVv2fE8x7qQydQ_zbHxl9fbrALEphMcUY-9GrViXI0OaAUID4c7HAg8zFLbuggQPTDThmtSrqh4xzdP6pr73F7UdDKTI/s320/vlcsnap-2025-09-05-16h53m00s479.png.png" width="320"></a></p><p>

Four default logins are created, </p><tt>root</tt><p> (duh), </p><tt>demos</tt><p>, </p><tt>guest</tt><p> and </p><tt>EZsetup</tt><p>. None of these have a password yet. Don't put this on an unprotected network exposed to the outside world, please.
</p><p>
I don't really need the easy setup, but for demonstration purposes here it is.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgrK7kKVXdqEdRv-W0wwdTbcWK_zWATRZ8aRH2LjRsfGk8SWrMmCjH0N8YbzH6RWMauQy_ZR49c39K_JHkWvqjlfKpLEMr-tCTI12Ps7RsXWzmh8QjPxp27M337oBAn95trM_cdDnG2cvC5OilIAE1uOw8rOI1jMrQMRWZmfSi73jb-t1Uakrt62t0dsDs/s1280/vlcsnap-2025-09-05-16h54m46s092.png.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgrK7kKVXdqEdRv-W0wwdTbcWK_zWATRZ8aRH2LjRsfGk8SWrMmCjH0N8YbzH6RWMauQy_ZR49c39K_JHkWvqjlfKpLEMr-tCTI12Ps7RsXWzmh8QjPxp27M337oBAn95trM_cdDnG2cvC5OilIAE1uOw8rOI1jMrQMRWZmfSi73jb-t1Uakrt62t0dsDs/s320/vlcsnap-2025-09-05-16h54m46s092.png.png" width="320"></a></p><p>

EZsetup's post-install wizard features four steps to greatness: security, networking (because nothing says security like networking), creating a non-root account, and customizing your work environment, which mostly means dumbing down 4Dwm and setting up Netscape.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiFQMG7hNWCsBEuyqdmFCjS2IxQVQnOT_vDgn95iYEEmw4fGZn5DByJxGsMYpkeFIsaB4H56my7kNdQZqfSJo39LAfTzPmDdTaA6Eex-O8nqscnTu-MkxvHAQneMzpqqop1k2AYGim_waIS8yI6RPi3zx_TGI50xAxNCdgxjTD1MpJ-l3LNX3Wq3x3A4nI/s1280/vlcsnap-2025-09-05-16h55m30s595.png.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiFQMG7hNWCsBEuyqdmFCjS2IxQVQnOT_vDgn95iYEEmw4fGZn5DByJxGsMYpkeFIsaB4H56my7kNdQZqfSJo39LAfTzPmDdTaA6Eex-O8nqscnTu-MkxvHAQneMzpqqop1k2AYGim_waIS8yI6RPi3zx_TGI50xAxNCdgxjTD1MpJ-l3LNX3Wq3x3A4nI/s320/vlcsnap-2025-09-05-16h55m30s595.png.png" width="320"></a></p><p>

Security, in this case, means creating passwords and setting permissions. This machine will spend the rest of its days with me only ever on the hardwired non-routable internal network, but this step is certinaly better than nothing for those of you who may not have the locked-down playground I have here for such machines.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEizwW_Thcxd2eCCoOmoFih1H1_kBK6NqN2B036q9dx5ylPe03fWCbmMJgzyHW8LybFz8fRzuyjVY91FEliMmT9QPYBwdggQ8IYqzlZDyq2D2EVDwFyGpiSF-0LM50AzcxQJvcJJDShwcfmW3k-9JARO3GmarpjWGXJkUfwG9g4y91OSCfwzXUQU1Z7f8V0/s1280/vlcsnap-2025-09-05-16h57m39s297.png.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEizwW_Thcxd2eCCoOmoFih1H1_kBK6NqN2B036q9dx5ylPe03fWCbmMJgzyHW8LybFz8fRzuyjVY91FEliMmT9QPYBwdggQ8IYqzlZDyq2D2EVDwFyGpiSF-0LM50AzcxQJvcJJDShwcfmW3k-9JARO3GmarpjWGXJkUfwG9g4y91OSCfwzXUQU1Z7f8V0/s320/vlcsnap-2025-09-05-16h57m39s297.png.png" width="320"></a></p><p>

After you've accomplished these trivial token tasks, you can quit, though the account remains available.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7iBRrFQ-BY1Q6wbjYr0_6u3GRvOh9y-8xshsfJMH8mxHq5-FeIRdvisrtWz1mJcRurLSihgKbgRaazHYnwcUmcI7DLK1jOVnmY5e-g0RYSxUSbl26dRt21aT6_VHrTT6Ps5FWp21a5lqFQAowvXq2JaVKzyC33pvuYDoPtGIgCzTNRWUQPMisgjtgXps/s1280/vlcsnap-2025-09-05-16h59m54s612.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7iBRrFQ-BY1Q6wbjYr0_6u3GRvOh9y-8xshsfJMH8mxHq5-FeIRdvisrtWz1mJcRurLSihgKbgRaazHYnwcUmcI7DLK1jOVnmY5e-g0RYSxUSbl26dRt21aT6_VHrTT6Ps5FWp21a5lqFQAowvXq2JaVKzyC33pvuYDoPtGIgCzTNRWUQPMisgjtgXps/s320/vlcsnap-2025-09-05-16h59m54s612.png" width="320"></a></p><p>

On our next boot the refresh rate issue sorted itself out and we come to the nice clean 4Dwm desktop of our new user account. I have more applications to install, but before we do that, we need to put its top case back on and find it a better place of lurkage than under that table.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjuQim3WKqxqWtoZLU4RlmPQKWme1a8hgwkbmfqE9Z1ZDI5lJi2t7l0uClWfCmuVtjv8kcTCNQYdIqOOj1ZLoCTLivy3HizOy_M-1W3ENOPO4qLnxbOC2H80ovhlBnK74qIX0ZQ7zFq3QTBxnO2GfL8cbklaytMZNCuG9fH7IbIlVfEEBWmSETsONDplCc/s1280/vlcsnap-2025-09-05-17h01m12s373.png"><img alt="" data-original-height="1024" data-original-width="1280" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjuQim3WKqxqWtoZLU4RlmPQKWme1a8hgwkbmfqE9Z1ZDI5lJi2t7l0uClWfCmuVtjv8kcTCNQYdIqOOj1ZLoCTLivy3HizOy_M-1W3ENOPO4qLnxbOC2H80ovhlBnK74qIX0ZQ7zFq3QTBxnO2GfL8cbklaytMZNCuG9fH7IbIlVfEEBWmSETsONDplCc/s320/vlcsnap-2025-09-05-17h01m12s373.png" width="320"></a></p><p>

Shutting IRIX down.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhSbKpNuJ3TApWFzJKmz0Qbr3EEnX2ch9nETWx5xVXhcjueKdfFO7sklpW6UWZlKV28wU6Oq5N7MF6hQpqe-S-GeOtV7hz1IuCJFjVktk_FPOMN1SjxRNfwmDBO0SrKdPlPKr6PTbfaERZM68dIfwgResomhCD2WmOW4rpmilkveCmR4r6NFThMzbMv4ZE/s4080/PXL_20250906_001134078.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhSbKpNuJ3TApWFzJKmz0Qbr3EEnX2ch9nETWx5xVXhcjueKdfFO7sklpW6UWZlKV28wU6Oq5N7MF6hQpqe-S-GeOtV7hz1IuCJFjVktk_FPOMN1SjxRNfwmDBO0SrKdPlPKr6PTbfaERZM68dIfwgResomhCD2WmOW4rpmilkveCmR4r6NFThMzbMv4ZE/s320/PXL_20250906_001134078.jpg" width="320"></a></p><p>

The top cover is reinstalled by fitting these rear plastic tabs into slots in the metal back panel and rotating it back down into position.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKDD2M9FBiOLf5E9u0YrzlILSgogQi6fO_bR1kJxFqd1cXbhffo_G4dhodxsoD3ql5zvnkJGQRLWXbTgbSxpO7vRSrZcj919BG0bnYMnZlHSrlOXZPhqIkh69KbMiUB0O_klSMBgV8zsIWk2nXpbUrxzVjsMgkHvphbYQ-HmJItkhUcvOCfncnkX4U8Xs/s4080/PXL_20250906_002018925.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgKDD2M9FBiOLf5E9u0YrzlILSgogQi6fO_bR1kJxFqd1cXbhffo_G4dhodxsoD3ql5zvnkJGQRLWXbTgbSxpO7vRSrZcj919BG0bnYMnZlHSrlOXZPhqIkh69KbMiUB0O_klSMBgV8zsIWk2nXpbUrxzVjsMgkHvphbYQ-HmJItkhUcvOCfncnkX4U8Xs/s320/PXL_20250906_002018925.jpg" width="320"></a></p><p>

And, of course, they're old plastic, so they immediately tried to separate and snap off from the upper lid when I inserted them. Light-set high quality cyanoacrylate time.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjfqLRYmT8FNs1RaqOt6BuB7hPtzcQR7XepTmsBHLqFIgK-qADrHzI4E1GVp-bN6u_oG_dXQpQpXkzgLuDx8ll8Av1C0-6pSxzjZgmC_1giyZFwLTGlRvlmOObRQPcxZoUfyhWg0dph2w6a7ytWZk_qV_B-k4YIDK37wOTBkBVzTxTZJu-KDfP2KO94kT4/s4080/PXL_20250906_003834749.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjfqLRYmT8FNs1RaqOt6BuB7hPtzcQR7XepTmsBHLqFIgK-qADrHzI4E1GVp-bN6u_oG_dXQpQpXkzgLuDx8ll8Av1C0-6pSxzjZgmC_1giyZFwLTGlRvlmOObRQPcxZoUfyhWg0dph2w6a7ytWZk_qV_B-k4YIDK37wOTBkBVzTxTZJu-KDfP2KO94kT4/s320/PXL_20250906_003834749.jpg"></a></p><p>

Despite this, the top cover still wouldn't come all the way down onto its clips — it was getting stuck on the ZuluSCSI's plastic carrier, which needed to be pushed back a little. Of course, the minute I did that, the plastic clip on the drive sled snapped.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhTSWUZg4o0RrdxB8imaGorwVW5uLobLKW-SxtuUoazNn2LILxX4wq6SMPflyMRmqsnDxlM482wUCXAHeLMToSjlJPrHTzeSCrZ7wAwk4c7O0J-k6Jib4RLfTcu54WxIPlUCgs2xH2YOvy4xGkijKhKRhKdVFQpzUyJ8N6tDNKynMm9XbPuU7j98DJNyYg/s4080/PXL_20250906_004155745.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhTSWUZg4o0RrdxB8imaGorwVW5uLobLKW-SxtuUoazNn2LILxX4wq6SMPflyMRmqsnDxlM482wUCXAHeLMToSjlJPrHTzeSCrZ7wAwk4c7O0J-k6Jib4RLfTcu54WxIPlUCgs2xH2YOvy4xGkijKhKRhKdVFQpzUyJ8N6tDNKynMm9XbPuU7j98DJNyYg/s320/PXL_20250906_004155745.jpg" width="320"></a></p><p>

I got it glued back together but it had snapped at the very thinnest section, naturally, and the spring chose this moment to come loose again at the same time. After some screaming and infuriated reassembly the sled's clip was good for exactly one insertion before it snapped again in the same place, but only one insertion was required; the new position of the carrier allowed the top case to finally come down fully and lock. I'll deal with that if I ever have to take it out again, which comfortably should be never.
</p><p>
I also put back the second drive after disconnecting its power. I don't really have anywhere else to keep the sled and at least that drive is formatted and wired up, so it might as well stay there.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh6JcvyfPDDI91lNQJAESqG1vuwIH2MjO8GONPSxYYyKb_z5AafTaIEL6TP23XWXSR9a4vV33zBdMMBkxcvDzcpqOvXnpQzOAYf6C3ZD8DwQwFzycKlUV51v7sLWn70zFLBpzZmqFrTDTJy2qAYtCOZyKa-d5CLoSSuYpXPnjT0YqWnj-RO3VK64HBIfks/s4080/PXL_20250906_004800792.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh6JcvyfPDDI91lNQJAESqG1vuwIH2MjO8GONPSxYYyKb_z5AafTaIEL6TP23XWXSR9a4vV33zBdMMBkxcvDzcpqOvXnpQzOAYf6C3ZD8DwQwFzycKlUV51v7sLWn70zFLBpzZmqFrTDTJy2qAYtCOZyKa-d5CLoSSuYpXPnjT0YqWnj-RO3VK64HBIfks/s320/PXL_20250906_004800792.jpg" width="320"></a></p><p>

With the front bezel back on, we have a green LED and a clean boot into the system maintenance menu. It's time to assign it a home.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3KGwDzq1oqERaOPO0jVM2q3HJLeK6xy7KvJ7ubqAzozai4zLwcES0igaFWNnPZK-1aYFoqcbFoeshyphenhyphen7FyKfIBqYxIEUw_tTMMollAiaFcxmPshJiWJ4YwofuLwcfy8lBoV9yC0xSOY9KCVdQCGLLC_VTeaBVrz1hBz6Hcr7fB97PH-Jd0onkIgQk2czc/s4080/PXL_20250906_025524008.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3KGwDzq1oqERaOPO0jVM2q3HJLeK6xy7KvJ7ubqAzozai4zLwcES0igaFWNnPZK-1aYFoqcbFoeshyphenhyphen7FyKfIBqYxIEUw_tTMMollAiaFcxmPshJiWJ4YwofuLwcfy8lBoV9yC0xSOY9KCVdQCGLLC_VTeaBVrz1hBz6Hcr7fB97PH-Jd0onkIgQk2czc/s320/PXL_20250906_025524008.jpg" width="320"></a></p><p>

I found a nice cleared-out area where it could sit vertically next to </p><tt>homer</tt><p>, <a href="http://oldvcr.blogspot.com/2021/04/refurb-weekend-hewlett-packard-9000350.html">the HP 9000/350 rack in the server room</a>, and dragged it on back.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhZpLyZ34s5iXCASJBA4jy6nUzjToF3AkOBki5ByPRuz1ZX15qntzzIP3AT-f1rLg1hECLHZDEgHI-2v-2maAGASqiBBfv8L5KOe1h4azEMUDv662XZEQa4dPM_WwVX4JDSQ7RQxm4ETbCoyqqaL90cRKd5EemE1gFdNGhv40nOR8bs-yxs23_QN_8oTNQ/s4080/PXL_20250906_010230824.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhZpLyZ34s5iXCASJBA4jy6nUzjToF3AkOBki5ByPRuz1ZX15qntzzIP3AT-f1rLg1hECLHZDEgHI-2v-2maAGASqiBBfv8L5KOe1h4azEMUDv662XZEQa4dPM_WwVX4JDSQ7RQxm4ETbCoyqqaL90cRKd5EemE1gFdNGhv40nOR8bs-yxs23_QN_8oTNQ/s320/PXL_20250906_010230824.jpg" width="320"></a></p><p>

As we won't be using the MacBook as its display anymore, we'll need to do something about the sync-on-green. Such boxes are not very common nowadays, but Software Integrators still sells brand-new active sync converters (<a href="https://si87.com/epages/3738123e-8b74-40b2-bd96-ddff0f19d352.sf/en_US/?ObjectPath=/Shops/3738123e-8b74-40b2-bd96-ddff0f19d352/Products/7053">model #7053</a>) that filter out the sync signal from the green channel and turn it into composite sync which most monitors will recognize. I use one of them with my Indy and I keep a couple more in stock (not affiliated, just satisfied). They aren't cheap and they're active components that require their own power supply, but these boxes are probably the least expensive ones you'll find and they're still manufactured.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhAxgp_22diwV7yhr0T-BILaD286Srh4cq-601n_CeKbYpu57vbb4T7rzWK_VTQ5xRGl4SJAF7skb12IswSZEhrCSvohO3pYO9fu7QqUtDmrJfxngocmb7DKuso0OnawtrHArrj_MKw8AQ0dzxiDLUqV49D7Dccui8l9E40DM81FpQtyrfN44ww7yvrMvk/s4080/PXL_20250906_023327937.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhAxgp_22diwV7yhr0T-BILaD286Srh4cq-601n_CeKbYpu57vbb4T7rzWK_VTQ5xRGl4SJAF7skb12IswSZEhrCSvohO3pYO9fu7QqUtDmrJfxngocmb7DKuso0OnawtrHArrj_MKw8AQ0dzxiDLUqV49D7Dccui8l9E40DM81FpQtyrfN44ww7yvrMvk/s320/PXL_20250906_023327937.jpg"></a></p><p>

With the network up, files are obtained, and serious </p><tt>sgidoom</tt><p> and Mozilla 1.7 business ensues.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjYPnzSyBxSh_M-XpSVjoCZz3AF2Vq2EAMHk1qhdXtTXg8NEJmXb_iYeewT1i6TczP4SDyCxyTwehNX3bvgyMLUu_nqJMhKFz0QbVuS0aYk7IOx5daRP3N8QaHjr7sr00vxBz3vDOM4oG4gg1mWAX6d-6uLtxkln5grDz_-AEHEtPneyE_o7NqF_VGZ5ok/s4080/PXL_20250906_022810522.jpg"><img alt="" data-original-height="4080" data-original-width="3072" height="320" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjYPnzSyBxSh_M-XpSVjoCZz3AF2Vq2EAMHk1qhdXtTXg8NEJmXb_iYeewT1i6TczP4SDyCxyTwehNX3bvgyMLUu_nqJMhKFz0QbVuS0aYk7IOx5daRP3N8QaHjr7sr00vxBz3vDOM4oG4gg1mWAX6d-6uLtxkln5grDz_-AEHEtPneyE_o7NqF_VGZ5ok/s320/PXL_20250906_022810522.jpg"></a></p><p>

I was pleased to note that despite not having an external LED light to connect to, the internal activity LED of the ZuluSCSI can be easily seen through the bezel apertures with the front door down.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3lck9tNmrS5XIjl78DiLlgtAfzetgmTrpJkmDNkVfNH3qqf40sitp-xZ0EkzpPXCa-6chh7iBxQfVX-WBMYuaokBDpwWOcJk-qUw5nU2gRKOpnSxAeLYVgYYRsEmv5ciYQL-Un-UBZ6Ed5FhEG2olAX0hne962tuKd9RsjbtmJ9jY5E_zfhBWRiOvtzM/s4080/PXL_20250906_023704153.jpg"><img alt="" data-original-height="3072" data-original-width="4080" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEi3lck9tNmrS5XIjl78DiLlgtAfzetgmTrpJkmDNkVfNH3qqf40sitp-xZ0EkzpPXCa-6chh7iBxQfVX-WBMYuaokBDpwWOcJk-qUw5nU2gRKOpnSxAeLYVgYYRsEmv5ciYQL-Un-UBZ6Ed5FhEG2olAX0hne962tuKd9RsjbtmJ9jY5E_zfhBWRiOvtzM/s320/PXL_20250906_023704153.jpg" width="320"></a></p><p>

Shutting down. Now that I know the new RAM works, I think I'll fill up the other bank with an additional 128MB, plus I'm toying with tracking down a 10/100 Ethernet card for the EISA slots. It's stereo-capable, so I should figure out how that works, and of course if a High IMPACT or Max IMPACT card turns up at a decent price, I'd be a </p><s>Fuel</s><p> fool not to buy it. It's hotter and louder than the Indy, but it's a lot more powerful, and shouldn't everyone have a big purple time and money sink in their hobby? Plus, I got a powerful classic SGI system for free, and now that it's fully operational I really ought to make the most of it.
</p><p>
With our refurb complete, let's finish the story. The R10000 was only intended to be SGI's next processor architecture, but it ended up being their last. Originally, MIPS' market strategy was to create high-end chips and then shrink them, which it did successfully for the R3000 and R4000. However, that strategy fell apart with the R8000, and in the R10000 era MTI instead decided on tiered chips for multiple market points by continuing to iterate on earlier designs. This even progressed to the point that MTI planned on making a midrange "D2" follow-on to the R5000, which wasn't even their design, and a separate high-end "H1" chip codenamed the "Beast."
</p><p>
The revised strategy might have worked except that MTI didn't have enough design resources for multiple microarchitectures. So SGI went back to the old strategy: big powerful cores that could be scaled down.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgqLJjP2zyBIWmTQEEX6tfYY-u4ZMh0KEEdvi7r7MccbTApbfoB9GdRZOQxHJqoZhmmbqDjLGHFtLbZtQ50vv4EvZcl0gr0e0_S-9OAperA-U4fhktmrFaHS2CZYd9ZCERpDPF-7Tis5aWOR1EhWkBAs-Qluddpnb1LilA-CH6rwtBK80Epi0xbETwdBhE/s1146/r12kmap.png"><img alt="" data-original-height="1038" data-original-width="1146" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgqLJjP2zyBIWmTQEEX6tfYY-u4ZMh0KEEdvi7r7MccbTApbfoB9GdRZOQxHJqoZhmmbqDjLGHFtLbZtQ50vv4EvZcl0gr0e0_S-9OAperA-U4fhktmrFaHS2CZYd9ZCERpDPF-7Tis5aWOR1EhWkBAs-Qluddpnb1LilA-CH6rwtBK80Epi0xbETwdBhE/s320/r12kmap.png" width="320"></a></p><p>

In May 1997 SGI announced their new MIPS roadmap (here reproduced from <i>Microprocessor Report</i> May 12, 1997), starting with an enhancement of the R10K called the R12000. It would be built on the current 250nm process size, enlarge the number of instructions in flight to 48 from 32 and add a new pipeline stage, implement a new branch target address cache with 32 entries a la contemporary PowerPC, and expand the branch history table to 2048 entries from 512 (compensating for the longer pipeline's larger mispredict penalty) while doubling the size of the way-prediction table to better support large L2 caches. SGI expected the R12000 to hit 300MHz or better and would only need about ten percent more die space.
</p><p>
The "Beast" H1 remained in SGI's plans, now scheduled for 1999 at 250nm and 2000 at 180nm, to be followed by an even higher-performance "H2" core codenamed "Alien" somewhere around 2001. Along the way SGI-MTI gamely predicted a six-fold increase in integer performance from the 350nm R10K to the terminal H2. Although Alien was too far in the future to be definite, Beast had some lofty and specific goals; it was to be a MIPS V CPU with MDMX SIMD extensions, implementing a 256-bit cache bus and 256-bit main memory bus at speeds of 200MHz or higher. Alien, on the other hand, was intended for large NUMA multiprocessing systems and correspondingly with even higher bandwidth, by no means coincidentally similar to Cray that SGI had just bought out.
</p><p>
Industry analysts didn't find R12K particularly compelling against expected future competitors and expected Beast would provide a stronger punch. However, after about a year's worth of work — which was only three months after the roadmap announcement — SGI abruptly canned Beast to the market's general surprise, claiming that R12K would be more scalable than anticipated and they would redirect engineers to Alien instead. More ominous to customers was SGI's quieter simultaneous announcement of "Intel-based" Windows NT systems to emerge in 1998, which SGI called the "Visual PC" initiative. Indeed, in 1998 SGI shut down Alien development as well, something that had been all but openly expected, and spun off MTI as a separate company in March to focus on MIPS in the embedded market. The "Visual PC" emerged in August 1999 as the SGI Visual Workstation running Windows NT 4. The first two machines in the series were not fully standard Pentium II and III PCs; they maintained custom graphical boot PROMs and used SGI's bespoke Cobalt graphics, requiring a custom HAL for NT 4 and Windows 2000. Architecturally these early VWs were similar to the SGI O2, while later units were essentially commodity PC hardware with Nvidia Quadro GPUs.
</p><p>
As Itanium started looming over the market, SGI too lost its corporate mind and jumped on the IA-64 bandwagon. Meanwhile, despite vague noises about porting IRIX to x86 (or possibly even Itanic) or providing an emulation layer, the existing MIPS install base proved simply too large to ignore, and SGI did not want to lose existing customers with large ecosystem investments to other vendors — especially since the roadmap for Itanium was far from certain. For this legacy market SGI retained some of the MIPS engineers to continue refining the R10K core and produced new hardware around it. The R12000 finally started shipping in February 1999 initially at speeds up to 300MHz, fabbed by NEC and Toshiba at 250nm and reducing the 7.15 million transistor die to 229mm², though delays and the Osborne effect limited its availability until May. From the R12K to the R14000 and R16000 (codenamed "N0"), each generation had a corresponding "A" subtype with boosted clock speeds, but other than die and process shrinks few other microarchitectural improvements were made. In general these late CPUs were clocked relatively low to reduce heat and power usage. The last, mightiest and rarest R16000A, fabbed by NEC at 110nm in 2004, topped out at 1.0GHz and was only produced for specific customers in limited quantities. None of these chips ever made the jump to MIPS V.

</p><p><a href="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhL95tgyey5ffGV8p638xCod-rZxB5C1QHGYFwcodREwwtYdR6K8TN1dA6VYYzDmifLSQZPwSjbeEwOY-yK-hi-xiNHHJOaHudwyrhqvZGN3ky4gkEDp2iGDIwtXHDiwy1GRWIo2o00cjV97ZWJVtkMRUhfLML1zhKBSw2YJomeobq1kgWTkQVh2O3FyAE/s3300/r18kma.png"><img alt="" data-original-height="2550" data-original-width="3300" src="https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhL95tgyey5ffGV8p638xCod-rZxB5C1QHGYFwcodREwwtYdR6K8TN1dA6VYYzDmifLSQZPwSjbeEwOY-yK-hi-xiNHHJOaHudwyrhqvZGN3ky4gkEDp2iGDIwtXHDiwy1GRWIo2o00cjV97ZWJVtkMRUhfLML1zhKBSw2YJomeobq1kgWTkQVh2O3FyAE/s320/r18kma.png" width="320"></a></p><p>

SGI did consider two more chips in the series, though the company was increasingly in the weeds by this point and neither was produced. The best known of these was the R18000 (codenamed "N1"), which SGI presented an early version of in 2001. Specifically intended for SGI's ccNUMA servers, its core was recognizably based on the R10K but each FP unit now had independent multiply, add, divide and square root capability as well as multiply-add, and the core also got an additional load/store unit. A new "SysTF" bus used twin DDR links, one a large non-multiplexed 128-bit read path plus a smaller 64-bit multiplexed write and address path, as well as preserving Avalanche ("SysAD") compatibility. Up to 1MB of L2 cache was on chip, and up to 64MB of external L3 cache (with cache tags on-die) was supported. It was to be fabbed by NEC on a 130nm process in nine layers of copper, and planned for around 2004.
</p><p>
In 2002 SGI suggested N1 could be fabbed at 110nm and run up to 800MHz, but also mentioned an "N2" to appear in 2005 which was widely believed to be a future R20000. SGI promised speeds of 1GHz or more and up to 8 gigaflops of FP performance per core, though the company provided little other information. Both chips were quietly cancelled.
</p><p>
On the graphics side, the terminal VPro ("Odyssey" and "InfinitePerformance") architecture could at best only tread water: it had some very advanced lighting and colour features, but suffered from inordinately weak memory bandwidth and poor texture mapping performance, and was expensive to produce on top of that. SGI abandoned it for Nvidia GPUs which, despite some being badged as VPro cards, were not compatible with legacy MIPS. The MIPS server line offically came to an end with the Intel Itanium 2 (McKinley) Altix in January 2003, SGI's first Itanic systems, running Windows NT and Linux; the workstations were subsequently succeeded by the McKinley-based Prism in April 2005 using the same architecture and ATI FireGL GPUs. They were poorly priced and poorly performing, another nail in the coffin of Itanium, and consequently failed to restore SGI to its former glory. All MIPS product lines were finally terminated in December 2006.
</p><p>
I have some more machines to work on and disposition, by the way. You'll be seeing those soon.
</p>
</div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[A single, 'naked' black hole confounds theories of the young cosmos (148 pts)]]></title>
            <link>https://www.quantamagazine.org/a-single-naked-black-hole-rewrites-the-history-of-the-universe-20250912/</link>
            <guid>45237442</guid>
            <pubDate>Sun, 14 Sep 2025 04:27:12 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.quantamagazine.org/a-single-naked-black-hole-rewrites-the-history-of-the-universe-20250912/">https://www.quantamagazine.org/a-single-naked-black-hole-rewrites-the-history-of-the-universe-20250912/</a>, See on <a href="https://news.ycombinator.com/item?id=45237442">Hacker News</a></p>
<div id="readability-page-1" class="page"><div data-role="selectable">
    <p>A black hole unlike any seen before has been spotted in the early universe. It’s huge and appears to be essentially on its own, with few stars circling it. The object, which may represent a whole new class of enormous “naked” black holes, upends the textbook understanding of the young universe.</p>
<p>“This is completely off the scale,” said <a href="https://www.robertomaiolino.net/">Roberto Maiolino</a>, an astrophysicist at the University of Cambridge who helped reveal the nature of the object in a <a href="https://arxiv.org/abs/2508.21748">preprint posted on August 29</a>. “It’s terribly exciting. It’s highly informative.”</p>
<p>“It’s pushing the boundaries on what we think might be true, what we think might happen,” said <a href="https://web.colby.edu/dkocevsk/">Dale Kocevski</a>, an astronomer at Colby College who was not involved in the new research.</p>
<p>Astronomers spied the bare black hole using the James Webb Space Telescope (JWST) — <a href="https://www.quantamagazine.org/why-nasas-james-webb-space-telescope-matters-so-much-20211203/">a mega-instrument built by NASA and its partners</a> in part to reveal how galaxies formed during the universe’s first billion years. This new black hole, which is as heavy as 50 million suns and is dubbed QSO1, clashes with the old, provisional account of the galaxy formation process, which did not start with black holes. Black holes were thought to have come along only after a galaxy’s stars gravitationally collapsed into black holes that then merged and grew. But Maiolino and his colleagues described a solitary leviathan with no parent galaxy in sight.</p>
<p>The question now is how this black hole came to exist.</p>

<p>The most exciting — and controversial — possibility dates back to a 1971 proposal from the British physicist Stephen Hawking: that black holes arose in the primordial soup of the Big Bang itself. In that case, the object would have been sitting in the dark since the universe’s first moments, waiting for stars and galaxies to illuminate it.</p>
<p>QSO1 is one of hundreds of similar-looking objects nicknamed “little red dots” that JWST has spotted in its first few years of peering into the deepest recesses of time. Astrophysicists can’t say yet whether these dots are all black holes or not, and in general they’re still confused about the universe’s chaotic childhood. But the telescope’s snapshots suggest a rowdy young cosmos that fabricated big black holes and galaxies both together and independently, or maybe even a universe where black holes were among the first large structures in existence — dark tapioca bubbles in an otherwise smoothly blended cosmic tea.</p>
<p>QSO1 and the rest of the little red dots “tell us we don’t know anything,” said <a href="https://www.maynoothuniversity.ie/faculty-science-engineering/our-people/john-regan">John Regan</a>, a theorist at Maynooth University in Ireland. “It has been really exciting and very electrifying for the field.”</p>
<h2><strong>Pale Red Dots</strong></h2>
<p>Lukas Furtak, an astronomer at Ben-Gurion University in Israel, knew QSO1 was extraordinary the moment he saw it — or the moment he saw its three reflections hiding among a smattering of splotchy white galaxies in an image taken by JWST in 2023. It’s “something that pops out immediately,” Furtak said over Zoom, clicking on three nearly imperceptible red specks. “There are three red point sources here, here, this one up here.”</p>
<p>In the image, a fortuitous placement of galaxies and dark matter has bent light rays traveling from background objects just as a glass lens might; this “gravitational lens” reveals objects deeper in the early universe than the telescope could otherwise see. The lens magnifies and stretches the stuff behind it, sometimes creating multiple images of it. Furtak was mapping out the banana-shaped smears of galaxies that the lens had projected into multiple places when he spotted the three red dots of QSO1.</p>
<p>The dots caught his eye because they show no signs of stretching. He knew that the only thing that looks like a small, round point even after getting stretched out is an even smaller, rounder point. This was no galaxy, he figured; it must be a black hole, a concentration of mass so dense that its gravity creates an inescapable zone of space around it.</p>
<p>Over the next six months, Furtak and collaborators directed JWST to stare at each of the three red dots for 40 hours each to take a census of the colors of light coming from the object, known as a spectrum. That study <a href="https://www.nature.com/articles/s41586-024-07184-8">concluded</a> that QSO1 is very likely a glowing black hole packing a mass of tens of millions of suns into a span of at most 100 light-years across, seen as it appeared when the universe was just 750 million years old. (Today the cosmos is approaching 14 billion years old.)</p>
</div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[How the restoration of ancient Babylon is drawing tourists back to Iraq (106 pts)]]></title>
            <link>https://www.theartnewspaper.com/2025/09/12/how-the-restoration-of-ancient-babylon-is-helping-to-draw-tourists-back-to-iraq</link>
            <guid>45236473</guid>
            <pubDate>Sun, 14 Sep 2025 00:34:25 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.theartnewspaper.com/2025/09/12/how-the-restoration-of-ancient-babylon-is-helping-to-draw-tourists-back-to-iraq">https://www.theartnewspaper.com/2025/09/12/how-the-restoration-of-ancient-babylon-is-helping-to-draw-tourists-back-to-iraq</a>, See on <a href="https://news.ycombinator.com/item?id=45236473">Hacker News</a></p>
<div id="readability-page-1" class="page"><div itemprop="articleBody"><p itemprop="text">Mentioned in the sacred texts of all three Abrahamic faiths, the ancient Mesopotamian city of Babylon, in modern-day Iraq, is today undergoing a revival. Two World Monuments Fund (WMF) projects are nearing completion and much-needed cultural tourism is returning.</p><p itemprop="text">One project mitigates groundwater damage to the north retaining wall of the Ishtar Gate. The second is a restoration of the Temple of Ninmakh, dedicated to the Sumerian mother goddess. The team hopes there will be an official reopening for the temple this autumn, after which it will be available for gatherings such as weddings and concerts, as well as for the Babylon Festival, a celebration of international cultures that takes place every spring.</p><p itemprop="text">Largely funded by the US embassy in Baghdad, the restoration of the temple and the north retaining wall are part of the Future of Babylon Project, initiated 15 years ago, which aims to document, waterproof and stabilise structures throughout the 2,500-acre site. (The US embassy cancelled funding for a planned walkway spanning the site of the Ishtar Gate in July due to budget cuts.)</p><h4>Visitor boom</h4><p itemprop="text">The completion of these two projects coincides with a boom in tourism. Even in the midday heat, when tour guides refuse to emerge from their office, visitors from Romania, Russia and Iran enthusiastically explore attractions including the largely intact Lion of Babylon, the processional way and the museum next to a reconstructed Ishtar Gate.</p><p itemprop="text">The return of heritage tourism is one of Iraq’s few recent success stories. Even as sectarian tensions simmer and the electrical grid has yet to be restored 22 years after it was destroyed in the US invasion, Babylon is being reborn.</p><p itemprop="text">“We’ve had record numbers of visitors this year,” Raad Hamid Abdullah, Babylon’s antiquities and heritage inspector, tells <em>The Art Newspaper</em>. In 2024 Babylon hosted 43,530 Iraqi tourists and 5,370 foreign tourists, an increase from 36,957 Iraqi visitors and 4,109 foreigners in 2023, he says.</p><p itemprop="text">“Now even locals from the adjoining city of Babil are coming,” Abdullah says. “It has once more become a popular place for family gatherings and wedding parties,” he says, adding proudly, “Babylon is a symbol of Iraq.”</p><h4>Babylon, the survivor</h4><p itemprop="text">Around 80km south of Baghdad, comprising both the ruins of the ancient city as well as surrounding villages and agricultural areas, Babylon is a survivor. From its peak as the Neo-Babylonian capital under King Nebuchadnezzar II through to the Iraq War, when American and Polish troops ran roughshod over its ruins and a decade later, Islamic State (Isis) threatened its very existence, the ancient city has witnessed empires come and go.</p><p itemprop="text">Babylon has survived decades of looting and ongoing environmental challenges. Construction, too, has taken a toll over the years. In 1927 the British ran a railway line through the site, and in the 1980s Saddam Hussein built a highway through part of it, along with a palace for himself, complete with helipad. There are still three non-functioning oil pipelines, two built in the 1970s and 1980s and a more recent third one—work on it was blocked after Iraq’s General Authority for Antiquities and Heritage filed a lawsuit in 2012. Babylon was only recognised as a Unesco World Heritage Site in 2019.</p><p itemprop="text">Now the Egyptian architect Ahmed Abdelgawad, an expert in mud brick buildings, is working with the WMF to train locals in the traditional art that befits the Temple of Ninmakh, named after the mother goddess associated with creation, birth and healing who breathed life into humankind via small clay figures in their likeness.</p><p itemprop="text">Years of war-related damage and neglect combined with poorly executed mid-century “reconstruction” methods resulted in serious structural problems at the temple. Corrosion caused by the intrusion of increasingly salty groundwater is the product of prolonged droughts and soil erosion in climate-vulnerable Iraq.</p><h4>Traditional mud-brick techniques</h4><p itemprop="text">The archway at the entrance of Ninmakh’s inner sanctum—on the verge of collapse in 2022—was successfully restored at the end of May. “We had to totally dismantle the old arch,” Abdelgawad says. “It was full of cracks and worn by weather. So we took it apart and rebuilt it with mud bricks.”</p><p itemprop="text">The traditional art of making special low-salt mud brick begins with sourcing soil with low salt levels, which is then mixed with sand, grit and straw.</p><p itemprop="text">“This is the first arch in Iraq restored totally from mud bricks,” says Osama Hisham, the Future of Babylon project manager.</p><p itemprop="text">A similar but saltier mix of mud brick and bitumen was used to repair the wooden roof of the temple, which was being eroded by termites.</p><p itemprop="text">Hisham says the temple now comprises poplar timber from the forests of Mosul in northern Iraq, mud from Babylon and reeds from the marshes in the south. A place that has symbolised the heart of Iraq has now been restored with materials from across the nation.</p><h4>Groundwater zapping</h4><p itemprop="text">Meanwhile, the north retaining walls at the Ishtar Gate, reconstructed in the past century with cement that damaged the remains of the historical monument, were demolished and replaced with new retaining walls providing better water management. These new walls—essentially boxes filled with stones, based on an ancient Egyptian construction technique, Hisham says—absorb sunlight from the southern side and effectively vaporise groundwater coming from the northern side.</p><p itemprop="text">The Babylonians, he says, dealt with groundwater intrusion by creating an elevation by“cutting the arch of the gate and burying it, then using it as a foundation for a new gate”. As a result of this technique, the Ishtar Gate built by Nebuchadnezzar II, where the WMF is currently finishing work on the north retaining wall, is seven metres below the ancient city, with only two metres remaining above.</p><h4>Disintegration</h4><p itemprop="text">A subsequent spectacular blue-glazed gate Nebuchadnezzar II built on top of that gate gradually disintegrated in the aftermath of the fall of the Babylonian Empire in the sixth century BC. A replica installed in the 1950s now greets visitors to Babylon.</p><p itemprop="text">Many Iraqis would like to see the reconstruction of the Ishtar Gate returned from the Pergamon Museum in Berlin. The gate is made of brick fragments from excavations carried out by the Deutsche Orient-Gesellschaft (German Oriental Society) from 1899 to 1917.</p><p itemprop="text">But Hisham says that even the Ishtar Gate in Berlin is only 20% original. The gate in Babylon, he points out, is 80% original.</p></div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[If my kids excel, will they move away? (225 pts)]]></title>
            <link>https://jeffreybigham.com/blog/2025/where-will-my-kids-go.html</link>
            <guid>45236411</guid>
            <pubDate>Sun, 14 Sep 2025 00:19:52 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://jeffreybigham.com/blog/2025/where-will-my-kids-go.html">https://jeffreybigham.com/blog/2025/where-will-my-kids-go.html</a>, See on <a href="https://news.ycombinator.com/item?id=45236411">Hacker News</a></p>
<div id="readability-page-1" class="page"><p id="h.rjbw4a5r30z"><span>If my kids excel, will they move away?</span></p><p><span>Jeffrey P. Bigham</span></p><p><span>I grew up on a farm outside of a rural town about an hour southeast of Columbus, Ohio. Like many small towns in America, my town knows “brain drain” – all of my friends from high school who went to college (~30% of my class) now live elsewhere, although most are pretty close by (e.g., several live in the suburbs of Columbus and Cincinnati).<p>Sometimes my hometown feels a million miles away, but it only takes two hours and fifty minutes for me to drive there from Pittsburgh, which is where I live now.</p></span><img alt="Jeff on his dad's farm, looking kind of rough" src="https://jeffreybigham.com/blog/2025/images/image2.jpg" title=""></p><p><span>In Pittsburgh, I’m a professor at Carnegie Mellon University in the top computer science school in the world. I’ve also worked in various large technology companies, who have offices in Pittsburgh to connect with and employ Carnegie Mellon faculty and students.</span></p><p><span>I may not live in my small town anymore, but the fact that the best place in the world to study and do research in computer science is in Pittsburgh means I’m really not that far away. My four kids see their grandparents often, they’re known in my parents’ church and have spent a lot of time on my dad’s farm. The photo above is of me on the farm, wearing some of my dad’s clothes, trying to help out when my dad fell ill a few years ago.</span></p><p><span>Most of my story we’ve been able to take for granted in the United States for the past few decades. If you grow up in the United States, and you’re among the best in the world in your field, you could count on the center of excellence for your field also being in the United States, oftentimes pretty close by, like Pittsburgh being close to my hometown.</span></p><p><span>As a professor, I’m able to recruit the very best students in the world to work on my research. Sometimes that means recruiting Americans and sometimes that means recruiting from elsewhere. <img alt="Jeff wearing an 'America is an idea' t-shirt in front of Nassau hall at Princeton" src="https://jeffreybigham.com/blog/2025/images/image1.jpg" title="Jeff wearing an 'America is an idea' t-shirt in front of Nassau hall at Princeton"> Students come to Pittsburgh from around the world (I’ve advised PhD students and postdocs from about 10 different countries). Five or six years after they start our intensive graduation program, successful students receive their PhDs and that’s when I tend to meet their parents for the first time. Oftentimes, this is the first trip they’ve made to the United States, and they may have only seen their kids a few times during their degree. It hits home because usually these students choose to stay in the United States – after successfully completing their degree with me, they are in high demand not only in our universities but also in technology companies.</span></p>


<p><span>These days the students I talk to are less confident about coming to the United States to study and less confident about staying here after they’re done. They have seen a student grabbed off the street apparently because she wrote an essay expressing concern about the on-going humanitarian crisis in Gaza. They have seen graduate students jailed for what used to be minor immigration offenses. They have seen even greater uncertainty in applying or reapplying for the visas they need to study. And, they have seen their status as students arbitrarily used as leverage in attacking premier universities like Harvard</span><sup><a href="#ftnt1" id="ftnt_ref1">[1]</a></sup><span>. Most of these incidents have or probably will be resolved, but the message and fear it causes are real and long-lasting.</span></p><p><span>I am worried that policies that have the intention (or effect) of introducing chaos and cruelty to superstar students will make it less likely for the best of the best to come to America, and this in turn will mean centers of excellence will move elsewhere. While incumbents have an advantage, it doesn’t take much to influence group behavior and movements can be self-reinforcing. The best people in a field like to be where other amazing people are, so they can learn and build off of each other. If the centers of excellence move elsewhere, I’m worried my kids will end up feeling compelled to move away (should they become superstars, as is my hope for them).<p>The brain drain from our small rural communities is real, but many of us have found ways to stay close by and keep those ties. There’s a bunch of reasons to treat international students better than we have over the past months, but these concerns are not thousands of miles away as they seem to some – to me, it's incredibly close to home, and not only because I see the effect on students I work with closely.</p></span></p><p><span>If we cause centers of excellence to move away from Pittsburgh, and away from the United States entirely, that’s the difference between my grandkids living near or very far, and whether they’re likely to grow up visiting me and my dad’s farm often or hardly at all.</span></p><hr><p><a href="#ftnt_ref1" id="ftnt1">[1]</a><span>&nbsp;I’ve owned exactly two Harvard t-shirts in my lifetime – the first when I was an undergrad at Princeton said, ‘Harvard Sucks’, and the second is a normal Harvard t-shirt that I bought this past May.</span></p></div>]]></description>
        </item>
        <item>
            <title><![CDATA[EFF to court: The Supreme Court must rein in secondary copyright liability (109 pts)]]></title>
            <link>https://www.eff.org/deeplinks/2025/09/eff-court-supreme-court-must-rein-expansive-secondary-copyright-liability</link>
            <guid>45236314</guid>
            <pubDate>Sat, 13 Sep 2025 23:59:27 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.eff.org/deeplinks/2025/09/eff-court-supreme-court-must-rein-expansive-secondary-copyright-liability">https://www.eff.org/deeplinks/2025/09/eff-court-supreme-court-must-rein-expansive-secondary-copyright-liability</a>, See on <a href="https://news.ycombinator.com/item?id=45236314">Hacker News</a></p>
<div id="readability-page-1" class="page"><div>
            <article role="article">
  
  
  <div><p>If the Supreme Court doesn’t reverse a lower court’s ruling, internet service providers (ISPs) could be forced to terminate people’s internet access based on nothing more than mere accusations of copyright infringement. This would threaten innocent users who rely on broadband for essential aspects of daily life. EFF—along with the American Library Association, the Association of Research Libraries, and Re:Create—filed an&nbsp;<a href="https://www.eff.org/document/cox-v-sonyeff-amicus-brief">amicus brief</a> urging the Court to reverse the decision.</p>
<h3><strong>The Stakes: Turning ISPs into Copyright Police</strong></h3>
<p>Among other things, the Supreme Court approving the appeals court’s findings will radically change the amount of risk your ISP takes on if a customer infringes on copyright, forcing the ISP to terminate access to the internet for those users accused of copyright infringement—and everyone else who uses that internet connection.</p>
<p>This issue turns on what courts call “secondary liability,” which is the legal idea that someone can be held responsible not for what they did directly, but for what someone else did using their product or service.</p>
<p>The case began when music companies sued Cox Communications, arguing that the ISP should be held liable for copyright infringement committed by some of its subscribers. The Court of Appeals for the Fourth Circuit agreed, adopting a “material contribution” standard for contributory copyright liability (a rule for when service providers can be held liable for the actions of users). The lower court said that providing a service that <em>could</em> be used for infringement is enough to create liability when a customer infringes.</p>
<p>In the Patent Act, where Congress <em>has</em> explicitly defined secondary liability, there’s a different test: contributory infringement exists only where a product is <em>incapable</em> of substantial <em>non-infringing</em> use. Internet access, of course, is overwhelmingly used for lawful purposes, making it the very definition of a “staple article of commerce” that can’t be liable under the patent framework. Yet under the Fourth Circuit’s rule, ISPs could face billion-dollar damages if they fail to terminate users on the basis of even flimsy or automated infringement claims.</p>
<h3><strong>Our Argument: Apply Clear Rules from the Patent Act, Not Confusing Judge-Made Tests</strong></h3>
<p>Our <a href="https://www.eff.org/document/cox-v-sonyeff-amicus-brief">brief</a> urges the Court to do what it has done in the past: look to patent law to define the limits of secondary liability in copyright. That means contributory infringement must require more than a “material contribution” by the service provider—it should apply only when a product or service is especially designed for infringement and lacks substantial non-infringing uses.</p>
<h3><strong>The Human Cost: Losing Internet Access Hurts Everyone </strong></h3>
<p>The Fourth Circuit’s rule threatens devastating consequences for the public. Terminating an ISP account doesn’t just affect a person accused of unauthorized file sharing—it cuts off entire households, schools, libraries, or businesses that share an internet connection.</p>
<ul>
<li>Public libraries, which provide internet access to millions of Americans who lack it at home, could lose essential service.</li>
<li>Universities, hospitals, and local governments could see internet access for whole communities disrupted.</li>
<li>Households—especially in low-income and communities of color, which disproportionately share broadband connections with other people—would face collective punishment for the alleged actions of a single user.</li>
</ul>
<p>With more than a third of Americans having only one or no broadband provider, many users would have no way to reconnect once cut off. And given how essential internet access is for education, employment, healthcare, and civic participation, the consequences of termination are severe and disproportionate.</p>
<h3><strong>What’s Next</strong></h3>
<p>The Supreme Court has an opportunity to correct course. We’re asking the Court to reject the Fourth Circuit’s unfounded “material contribution” test, reaffirm that patent law provides the right framework for secondary liability, and make clear that the Constitution requires copyright to serve the public good. The Court should ensure that copyright enforcement doesn’t jeopardize the internet access on which participation in modern life depends.</p>
<p>We’ll be watching closely as the Court considers this case. In the meantime, you can read our amicus brief <a href="https://www.eff.org/document/cox-v-sonyeff-amicus-brief">here</a>.</p>

</div>

          </article>
    </div><div>
          <h2>Join EFF Lists</h2>
        
    </div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Two Slice, a font that's only 2px tall (468 pts)]]></title>
            <link>https://joefatula.com/twoslice.html</link>
            <guid>45236263</guid>
            <pubDate>Sat, 13 Sep 2025 23:50:25 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://joefatula.com/twoslice.html">https://joefatula.com/twoslice.html</a>, See on <a href="https://news.ycombinator.com/item?id=45236263">Hacker News</a></p>
<div id="readability-page-1" class="page">
		
		<p>A font that's only 2px tall, and somewhat readable!  Uppercase and lowercase have some different variants, in case you find one more readable than the other.  Numbers (sort of) and some punctuation marks are included.</p>
		<p>You can probably read this, even if you wish you couldn't.<br>It tends to be easier to read at smaller sizes.</p>
		<p>Try it out below, or <a href="https://joefatula.com/assets/Two%20Slice.ttf">download it</a> (under <a href="https://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA</a> license, so you can use it commercially but you have to give credit).</p>
		
	
</div>]]></description>
        </item>
        <item>
            <title><![CDATA[Pass: Unix Password Manager (292 pts)]]></title>
            <link>https://www.passwordstore.org/</link>
            <guid>45236079</guid>
            <pubDate>Sat, 13 Sep 2025 23:16:40 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.passwordstore.org/">https://www.passwordstore.org/</a>, See on <a href="https://news.ycombinator.com/item?id=45236079">Hacker News</a></p>
<div id="readability-page-1" class="page"><section id="main_content_wrap">

<h2>Introducing <code>pass</code></h2>

<p>Password management should be simple and follow <a href="http://en.wikipedia.org/wiki/Unix_philosophy">Unix philosophy</a>. With <code>pass</code>, each password lives inside of a <a href="http://en.wikipedia.org/wiki/GNU_Privacy_Guard"><code>gpg</code></a> encrypted file whose filename is the title of the website or resource that requires the password. These encrypted files may be organized into meaningful folder hierarchies, copied from computer to computer, and, in general, manipulated using standard command line file management utilities.</p>

<p><code>pass</code> makes managing these individual password files extremely easy. All passwords live in <code>~/.password-store</code>, and <code>pass</code> provides some nice commands for adding, editing, generating, and retrieving passwords. It is a very short and simple shell script. It's capable of temporarily putting passwords on your clipboard and tracking password changes using <a href="http://en.wikipedia.org/wiki/Git_(software)"><code>git</code></a>.</p>

<p>You can edit the password store using ordinary unix shell commands alongside the <code>pass</code> command. There are no funky file formats or new paradigms to learn. There is <a href="http://en.wikipedia.org/wiki/Bash_(Unix_shell)">bash</a> <a href="http://en.wikipedia.org/wiki/Command-line_completion">completion</a> so that you can simply hit tab to fill in names and commands, as well as completion for <a href="http://en.wikipedia.org/wiki/Z_shell">zsh</a> and <a href="http://en.wikipedia.org/wiki/Friendly_interactive_shell">fish</a> available in the <a href="https://git.zx2c4.com/password-store/tree/src/completion">completion</a> folder. The <strong>very active community</strong> has produced many impressive <strong><a href="#other">clients and GUIs for other platforms</a></strong> as well as <strong><a href="#extensions">extensions</a></strong> for <code>pass</code> itself.</p>

<p>The <code>pass</code> command is extensively documented in its <a href="https://git.zx2c4.com/password-store/about/">man page</a>.</p>



<h3>Using the password store</h3>

<p>We can list all the existing passwords in the store:</p>

<pre><code>zx2c4@laptop ~ $ pass
Password Store
├── Business
│   ├── some-silly-business-site.com
│   └── another-business-site.net
├── Email
│   ├── donenfeld.com
│   └── zx2c4.com
└── France
    ├── bank
    ├── freebox
    └── mobilephone
</code></pre>

<p>And we can show passwords too:</p>

<pre><code>zx2c4@laptop ~ $ pass Email/zx2c4.com
sup3rh4x3rizmynam3
</code></pre>

<p>Or copy them to the clipboard:</p>

<pre><code>zx2c4@laptop ~ $ pass -c Email/zx2c4.com
Copied Email/jason@zx2c4.com to clipboard. Will clear in 45 seconds.
</code></pre>

<p>There will be a nice password input dialog using the standard <code>gpg-agent</code> (which can be configured to stay authenticated for several minutes), since all passwords are encrypted.</p>

<p>We can add existing passwords to the store with <code>insert</code>:</p>

<pre><code>zx2c4@laptop ~ $ pass insert Business/cheese-whiz-factory
Enter password for Business/cheese-whiz-factory: omg so much cheese what am i gonna do
</code></pre>

<p>This also handles multiline passwords or other data with <code>--multiline</code> or <code>-m</code>, and passwords can be edited in your default text editor using <code>pass edit pass-name</code>.</p>

<p>The utility can <code>generate</code> new passwords using <code>/dev/urandom</code> internally:</p>

<pre><code>zx2c4@laptop ~ $ pass generate Email/jasondonenfeld.com 15
The generated password to Email/jasondonenfeld.com is:
$(-QF&amp;Q=IN2nFBx
</code></pre>

<p>It's possible to generate passwords with no symbols using <code>--no-symbols</code> or <code>-n</code>, and we can copy it to the clipboard instead of displaying it at the console using <code>--clip</code> or <code>-c</code>.</p>

<p>And of course, passwords can be removed:</p>

<pre><code>zx2c4@laptop ~ $ pass rm Business/cheese-whiz-factory
rm: remove regular file ‘/home/zx2c4/.password-store/Business/cheese-whiz-factory.gpg’? y
removed ‘/home/zx2c4/.password-store/Business/cheese-whiz-factory.gpg’
</code></pre>

<p>If the password store is a git repository, since each manipulation creates a git commit, you can synchronize the password store using <code>pass git push</code> and <code>pass git pull</code>, which call <code>git-push</code> or <code>git-pull</code> on the store.</p>

<p>You can read more examples and more features in the <a href="https://git.zx2c4.com/password-store/about/">man page</a>.</p>

<h3>Setting it up</h3>

<p>To begin, there is a single command to initialize the password store:</p>

<pre><code>zx2c4@laptop ~ $ pass init "ZX2C4 Password Storage Key"
mkdir: created directory ‘/home/zx2c4/.password-store’
Password store initialized for ZX2C4 Password Storage Key.
</code></pre>

<p>Here, <code>ZX2C4 Password Storage Key</code> is the ID of my GPG key. You can use your standard GPG key or use an alternative one especially for the password store as shown above. Multiple GPG keys can be specified, for using pass in a team setting, and different folders can have different GPG keys, by using <code>-p</code>.</p>

<p>We can additionally initialize the password store as a git repository:</p>

<pre><code>zx2c4@laptop ~ $ pass git init
Initialized empty Git repository in /home/zx2c4/.password-store/.git/
zx2c4@laptop ~ $ pass git remote add origin kexec.com:pass-store
</code></pre>

<p>If a git repository is initialized, <code>pass</code> creates a git commit each time the password store is manipulated.</p>

<p>There is a more <a href="https://git.zx2c4.com/password-store/about/#EXTENDED%20GIT%20EXAMPLE">detailed initialization example</a> in the <a href="https://git.zx2c4.com/password-store/about/">man page</a>.</p>

<h2 id="download">Download</h2>

<p>The latest version is 1.7.4.</p>

<h3 id="deb">Ubuntu / Debian</h3>

<pre><code>$ sudo apt-get install pass</code></pre>

<h3 id="redhat">Fedora / RHEL</h3>

<pre><code>$ sudo yum install pass</code></pre>

<h3 id="suse">openSUSE</h3>

<pre><code>$ sudo zypper in password-store</code></pre>

<h3 id="gentoo">Gentoo</h3>

<pre><code># emerge -av pass</code></pre>

<h3 id="arch">Arch</h3>

<pre><code>$ pacman -S pass</code></pre>

<h3 id="macintosh">Macintosh</h3>

<p>The password store is available through the <a href="http://brew.sh/">Homebrew package manager</a>:</p>

<pre><code>$ brew install pass</code></pre>

<h3 id="freebsd">FreeBSD</h3>

<pre><code># pkg install password-store</code></pre>

<h3 id="tarball">Tarball</h3>

<ul>
<li><a href="https://git.zx2c4.com/password-store/snapshot/password-store-1.7.4.tar.xz">Version 1.7.4</a>
</li><li><a href="https://git.zx2c4.com/password-store/snapshot/password-store-master.tar.xz">Latest Git</a></li>
</ul>
The tarball contains a generic makefile, for which a simple <code>sudo make install</code> should do the trick.

<h3>Git Repository</h3>

<p>You may <a href="https://git.zx2c4.com/password-store/">browse the git repository</a> or clone the repo:
</p>

<pre><code>$ git clone https://git.zx2c4.com/password-store</code></pre>

<p>All releases are tagged, and the tags are signed with <a href="http://www.zx2c4.com/keys/AB9942E6D4A4CFC3412620A749FC7012A5DE03AE.asc">0xA5DE03AE</a>.</p>

<h2 id="organization">Data Organization</h2>

<h3>Usernames, Passwords, PINs, Websites, Metadata, et cetera</h3>

<p>The password store does not impose any particular schema or type of organization of your data, as it is simply a flat text file, which can contain arbitrary data. Though the most common case is storing a single password per entry, some power users find they would like to store more than just their password inside the password store, and additionally store answers to secret questions, website URLs, and other sensitive information or metadata. Since the password store does not impose a scheme of it's own, you can choose your own organization. There are many possibilities.</p>

<p>One approach is to use the multi-line functionality of pass (<code>--multiline</code> or <code>-m</code> in <code>insert</code>), and store the password itself on the first line of the file, and the additional information on subsequent lines. For example, <code>Amazon/bookreader</code> might look like this:</p>

<pre><code>Yw|ZSNH!}z"6{ym9pI
URL: *.amazon.com/*
Username: AmazonianChicken@example.com
Secret Question 1: What is your childhood best friend's most bizarre superhero fantasy? Oh god, Amazon, it's too awful to say...
Phone Support PIN #: 84719</code></pre>

<p><em>This is the preferred organzational scheme used by the author.</em> The <code>--clip</code> / <code>-c</code> options will only copy the first line of such a file to the clipboard, thereby making it easy to fetch the password for login forms, while retaining additional information in the same file.</p>

<p>Another approach is to use folders, and store each piece of data inside a file in that folder. For example <code>Amazon/bookreader/password</code> would hold bookreader's password inside the <code>Amazon/bookreader</code> directory, and <code>Amazon/bookreader/secretquestion1</code> would hold a secret question, and <code>Amazon/bookreader/sensitivecode</code> would hold something else related to bookreader's account. And yet another approach might be to store the password in <code>Amazon/bookreader</code> and the additional data in <code>Amazon/bookreader.meta</code>. And even another approach might be use multiline, as outlined above, but put the URL template in the filename instead of inside the file.</p>

<p>The point is, the possibilities here are extremely numerous, and there are many other organizational schemes not mentioned above; you have the freedom of choosing the one that fits your workflow best.</p>

<h3 id="extensions">Extensions for <code>pass</code></h3>
<p>In order to faciliate the large variety of uses users come up with, <code>pass</code> supports extensions. Extensions installed to <code>/usr/lib/password-store/extensions</code> (or some distro-specific variety of such) are always enabled. Extensions installed to <code>~/.password-store/.extensions/COMMAND.bash</code> are enabled if the <code>PASSWORD_STORE_ENABLE_EXTENSIONS</code> environment variable is <code>true</code> Read the <a href="https://git.zx2c4.com/password-store/about/">man page</a> for more details.</p>

<p>The community has produced many such extensions:</p>
<ul>
	<li><a href="https://github.com/roddhjav/pass-tomb#readme">pass-tomb</a>: manage your password store in a <a href="https://www.dyne.org/software/tomb/" target="_blank">Tomb</a></li>
	<li><a href="https://github.com/roddhjav/pass-update#readme">pass-update</a>: an easy flow for updating passwords</li>
	<li><a href="https://github.com/roddhjav/pass-import#readme">pass-import</a>: a generic importer tool from other password managers</li>
	<li><a href="https://github.com/palortoff/pass-extension-tail#readme">pass-extension-tail</a>: a way of printing only the tail of a file</li>
	<li><a href="https://github.com/palortoff/pass-extension-wclip#readme">pass-extension-wclip</a>: a plugin to use wclip on Windows</li>
	<li><a href="https://github.com/tadfisher/pass-otp#readme">pass-otp</a>: support for one-time-password (OTP) tokens</li>
</ul>

<h3 id="other">Compatible Clients</h3>
<p>The community has assembled an impressive list of clients and GUIs for various platforms:</p>

<ul>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/dmenu">passmenu</a>: an <strong>extremely useful and awesome</strong> dmenu script</li>
	<li><a href="http://qtpass.org/">qtpass</a>: cross-platform GUI client</li>
	<li><a href="https://github.com/zeapo/Android-Password-Store#readme">Android-Password-Store</a>: Android app</li>
	<li><a href="https://mssun.github.io/passforios/">passforios</a>: iOS app
	</li><li><a href="https://github.com/davidjb/pass-ios#readme">pass-ios</a>: (older) iOS app</li>
	<li><a href="https://github.com/jvenant/passff#readme">passff</a>: Firefox plugin</li>
	<li><a href="https://github.com/dannyvankooten/browserpass#readme">browserpass</a>: Chrome plugin</li>
	<li><a href="https://github.com/mbos/Pass4Win#readme">Pass4Win</a>: Windows client</li>
	<li><a href="https://github.com/Pext/pext_module_pass#readme">pext_module_pass</a>: module for <a target="_blank" href="https://pext.hackerchick.me/">Pext</a></li>
	<li><a href="https://github.com/cortex/gopass#readme">gopass</a>: Go GUI app</li>
	<li><a href="https://github.com/Kwpolska/upass#readme">upass</a>: interactive console UI</li>
	<li><a href="https://github.com/CGenie/alfred-pass#readme">alfred-pass</a>: Alfred integration</li>
	<li><a href="https://github.com/MatthewWest/pass-alfred#readme">pass-alfred</a>: Alfred integration</li>
	<li><a href="https://github.com/johanthoren/simple-pass-alfred">simple-pass-alfred</a>: Alfred integration</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/pass.applescript">pass.applescript</a>: OS X integration</li>
	<li><a href="https://github.com/languitar/pass-git-helper">pass-git-helper</a>: git credential integration</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/emacs">password-store.el</a>: an emacs package</li>
	<li><a href="https://hackage.haskell.org/package/xmonad-contrib-0.13/docs/XMonad-Prompt-Pass.html">XMonad.Prompt.Pass</a>: prompt for Xmonad</li>
</ul>

<h3 id="migration">Migrating to <code>pass</code></h3>
<p>To free password data from the clutches of other (bloated) password managers, various users have come up with different password store organizations that work best for them. Some users have contributed scripts to help import passwords from other programs:</p>

<ul>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/1password2pass.rb">1password2pass.rb</a>: imports 1Password txt or 1pif data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/keepassx2pass.py">keepassx2pass.py</a>: imports KeepassX XML data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/keepass2csv2pass.py">keepass2csv2pass.py</a>: imports Keepass2 CSV data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/keepass2pass.py">keepass2pass.py</a>: imports Keepass2 XML data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/fpm2pass.pl">fpm2pass.pl</a>: imports Figaro's Password Manager XML data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/lastpass2pass.rb">lastpass2pass.rb</a>: imports Lastpass CSV data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/kedpm2pass.py">kedpm2pass.py</a>: imports Ked Password Manager data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/revelation2pass.py">revelation2pass.py</a>: imports Revelation Password Manager data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/gorilla2pass.rb">gorilla2pass.rb</a>: imports Password Gorilla data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/pwsafe2pass.sh">pwsafe2pass.sh</a>: imports PWSafe data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/kwallet2pass.py">kwallet2pass.py</a>: imports KWallet data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/roboform2pass.rb">roboform2pass.rb</a>: imports Roboform data</li>
	<li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/password-exporter2pass.py">password-exporter2pass.py</a>: imports password-exporter data
	</li><li><a href="https://git.zx2c4.com/password-store/tree/contrib/importers/pwsafe2pass.py">pwsafe2pass.py</a>: imports pwsafe data
	</li><li><a href="https://github.com/Unode/firefox_decrypt/#readme">firefox_decrypt</a>: full blown Firefox password interface, which supports exporting to pass</li>
</ul>

<h2>Credit &amp; License</h2>

<p><code>pass</code> was written by <a href="mailto:Jason@zx2c4.com">Jason A. Donenfeld</a> of <a href="http://zx2c4.com/">zx2c4.com</a> and is licensed under the <a href="http://www.gnu.org/licenses/gpl-2.0.html">GPLv2</a>+.</p>

<h3>Contributing</h3>

<p>This is a very active project with a <a href="https://git.zx2c4.com/password-store/stats/?period=y&amp;ofs=-1">healthy dose of contributors</a>. The best way to contribute to the password store is to <a href="http://lists.zx2c4.com/listinfo.cgi/password-store-zx2c4.com">join the mailing list</a> and send git formatted patches. You may also join the discussion in <code>#pass</code> on Libera.Chat.</p>


      </section></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Will AI be the basis of many future industrial fortunes, or a net loser? (199 pts)]]></title>
            <link>https://joincolossus.com/article/ai-will-not-make-you-rich/</link>
            <guid>45235676</guid>
            <pubDate>Sat, 13 Sep 2025 22:01:35 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://joincolossus.com/article/ai-will-not-make-you-rich/">https://joincolossus.com/article/ai-will-not-make-you-rich/</a>, See on <a href="https://news.ycombinator.com/item?id=45235676">Hacker News</a></p>
<div id="readability-page-1" class="page"><div>
                        
<p><strong>Fortunes are made</strong> by entrepreneurs and investors when revolutionary technologies enable waves of innovative, investable companies. Think of the railroad, the Bessemer process, electric power, the internal combustion engine, or the microprocessor—each of which, like a stray spark in a fireworks factory, set off decades of follow-on innovations, permeated every part of society, and catapulted a new set of inventors and investors into power, influence, and wealth.</p>



<p>Yet some technological innovations, though societally transformative, generate little in the way of new wealth; instead, they reinforce the status quo. Fifteen years before the microprocessor, another revolutionary idea, shipping containerization, arrived at a less propitious time, when technological advancement was a Red Queen’s race, and inventors and investors were left no better off for non-stop running.</p>



<p>Anyone who invests in the <em>new</em> new thing must answer two questions: First, how much value will this innovation create? And second, who will capture it? Information and communication technology (ICT) was a revolution whose value was captured by startups and led to thousands of newly rich founders, employees, and investors. In contrast, shipping containerization was a revolution whose value was spread so thin that in the end, it made only a single founder temporarily rich and only a single investor a little bit richer.</p>



<p>Is generative AI more like the former or the latter? Will it be the basis of many future industrial fortunes, or a net loser for the investment community as a whole, with a few zero-sum winners here and there?</p>



<p>There are ways to make money investing in the fruits of AI, but they will depend on assuming the latter—that it is once again a less propitious time for inventors and investors, that AI model builders and application companies will eventually compete each other into an oligopoly, and that the gains from AI will accrue not to its builders but to customers. A lot of the money pouring into AI is therefore being invested in the wrong places, and aside from a couple of lucky early investors, those who make money will be the ones with the foresight to get out early.</p>



    




<p><strong>The microprocessor was revolutionary</strong>, but the people who invented it at Intel in 1971 did not see it that way—they just wanted to avoid designing desktop calculator chipsets from scratch every time. But outsiders realized they could use the microprocessor to build their own personal computers, and enthusiasts did. Thousands of tinkerers found configurations and uses that Intel never dreamed of. This distributed and permissionless invention kicked off a “great surge of development,” as the economist Carlota Perez calls it, triggered by technology but driven by economic and societal forces.<sup id="article-ref-1"><a href="#ref-1">[1]</a></sup></p>



<p>There was no real demand for personal computers in the early 1970s; they were expensive toys. But the experimenters laid the technical groundwork and built a community. Then, around 1975, a step-change in the cost of microprocessors made the personal computer market viable. The Intel 8080 had an initial list price of $360 ($2,300 in today’s dollars). MITS could barely turn a profit on its Altair at a bulk price of $75 each ($490 today). But when MOS Technologies started selling its 6502 for $25 ($150 today), Steve Wozniak could afford to build a prototype Apple. The 6502 and the similarly priced Zilog Z80 forced Intel’s prices down. The nascent PC community started spawning entrepreneurs and a score of companies appeared, each with a slightly different product.</p>



<p>You couldn’t have known in the mid-1970s that the PC (and PC-like products, such as ATMs, POS terminals, smartphones, etc.) would revolutionize everything. While Steve Jobs was telling investors that every household would someday have a personal computer (a wild underestimate, as it turned out), others questioned the need for personal computers at all. As late as 1979, Apple’s ads didn’t tell you what a personal computer could do—it <em>asked</em> what you did with it.<sup id="article-ref-2"><a href="#ref-2">[2]</a></sup> The established computer manufacturers (IBM, HP, DEC) had no interest in a product their customers weren’t asking for. Nobody “needed” a computer, and so PCs weren’t bought—they were sold. Flashy startups like Apple and Sinclair used hype to get noticed, while companies with footholds in consumer electronics like Atari, Commodore, and Tandy/RadioShack used strong retail connections to put their PCs in front of potential customers.&nbsp;</p>



        <div>
            <p><img fetchpriority="high" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/Apple-ad.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/Apple-ad.jpg 550w, https://joincolossus.com/wp-content/uploads/2025/08/Apple-ad-402x531.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/Apple-ad-462x610.jpg 462w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="550" height="726">
            </p>

            
                    </div>

    



<p>The market grew slowly at first, accelerating only as experiments led to practical applications like the spreadsheet, introduced in 1979. As use grew, observation of use caused a reduction in uncertainty, leading to more adoption in a self-reinforcing cycle. This kind of gathering momentum takes time in every technological wave: It took almost 30 years for electricity to reach half of American households, for example, and it took about the same amount of time for personal computers.<sup id="article-ref-3"><a href="#ref-3">[3]</a></sup> When a technological revolution changes everything, it takes a huge amount of innovation, investment, storytelling, time, and plain old work. It also sucks up all the money and talent available. Like Kuhn’s paradigms in science, any technology not part of the wave’s techno-economic paradigm will seem like a sideshow.<sup id="article-ref-4"><a href="#ref-4">[4]</a></sup></p>



        <div>
            <p><img decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-402x207.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-462x238.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-662x341.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-722x371.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-982x505.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-1032x531.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG1-RGB-V3-1402x721.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="851">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-3"><a href="#ref-3">[3]</a></sup></p>
                    </div>

    



<p>The nascent growth of PCs attracted investors—venture capitalists—who started making risky bets on new companies. This development incentivized more inventors, entrepreneurs, and researchers, which in turn drew in more speculative capital.</p>



<p>Companies like IBM, the computing behemoth before the PC, saw poor relative performance. They didn’t believe the PC could survive long enough to become capable in their market and didn’t care about new, small markets that wanted a cheaper solution.</p>



<p>Retroactively, we give the PC pioneers the powers of prophets rather than visionaries. But at the time, nobody outside of a small group of early adopters paid any attention. Establishment media like <em>The New York Times</em> didn’t take the PC seriously until after IBM’s was introduced in August 1981. In the entire year of 1976, when Apple Computer was founded, the <em>NYT</em> mentioned PCs only four times.<sup id="article-ref-5"><a href="#ref-5">[5]</a></sup> Apparently, only the crazy ones, the misfits, the rebels, and the troublemakers were paying attention.</p>



        <div>
            <p><img decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2.jpg 1655w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-402x207.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-462x238.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-662x340.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-722x371.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-982x505.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-1032x531.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG2-RGB-V2-1402x721.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1655" height="851">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-5"><a href="#ref-5">[5]</a></sup></p>
                    </div>

    



<p>It’s the element of surprise that should strike us most forcefully when we compare the early days of the computer revolution to today. No one took note of personal computers in the 1970s. In 2025, AI is all we seem to talk about.</p>



    




<p><strong>Big companies hate surprises.</strong> That’s why uncertainty makes a perfect moat for startups. Apple would never have survived IBM entering the market in 1979, and only lived to compete another day after raising $100 million in its 1980 IPO. It was the only remaining competitor after the IBM-induced winnowing.<sup id="article-ref-6"><a href="#ref-6">[6]</a></sup></p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-402x305.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-462x350.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-662x502.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-722x547.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-982x744.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-1032x782.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG3-RGB-V3-1402x1062.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="1253">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-6"><a href="#ref-6">[6]</a></sup></p>
                    </div>

    



<p>As the tech took hold and started to show promise, innovations in software, memory, and peripherals like floppy disk drives and modems joined it. They reinforced one another, with each advance putting pressure on the technologies adjacent to it. When any part of the system held back the other parts, investors rushed to fund that sector. As increases in PC memory allowed more complicated software, for example, there became a need for more external storage, which caused VC Dave Marquardt to invest in disk drive manufacturer Seagate in 1980. Seagate gave Marquardt a 40x return when it went public in 1981. Other investors noticed, and some $270 million was plowed into the industry in the following three years.<sup id="article-ref-7"><a href="#ref-7">[7]</a></sup></p>



<p>Money also poured into the underlying infrastructure—fiber optic networks, chip making, etc.—so that capacity was never a bottleneck. Companies which used the new technological system to outperform incumbents began to take market share, and even staid competitors realized they needed to adopt the new thing or die. The hype became a froth which became an investment bubble: the dot-com frenzy of the late 1990s. The ICT wave was therefore similar to previous ones—like the investment mania of the 1830s and the Roaring ‘20s, which followed the infrastructure buildout of canals and railways, respectively—in which the human response to each stage predictably generated the next.</p>



<p>When the dot-com bubble popped, society found it disapproved of the excesses in the sector and governments found they had the popular support to reassert authority over the tech companies and their investors. This put a brake on the madness. Instead of the reckless innovation of the bubble, companies started to expand into proven markets, and financiers moved from speculating to investing. Entrepreneurs began to focus on finding applications rather than on innovating the underlying technologies. Technological improvements continued, but change became more evolutionary than revolutionary.</p>



<p>As change slowed, companies gained the confidence to invest for the longer term. They began to combine various parts of the system in new ways to create value for a wider group of users. The massive overbuilding of fiber optic telecom networks and other infrastructure during the frenzy left plenty of cheap capacity, keeping the costs of expansion down. It was a great time to be a businessperson and investor.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-402x295.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-462x339.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-662x486.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-722x530.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-982x721.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-1032x758.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG4-RGB-V3-1402x1030.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="1215">
            </p>

            
                    </div>

    



<p>In contrast, society did not need a bubble to pop to start excoriating AI. Given that the backlash to tech has been going on for a decade, this seems normal to us. But the AI backlash differs from the general high regard, earlier in the cycle, enjoyed by the likes of Bill Gates, Steve Jobs, Jeff Bezos, and others who built big tech businesses. The world hates change, and only gave tech a pass in the ‘80s and ‘90s because it all still seemed reversible: it could be made to go away if it turned out badly. This gave the early computer innovators some leeway to experiment. Now that everyone knows computers are here to stay, AI is not allowed the same wait-and-see attitude. It is seen as <em>part</em> of the ICT revolution.</p>



    




<p><strong>Perez, the economist</strong>, breaks each technological wave into four predictable phases: irruption, frenzy, synergy, and maturity. Each has a characteristic investment profile.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-402x185.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-462x212.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-662x304.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-722x332.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-982x451.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-1032x474.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG5-RGB-V3-1402x644.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="760">
            </p>

            
                    </div>

    



<p>The middle two, frenzy and synergy, are the easy ones for investors. Frenzy is when everyone piles in and investors are rewarded for taking big risks on unproven ideas, culminating in the bubble, when paper profits disappear. When rationality returns, the synergy phase begins, as companies make their products usable and productive for a wide array of users. Synergy pays those who are patient, picky, and can bring more than just money to the table.</p>



<p>Irruption and maturity are more difficult to invest in.</p>



<p>Investing in the 1970s was harder than it might look in hindsight. To invest from 1971 through 1975, you had to be either a true believer or a conglomerator with a knuckle-headed diversification strategy. Intel was a great investment, though it looked at first like a previous-wave electronics company. MOS Technologies was founded in 1969 to compete with Texas Instruments but sold a majority of itself to Allen-Bradley to stay afloat. Zilog was funded in 1975 by Exxon (Exxon!). Apple was a great investment, but it had none of the hallmarks of what VCs look for, as the PC was still a solution in search of a problem.</p>



<p>It was later irruption, in the early 1980s, when great opportunities proliferated: PC makers (Compaq, Dell), software and operating systems (Microsoft, Electronic Arts, Adobe), peripherals (Seagate), workstations (Sun), and computer stores (Businessland), among others. If you invested in the winners, you did well. But there was still more money than ideas, which meant that it was no golden age for investing. By 1983, there were more than 70 companies competing in the disk drive sector alone, and valuations collapsed. There were plenty of people whose fortunes were established in the 1970s and 1980s, and many VCs made their names in that era. But the biggest advantage to being an irruption-stage investor was building institutional knowledge to invest early and well in the frenzy and synergy phases.</p>



<p>Investing in the maturity phase is even more difficult. In irruption, it’s hard to see what will happen; in maturity, nothing much happens at all. The uncertainty about what will work and how customers and society will react is almost gone. Things are predictable, and everyone acts predictably.</p>



<p>The lack of dynamism allows the successful synergy companies to remain entrenched (see: the Nifty 50 and FAANG), but growth becomes harder. They start to enter each other’s markets, conglomerate, raise prices, and cut costs. The era of products priced to entice new customers ends, and quality suffers. The big companies continue to embrace the idea of revolutionary innovation, but feel the need to control how their advances are used. R&amp;D spending is redirected from product and process innovation toward increasingly fruitless attempts to find ways to extend the current paradigm. Companies frame this as a drive to win, but it’s really a fear of losing.</p>



<p>Innovation can happen during maturity, sometimes spectacularly. But because these innovations only find support if they fit into the current wave’s paradigm, they are easily captured in the dominant companies’ gravity wells. This means making money as an entrepreneur or investor in them is almost impossible. Generative AI is clearly being captured by the dominant ICT companies, which raises the question of whether this time will be different for inventors and investors—a different question from whether AI itself is a revolutionary technology.</p>



    




<p><strong>Shipping containerization was a late-wave</strong> innovation that changed the world, kicked off our modern era of globalization, resulted in profound changes to society and the economy, and contributed to rapid growth in well-being. But there were, perhaps, only one or two people who made real money investing in it.</p>



<p>The year 1956 was late in the previous wave. But that year, the company soon to be known as SeaLand revolutionized freight shipping with the launch of the first containership, the Ideal-X. SeaLand’s founder, Malcom McLean, had an epiphany that the job to be done by truckers, railroads, and shipping lines was to move goods from shipper to destination, not to drive trucks, fill boxcars, or lade boats. SeaLand allowed freight to transfer seamlessly from one mode to another, saving time, making shipping more predictable, and cutting costs—both the costs of loading, unloading, and reloading, and the cost of a ship sitting idly in port as it was loaded and unloaded.<sup id="article-ref-8"><a href="#ref-8">[8]</a></sup></p>



<p>The benefits of containerization, if it could be made to happen, were obvious. Everybody could see the efficiencies, and customers don’t care how something gets to where they can buy it, as long as it does. But longshoremen would lose work, politicians would lose the votes of those who lost work, port authorities would lose the support of the politicians, federal regulators would be blamed for adverse consequences, railroads might lose freight to shipping lines, shipping lines might lose freight to new shipping lines, and it would all cost a mint. Most thought McLean would never be able to make it work.</p>



<p>McLean squeezed through the cracks of the opposition he faced. He bought and retrofitted war surplus ships, lowering costs. He went after the coastal shipping trade, a dying business in the age of the new interstates, to avoid competition. He set up shop in Newark, NJ, rather than the shipping hub of Hell’s Kitchen, to get buy-in from the port authority and avoid Manhattan congestion. And he made a deal with the New York longshoremen’s union, which was only possible because he was a small player whom they figured was not a threat.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-402x230.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-462x264.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-662x379.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-722x413.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-982x562.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-1032x590.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG6-RGB-V3-1402x802.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="946">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-10"><a href="#ref-10">[10]</a></sup></p>
                    </div>

    



<p>But competitors and regulators moved too quickly for McLean to seize the few barriers to entry that might have been available to him: domination of the ports, exclusive agreements with shippers or other forms of transportation, standardization on proprietary technology, etc.<sup id="article-ref-9"><a href="#ref-9">[9]</a></sup> When it started to look like it might work, around 1965, the obvious advantages of containerization meant that every large shipping line entered the business, and competition took off. Even though containerized freight was less than 1% of total trade by 1968, the number of containerships was already ramping fast.<sup id="article-ref-10"><a href="#ref-10">[10]</a></sup> Capacity outstripped demand for years.&nbsp;</p>



<p>The increase in competition led to a rate war, which led to squeezed profits, which in turn led to consolidation and cartels. Meanwhile, the cost of building ever-larger container ships and the port facilities to deal with them meant the business became hugely capital intensive. McLean saw the writing on the wall and sold SeaLand to R.J. Reynolds in January 1969. He was, perhaps, the only entrepreneur to get out unscathed.</p>



<p>It took a long time for the end-to-end vision to be realized. But around 1980, a dramatic drop began in the cost of sea freight.<sup id="article-ref-11"><a href="#ref-11">[11]</a></sup> This contributed to a boom in international trade<sup id="article-ref-12"><a href="#ref-12">[12]</a></sup> and allowed manufacturers to move away from higher-wage to lower-wage countries, making containerization irreversible.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B.jpg 1655w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-402x236.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-462x271.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-662x388.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-722x424.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-982x576.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-1032x605.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG7-RGB-V2B-1402x823.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1655" height="971">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-11"><a href="#ref-11">[11]</a></sup></p>
                    </div>

    



<p>Some people did make money, of course; someone always does. McLean did, as did shipping magnate Daniel Ludwig, who had invested $8.5 million in SeaLand’s predecessor, McLean Industries, at $8.50 per share in 1965 and sold in 1969 for $50 per share.<sup id="article-ref-13"><a href="#ref-13">[13]</a></sup> Shipbuilders made money, too: between 1967 and 1972, some $10 billion ($80 billion in 2025 dollars) was spent building containerships. The contractors that built the new container ports also made money. And, later, shipping lines that consolidated and dominated the business, like Maersk and Evergreen, became very large. But, “for R.J. Reynolds, and for other companies that had chased fast growth by buying into container shipping in the late 1960s, their investments brought little but disappointment.”<sup id="article-ref-14"><a href="#ref-14">[14]</a></sup> Aside from McLean and Ludwig, it is hard to find anyone who became rich from containerization itself, because competition and capex costs made it hard to grow fast or achieve high margins.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3.jpg 1655w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-402x320.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-462x368.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-662x527.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-722x575.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-982x782.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-1032x822.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG8-RGB-V3-1402x1117.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1655" height="1318">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-12"><a href="#ref-12">[12]</a></sup></p>
                    </div>

    



<p>The business ended up being dominated primarily by the previous incumbents, and the margins went to the companies shipping goods, not the ones they shipped through. Companies like IKEA benefited from cheap shipping, going from a provincial Scandinavian company in 1972 to the world’s largest furniture retailer by 2008; container shipping was a perfect fit for IKEA’s flat-pack furniture. Others, like Walmart, used the predictability enabled by containerization to lower inventory and its associated costs.</p>



<p>With hindsight, it’s easy to see how you could have invested in containerization: not in the container shipping industry itself, but in the industries that benefited from containerization. But even here, the success of companies like Walmart, Costco, and Target was coupled with the failure of others. The fallout from containerization set Sears and Woolworth on downward spirals, put the final nail in the coffin of Montgomery Ward and A&amp;P, and drove Macy’s into bankruptcy before it was rescued and downsized by Federated. Meanwhile, in North Carolina, “the furniture capital of the world,” furniture makers tried to compete with IKEA by importing cheap pieces from China. They ended up being replaced by their suppliers.<sup id="article-ref-15"><a href="#ref-15">[15]</a></sup></p>



<p>If there had been more time to build moats, there might have been a few dominant containerization companies, and the people behind them would be at the top of the Forbes 400, while their investors would be legendary. But moats take time to build and, unlike the personal computer, the adoption of containerization wasn’t a surprise—every business with interests at stake had a strategic plan immediately.</p>



<p>The economist Joseph Schumpeter said “perfect competition is and always has been temporarily suspended whenever anything new is being introduced.”<sup id="article-ref-16"><a href="#ref-16">[16]</a></sup> But containerization shows this isn’t true at the <em>end</em> of tech waves. And because there is no economic profit during perfect competition, there is no money to be made by innovators during maturity. Like containerization, the introduction of AI did not lead to a period of protected profits for its innovators. It led to an immediate competitive free-for-all.</p>



    




<p><strong>Let’s grant that generative AI is revolutionary</strong> (but also that, as is becoming increasingly clear, this particular tech is now already in an evolutionary stage). It will create a lot of value for the economy, and investors hope to capture some of it. When, who, and how depends on whether AI is the end of the ICT wave, or the beginning of a new one.&nbsp;</p>



<p>If AI had started a new wave, there would have been an extended period of uncertainty and experimentation. There would have been a population of early adopters experimenting with their own models. When thousands or millions of tinkerers use the tech to solve problems in entirely new ways, its uses proliferate. But because they are using models owned by the big AI companies, their ability to fully experiment is limited to what’s allowed by the incumbents, who have no desire to permit an extended challenge to the status quo.</p>



<p>This doesn’t mean AI <em>can’t</em> start the next technological revolution. It might, if experimentation becomes cheap, distributed and permissionless—like Wozniak cobbling together computers in his garage, Ford building his first internal combustion engine in his kitchen, or Trevithick building his high-pressure steam engine as soon as James Watt’s patents expired. When any would-be innovator can build and train an LLM on their laptop and put it to use in any way their imagination dictates, it might be the seed of the next big set of changes—something revolutionary rather than evolutionary. But until and unless that happens, there can be no irruption.</p>



<p>AI is instead the epitome of the ICT wave. The computing visionaries of the 1960s set out to build a machine that could think, which their successors eventually did, by extending gains in algorithms, chips, data, and data center infrastructure. Like containerization, AI is an extension of something that came before, and therefore no one is surprised by what it can and will do. In the 1970s, it took time for people to wrap their heads around the desirability of powerful and ubiquitous computing. But in 2025, machines that think better than previous machines are easy for people to understand.</p>



<p>Consider the extent to which the progress of AI rhymes with the business evolution of containerization:</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-402x339.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-462x389.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-662x558.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-722x608.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-982x827.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-1032x869.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG9-RGB-V2-1402x1181.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="1393">
            </p>

            
                    </div>

    



<p>In the “AI rhymes” column, the first four items are already underway. How you should invest depends on whether you believe Nos. 5–7 are next.</p>



    




<p><strong>Economists are predicting that</strong> AI will increase global GDP somewhere between 1%<sup id="article-ref-17"><a href="#ref-17">[17]</a></sup> to more than 7%<sup id="article-ref-18"><a href="#ref-18">[18]</a></sup> over the next decade, which is $1–7 trillion of new value created. The big question is where that money will stick as it flows through the value chain.</p>



<p>Most AI market overviews have a score or more categories, breaking each of them into customer and industry served. But these will change dramatically over the next few years. You could, instead, just follow the money to simplify the taxonomy of companies:</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2.jpg 1654w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-402x101.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-462x116.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-662x166.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-722x181.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-982x246.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-1032x258.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG10-RGB-V2-1402x351.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1654" height="414">
            </p>

            
                    </div>

    



<p>What the history of containerization suggests is that, if you aren’t already an investor in a model company, you shouldn’t bother. Sam Altman and a few other early movers may make a fortune, as McLean and Ludwig did. But the huge costs of building and running a model, coupled with intense competition, means there will, in the end, be only a few companies, each funded and owned by the largest tech companies. If you’re already an investor, congratulations: There will be consolidation, so you might get an exit.</p>



<p>Domain-specific models—like Cursor or Harvey—will be part of the consolidation. These are probably the most valuable models. But fine-tuning is relatively cheap, and there are big economies of scope. On the other hand, just as Google had to buy Invite Media in 2010 to figure out how to sell to ad agencies, domain-specific model companies that have earned the trust of their customers will be prime acquisition targets. And although it seems possible that models which generate things other than language—like Midjourney or Runway—might use their somewhat different architecture to carve out a separate technological path, the LLM companies have easily entered this space as well. Whether this applies to companies like Osmo remains to be seen.</p>



<p>While it’s too late to invest in the model companies, the profusion of those using the models to solve specific problems is ongoing: Perplexity, InflectionAI, Writer, Abridge, and a hundred others. But if any of these become very valuable, the model companies will take their earnings, either through discriminatory pricing or vertical integration. Success, in other words, will mean defeat—always a bad thesis. At some point, model companies and app companies will converge: There will simply be AI companies, and only a few of them. There will be some winners, as always, but investments in the app layer as a whole will lose money.&nbsp;</p>



<p>The same caveat applies, however: If an app company can build a customer base or an amazing team, it might be acquired. But these companies aren’t really technology companies at all; they are building a market on spec and have to be priced as such. A further caveat is that there will be investors who make a killing arbitraging FOMO-panicked acquirors willing to massively overpay. But this is not really “investing.”</p>



<p>There might be an investment opportunity in companies that manage the interface between the AI giants and their customers, or protect company data from the model companies—like Hugging Face or Glean—because these businesses are by nature independent of the models. But no analogue in the post-containerization shipping market became very large. Even the successful intermediation companies in the AI space will likely end up mid-sized because the model companies will not allow them to gain strategic leverage—another consequence of the absence of surprise.</p>



    




<p><strong>When an industry is going to be big</strong> but there is uncertainty about how it will play out, it often makes sense to swim upstream to the industry’s suppliers. In the case of AI, this means the chip providers, data companies, and cloud/data center companies: SambaNova, Scale AI, and Lambda, as well as those that have been around for a long time, like Nvidia and Bloomberg.</p>



<p>The case for data is mixed. General data—i.e., things most people know, including everything anyone knew more than, say, 10 years ago, and most of what was learned after that—is a commodity. There may be room for a few companies to do the grunt work of collating and tagging it, but since the collating and tagging might best be done by AI itself, there will not be a lot of pricing leverage. Domain-specific models will need specialist data, and other models will try to answer questions about the current moment. Specific, timely, and hard to reproduce data will be valuable. This is not a new market, of course—Bloomberg and others have done well by it. A more concentrated customer base will lower prices for this data, while wider use will raise revenues. On balance, this will probably be a plus for the industry, though not a huge one. There will be new companies built, but only a couple worth investing in.</p>



<p>The high capex of AI companies will primarily be spent with the infrastructure companies. These companies are already valued with this expectation, so there won’t be an upside surprise. But consider that shipbuilding benefited from containerization from 1965 until demand collapsed after about 1973.<sup id="article-ref-19"><a href="#ref-19">[19]</a></sup> If AI companies consolidate or otherwise act in concert, even a slight downturn that forces them to conserve cash could turn into a serious, sudden, and long-lasting decline in infrastructure spending. This would leave companies like Nvidia and its emerging competitors—who must all make long-term commitments to suppliers and for capacity expansion—unable to lower costs to match the new, smaller market size. Companies priced for an s-curve are overpriced if there’s a peak and decline.</p>



        <div>
            <p><img loading="lazy" decoding="async" src="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1.jpg" srcset="https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1.jpg 1655w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-402x320.jpg 402w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-462x368.jpg 462w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-662x527.jpg 662w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-722x575.jpg 722w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-982x782.jpg 982w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-1032x822.jpg 1032w, https://joincolossus.com/wp-content/uploads/2025/08/RESEARCH-FIG11-RGB-1-1402x1117.jpg 1402w" sizes="(min-width: 980px) 60vw, 100vw" alt="" width="1655" height="1318">
            </p>

            
                            <p><em>Source</em>: <sup id="article-ref-19"><a href="#ref-19">[19]</a></sup></p>
                    </div>

    



<p>All of which means that investors shouldn’t swim upstream, but fish downstream: companies whose products rely on achieving high-quality results from somewhat ambiguous information will see increased productivity and higher profits. These sectors include professional services, healthcare, education, financial services, and creative services, which together account for between a third and a half of global GDP and have not seen much increased productivity from automation. AI can help lower costs, but as with containerization, how individual businesses incorporate lower costs into their strategies—and what they decide to do with the savings—will determine success. To put it bluntly, using cost savings to increase profits rather than grow revenue is a loser’s game.</p>



<p>The companies that will benefit most rapidly are those whose strategies are already conditional on lowering costs. IKEA’s longtime strategy was to sell quality furniture for low prices and make it up on volume. After containerization made it possible for them to go worldwide, IKEA became the world’s largest retailer and Ingvar Kamprad (the IK of IKEA) became a billionaire. Similarly, Walmart, whose strategy was high volume and low prices in underserved markets, benefited from both cost savings and just-in-time supply chains, allowing increased product variety and lower inventory costs.</p>



<p>Today’s knowledge-work companies that already prioritize the same values are the least risky way to bet on AI, but new companies will form or re-form with a high-volume, low-cost strategy, just as Costco did in the early 1980s. New companies will compete with the incumbents, but with a clean slate and hindsight. Regardless, there are few barriers to entry, so each of these firms will face stiff competition and operate in fragmented markets. Experienced management and flawless execution will be key.</p>



<p>Being an entrepreneur will be a fabulous proposition in these sectors. Being an investor will be harder. Companies will not need much private capital—IKEA never needed to raise risk capital, and Costco raised only one round in 1983 before going public in 1985—because implementing cost-savings technology is not capital intensive. As with containerization, there will be a long lag between technology trigger and the best investments. The opportunities will be later.</p>



<p>Stock pickers will also make money, but they need to be choosy. At the high end of projections, an additional 7% in GDP growth over ten years within one third of the economy gives a tailwind of only about 2% per year to these companies—even less if productivity growth from older ICT products abates. The primary value shift will be to companies that are embracing the strategic implications of AI from companies that are not, the way Walmart benefited from Sears, which took advantage of cheaper goods prices but did not reinvent itself.</p>



<p>Consumers, however, will be the biggest beneficiaries. Previous waves of mechanization benefited labor productivity in manufacturing, driving prices down and saving consumers money. But increased labor productivity in manufacturing also led to higher manufacturing wages. Wages in services businesses had to rise to compete, even though these businesses did not benefit from productivity gains. This caused the price of services to rise.<sup id="article-ref-20"><a href="#ref-20">[20]</a></sup> The share of household spending on food and clothing went from 55% in 1918 to 16% in 2023,<sup id="article-ref-21"><a href="#ref-21">[21]</a></sup> but the cost of knowledge-intensive services like healthcare and education have grown well above inflation.&nbsp;</p>



<p>Something similar will happen with AI: Knowledge-intensive services will get cheaper, allowing consumers to buy more of them, while services that require person-to-person interaction will get more expensive, taking up a greater percentage of household spending. This points to obvious opportunities in both. But the big news is that most of the new value created by AI will be captured by consumers, who should see a wider variety of knowledge-intensive goods at reasonable prices, and wider and more affordable access to services like medical care, education, and advice.</p>



    




<p><strong>There is nothing better than the beginning of a new wave</strong>, when the opportunities to envision, invent, and build world-changing companies leads to money, fame, and glory. But there is nothing more dangerous for investors and entrepreneurs than wishful thinking. The lessons learned from investing in tech over the last 50 years are not the right ones to apply now. The way to invest in AI is to think through the implications of knowledge workers becoming more efficient, to imagine what markets this efficiency unlocks, and to invest in those. For decades, the way to make money was to bet on what the new thing was. Now, you have to bet on the opportunities it opens up.</p>



    




<p><strong>Jerry Neumann</strong> is a retired venture investor, writing and teaching about innovation.</p>



    

                    </div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[Myocardial infarction may be an infectious disease (476 pts)]]></title>
            <link>https://www.tuni.fi/en/news/myocardial-infarction-may-be-infectious-disease</link>
            <guid>45235648</guid>
            <pubDate>Sat, 13 Sep 2025 21:55:42 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://www.tuni.fi/en/news/myocardial-infarction-may-be-infectious-disease">https://www.tuni.fi/en/news/myocardial-infarction-may-be-infectious-disease</a>, See on <a href="https://news.ycombinator.com/item?id=45235648">Hacker News</a></p>
<div id="readability-page-1" class="page"><p><span>A pioneering study by researchers from Finland and the UK has demonstrated for the first time that myocardial infarction may be an infectious disease. This discovery challenges the conventional understanding of the pathogenesis of myocardial infarction and opens new avenues for treatment, diagnostics, and even vaccine development.</span></p><div color="brand-purple"><p>According to the recently published research, an infection may trigger myocardial infarction. Using a range of advanced methodologies, the research found that, in coronary artery disease, atherosclerotic plaques containing cholesterol may harbour a gelatinous, asymptomatic biofilm formed by bacteria over years or even decades. Dormant bacteria within the biofilm remain shielded from both the patient’s immune system and antibiotics because they cannot penetrate the biofilm matrix.</p><p>A viral infection or another external trigger may activate the biofilm, leading to the proliferation of bacteria and an inflammatory response. The inflammation can cause a rupture in the fibrous cap of the plaque, resulting in thrombus formation and ultimately myocardial infarction.</p><p>Professor <strong>Pekka Karhunen</strong>, who led the study, notes that until now, it was assumed that events leading to coronary artery disease were only initiated by oxidised low-density lipoprotein (LDL), which the body recognises as a foreign structure.</p><p>“Bacterial involvement in coronary artery disease has long been suspected, but direct and convincing evidence has been lacking. Our study demonstrated the presence of genetic material – DNA – from several oral bacteria inside atherosclerotic plaques,” Karhunen explains.</p><p>The findings were validated by developing an antibody targeted at the discovered bacteria, which unexpectedly revealed biofilm structures in arterial tissue. Bacteria released from the biofilm were observed in cases of myocardial infarction. The body’s immune system had responded to these bacteria, triggering inflammation which ruptured the cholesterol-laden plaque.</p><p>The observations pave the way for the development of novel diagnostic and therapeutic strategies for myocardial infarction. Furthermore, they advance the possibility of preventing coronary artery disease and myocardial infarction by vaccination.</p><p>The study was conducted by Tampere and Oulu Universities, Finnish Institute for Health and Welfare and the University of Oxford. Tissue samples were obtained from individuals who had died from sudden cardiac death, as well as from patients with atherosclerosis who were undergoing surgery to cleanse carotid and peripheral arteries.</p><p>The research is part of an extensive EU-funded cardiovascular research project involving 11 countries. Significant funding was also provided by the Finnish Foundation for Cardiovascular Research and Jane and Aatos Erkko Foundation.&nbsp;</p><p>The research article <em>Viridans Streptococcal Biofilm Evades Immune Detection and Contributes to Inflammation and Rupture of Atherosclerotic Plaques</em> was published in the Journal of the American Heart Association on 6 August 2025. <a href="https://doi.org/10.1161/JAHA.125.041521">Read the article online</a></p><h2><br>Further information</h2><p>Professor Pekka Karhunen<br>Faculty of Medicine and Health Technology<br>Tampere University<br><span><span>pekka.j.karhunen</span> [at] <span>tuni.fi</span><span> (pekka[dot]j[dot]karhunen[at]tuni[dot]fi)</span></span><br>Tel. +358 400 511361</p></div></div>]]></description>
        </item>
        <item>
            <title><![CDATA[AMD’s RDNA4 GPU architecture (158 pts)]]></title>
            <link>https://chipsandcheese.com/p/amds-rdna4-gpu-architecture-at-hot</link>
            <guid>45235293</guid>
            <pubDate>Sat, 13 Sep 2025 21:04:18 GMT</pubDate>
            <description><![CDATA[<p>URL: <a href="https://chipsandcheese.com/p/amds-rdna4-gpu-architecture-at-hot">https://chipsandcheese.com/p/amds-rdna4-gpu-architecture-at-hot</a>, See on <a href="https://news.ycombinator.com/item?id=45235293">Hacker News</a></p>
<div id="readability-page-1" class="page"><div dir="auto"><p>RDNA4 is AMD’s latest graphics-focused architecture, and fills out their RX 9000 line of discrete GPUs. AMD noted that creating a good gaming GPU requires understanding both current workloads, as well as taking into account what workloads might look like five years in the future. Thus AMD has been trying to improve efficiency across rasterization, compute, and raytracing. Machine learning has gained importance including in games, so AMD’s new GPU architecture caters to ML workloads as well.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!0Oe5!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!0Oe5!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 424w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 848w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 1272w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!0Oe5!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png" width="1456" height="815" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/b413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:815,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:false,&quot;topImage&quot;:true,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!0Oe5!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 424w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 848w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 1272w, https://substackcdn.com/image/fetch/$s_!0Oe5!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb413d308-0974-4b4c-856c-5c9ce4004982_1600x896.png 1456w" sizes="100vw" fetchpriority="high"></picture></div></a></figure></div><p>From AMD’s perspective, RDNA4 represents a large efficiency leap in raytracing and machine learning, while also improving on the rasterization front. Improved compression helps keep the graphics architecture fed. Outside of the GPU’s core graphics acceleration responsibility, RDNA4 brings improved media and display capabilities to round out the package.</p><p>The Media Engine provides hardware accelerated video encode and decode for a wide range of codecs. High end RDNA4 parts like the RX 9070XT have two media engines. RDNA4’s media engines feature faster decoding speed, helping save power during video playback by racing to idle. For video encoding, AMD targeted better quality in H.265, H.265, and AV1, especially in low latency encoding.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!aWeF!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!aWeF!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 424w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 848w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 1272w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!aWeF!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png" width="1456" height="817" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/b40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:817,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:false,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!aWeF!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 424w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 848w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 1272w, https://substackcdn.com/image/fetch/$s_!aWeF!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb40a4273-7bc3-4f30-a12b-b2b45c188113_1595x895.png 1456w" sizes="100vw"></picture></div></a></figure></div><p><span>Low latency encoder modes are mostly beneficial for streaming, where delays caused by the media engine ultimately translate to a delayed stream. Reducing latency can make quality optimizations more challenging. Video codecs strive to encode differences between frames to economize storage. Buffering up more frames gives the encoder more opportunities to look for similar content across frames, and lets it allocate more bitrate budget for difficult sequences. But buffering up frames introduces latency. Another challenge is some popular streaming platforms mainly </span><a href="https://help.twitch.tv/s/article/broadcasting-guidelines?language=en_US" rel="">use H.264</a><span>, an older codec that’s less efficient than AV1. Newer codecs are being tested, so the situation may start to change as the next few decades fly by. But for now, H.264 remains important due to its wide support.</span></p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!jr2M!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!jr2M!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 424w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 848w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 1272w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!jr2M!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png" width="1105" height="626" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/ad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:626,&quot;width&quot;:1105,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:false,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!jr2M!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 424w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 848w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 1272w, https://substackcdn.com/image/fetch/$s_!jr2M!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fad94c3c7-1aed-43fa-b21c-9fca5fcd44cd_1105x626.png 1456w" sizes="100vw"></picture></div></a></figure></div><p>Testing with an old gameplay clip from Elder Scrolls Online shows a clear advantage for RDNA4’s media engine when testing with the latency-constrained VBR mode and encoder tuned for low latency encoding (-usage lowlatency -rc vbr_latency). Netflix’s VMAF video quality metric gives higher scores for RDNA4 throughout the bitrate range. Closer inspection generally agrees with the VMAF metric.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Fz8q!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Fz8q!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 424w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 848w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 1272w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Fz8q!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png" width="901" height="365" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/eb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:365,&quot;width&quot;:901,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Fz8q!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 424w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 848w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 1272w, https://substackcdn.com/image/fetch/$s_!Fz8q!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Feb88e5ae-470a-4e05-b964-5befb82b248d_901x365.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p><span>RDNA4 does a better job preserving high contrast outlines. Differences are especially visible around text, which RDNA4 handles better than its predecessor while using a lower bitrate. Neither result looks great with such a close look, with blurred text on both examples and fine detail crushed in video encoding artifacts. But it’s worth remembering that the latency-constrained VBR mode uses a VBV buffer of </span><a href="https://github.com/GPUOpen-LibrariesAndSDKs/AMF/wiki/Rate-Control-Methods" rel="">up to three frames</a><span>, while higher latency modes can use VBV buffer sizes covering multiple seconds of video. Encoding speed has improved slightly as well, jumping from ~190 to ~200 FPS from RDNA3.5 to RDNA4.</span></p><p>The display engine fetches on-screen frame data from memory, composites it into a final image, and drives it to the display outputs. It’s a basic task that most people take for granted, but the display engine is also a good place to perform various image enhancements. A traditional example is using a lookup table to apply color correction. Enhancements at the display engine are invisible to user software, and are typically carried out in hardware with minimal power cost. On RDNA4, AMD added a “Radeon Image Sharpening” filter, letting the display engine sharpen the final image. Using dedicated hardware at the display engine instead of the GPU’s programmable shaders means that the sharpening filter won’t impact performance and can be carried out with better power efficiency. And, AMD doesn’t need to rely on game developers to implement the effect. Sharpening can even apply to the desktop, though I’m not sure why anyone would want that.</p><p>Power consumption is another important optimization area for display engines. Traditionally that’s been more of a concern for mobile products, where maximizing battery life under low load is a top priority. But RDNA4 has taken aim at multi-monitor idle power with its newer display engine. AMD’s presentation stated that they took advantage of variable refresh rates on FreeSync displays. They didn’t go into more detail, but it’s easy to imagine what AMD might be doing. High resolution and high refresh rate displays translate to high pixel rates. That in turn drives higher memory bandwidth demands. Dynamically lowering refresh rates could let RDNA4’s memory subsystem enter a low power state while still meeting refresh deadlines.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!5ZHj!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!5ZHj!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 424w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 848w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 1272w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!5ZHj!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png" width="591" height="140" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:140,&quot;width&quot;:591,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!5ZHj!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 424w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 848w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 1272w, https://substackcdn.com/image/fetch/$s_!5ZHj!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F21c6a4ce-ab6d-4e68-85c2-974f1928e10d_591x140.png 1456w" sizes="100vw" loading="lazy"></picture></div></a><figcaption>Power and GDDR6 data rates for various refresh rate combinations. AMD’s monitoring software (and others) read out extremely low memory clocks when the memory bus is able to idle, so those readings aren’t listed.</figcaption></figure></div><p>I have a RX 9070 hooked up to a Viotek GN24CW 1080P display via HDMI, and a MSI MAG271QX 1440P capable of refresh rates up to 360 Hz. The latter is connected via DisplayPort. The RX 9070 manages to keep memory at idle clocks even at high refresh rate settings. Moving the mouse causes the card to ramp up memory clocks and consume more power, hinting that RDNA4 is lowering refresh rates when screen contents don’t change. Additionally, RDNA4 gets an intermediate GDDR6 power state that lets it handle the 1080P 60 Hz + 1440P 240 Hz combination without going to maximum memory clocks. On RDNA2, it’s more of an all or nothing situation. The older card is more prone to ramping up memory clocks to handle high pixel rates, and power consumption remains high even when screen contents don’t change.</p><p>RDNA4’s Workgroup Processor retains the same high level layout as prior RDNA generations. However, it gets major improvements targeted towards raytracing, like improved raytracing units and wider BVH nodes, a dynamic register allocation mode, and a scheduler that no longer suffers false memory dependencies between waves. I covered those in previous articles. Besides those improvements, AMD’s presentation went over a couple other details worth discussing.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!sEei!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!sEei!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 424w, https://substackcdn.com/image/fetch/$s_!sEei!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 848w, https://substackcdn.com/image/fetch/$s_!sEei!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 1272w, https://substackcdn.com/image/fetch/$s_!sEei!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!sEei!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png" width="1456" height="814" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/8270e398-c426-486d-94e0-6819aa177a20_1600x895.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:814,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!sEei!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 424w, https://substackcdn.com/image/fetch/$s_!sEei!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 848w, https://substackcdn.com/image/fetch/$s_!sEei!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 1272w, https://substackcdn.com/image/fetch/$s_!sEei!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8270e398-c426-486d-94e0-6819aa177a20_1600x895.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>AMD has a long history of using a scalar unit to offload operations that are constant across a wave. Scalar offload saves power by avoiding redundant computation, and frees up the vector unit to increase performance in compute-bound sequences. RDNA4’s scalar unit gains a few floating point instructions, expanding scalar offload opportunities. This capability debuted on RDNA3.5, but RDNA4 brings it to discrete GPUs.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!kZ5z!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!kZ5z!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 424w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 848w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 1272w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!kZ5z!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png" width="926" height="546" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/b03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:546,&quot;width&quot;:926,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!kZ5z!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 424w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 848w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 1272w, https://substackcdn.com/image/fetch/$s_!kZ5z!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb03eff64-8afc-4928-bb6c-2e0f3f17c133_926x546.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>While not discussed in AMD’s presentation, scalar offload can bring additional performance benefits because scalar instructions sometimes have lower latency than their vector counterparts. Most basic vector instructions on RDNA4 have 5 cycle latency. FP32 adds and multiples on the scalar unit have 4 cycle latency. The biggest latency benefits still come from offloading integer operations though.</p><p>GPUs use barriers to synchronize threads and enforce memory ordering. For example, a s_barrier instruction on older AMD GPUs would cause a thread to wait until all of its peers in the workgroup also reached the s_barrier instruction. Barriers degrade performance because any thread that happened to reach the barrier faster would have to stall until its peers catch up.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Bv-N!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Bv-N!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 424w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 848w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 1272w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Bv-N!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png" width="698" height="382" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/d809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:382,&quot;width&quot;:698,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Bv-N!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 424w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 848w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 1272w, https://substackcdn.com/image/fetch/$s_!Bv-N!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd809ae87-fff4-43b7-b5e7-3cb1951f22ae_698x382.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>RDNA4 splits the barrier into separate “signal” and “wait” actions. Instead of s_barrier, RDNA4 has s_barrier_signal and s_barrier_wait. A thread can “signal” the barrier once it produces data that other threads might need. It can then do independent work, and only wait on the barrier once it needs to use data produced by other threads. The s_barrier_wait will then stall the thread until all other threads in the workgroup have signalled the barrier.</p><p>The largest RDNA4 variants have a 8 MB L2 cache, representing a substantial L2 capacity increase compared to prior RDNA generations. RDNA3 and RDNA2 maxed out at 6 MB and 4 MB L2 capacities, respectively. AMD found that difficult workloads like raytracing benefit from the larger L2. Raytracing involves pointer chasing during BVH traversal, and it’s not surprising that it’s more sensitive to accesses getting serviced from the slower Infinity Cache as opposed to L2. In the initial scene in 3DMark’s DXR feature test, run in Explorer Mode, RDNA4 dramatically cuts down the amount of data that has to be fetched from beyond L2.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!XRgN!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!XRgN!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 424w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 848w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 1272w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!XRgN!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png" width="952" height="282" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/cbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:282,&quot;width&quot;:952,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!XRgN!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 424w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 848w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 1272w, https://substackcdn.com/image/fetch/$s_!XRgN!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcbab4be2-276d-430a-b64c-35ea0823a2e5_952x282.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>RDNA2 still does a good job of keeping data in L2 in absolute terms. But it’s worth noting that hitting Infinity Cache on both platforms adds more than 50 ns of extra latency over a L2 hit. That’s well north of 100 cycles because both RDNA2 and RDNA4 run above 2 GHz. While AMD’s graphics strategy has shifted towards making the faster caches bigger, it still contrasts with Nvidia’s strategy of putting way more eggs in the L2 basket. Blackwell’s L2 cache serves the functions of both AMD’s L2 and Infinity Cache, and has latency between those two cache levels. Nvidia also has a flexible L1/shared memory allocation scheme that can give them more low latency caching capacity in front of L2, depending on a workload’s requested local storage (shared memory) capacity.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Q2Ta!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 424w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 848w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 1272w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png" width="1456" height="732" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:732,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 424w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 848w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 1272w, https://substackcdn.com/image/fetch/$s_!Q2Ta!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4cd66a95-c764-4cea-9e6a-b03a078ac74c_1600x804.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>A mid-level L1 cache was a familiar fixture on prior RDNA generations. It’s conspicuously missing from RDNA4, as well as AMD’s presentation. One possibility is that L1 cache hitrate wasn’t high enough to justify the complexity of an extra cache level. Perhaps AMD felt its area and transistor budget was better allocated towards increasing L2 capacity. To support this theory, L1 hitrate on RDNA1 was often below 50%. At the same time, the RDNA series always enjoyed a high bandwidth and low latency L2. Putting more pressure on L2 in exchange for reducing L2 misses may have been an enticing tradeoff. Another possibility is that AMD ran into validation issues with the L1 cache and decided to skip it for this generation. There’s no way to verify either possibility of course, but I think the former reasons make more sense.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!gorR!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!gorR!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 424w, https://substackcdn.com/image/fetch/$s_!gorR!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 848w, https://substackcdn.com/image/fetch/$s_!gorR!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 1272w, https://substackcdn.com/image/fetch/$s_!gorR!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!gorR!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png" width="930" height="892" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/aa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:892,&quot;width&quot;:930,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!gorR!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 424w, https://substackcdn.com/image/fetch/$s_!gorR!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 848w, https://substackcdn.com/image/fetch/$s_!gorR!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 1272w, https://substackcdn.com/image/fetch/$s_!gorR!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Faa2f5e19-2cdd-433a-855d-ef90611ff448_930x892.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>Beyond tweaking the cache hierarchy, RDNA4 brings improvements to transparent compression. AMD emphasized that they’re using compression throughout the SoC, including at points like the display engine and media engine. Compressed data can be stored in caches, and decompressed before being written back to memory. Compression cuts down on data transfer, which reduces bandwidth requirements and improves power efficiency.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Lkk0!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Lkk0!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 424w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 848w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 1272w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Lkk0!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png" width="1456" height="816" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/fd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:816,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Lkk0!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 424w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 848w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 1272w, https://substackcdn.com/image/fetch/$s_!Lkk0!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffd6b4667-39e3-453b-adf2-31e229f9b89e_1600x897.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p><span>Transparent compression is not a new feature. It has a long history of being one tool in the GPU toolbox for reducing memory bandwidth usage, and it would be difficult to find any modern GPU without compression features of some sort. Even compression in other blocks like the display engine have precedent. Intel’s display engines for example use Framebuffer Compression (FBC), which can write a compressed copy of frame data and keep fetching the compressed copy to reduce data transfer power usage as long as the data doesn’t change. Prior RDNA generations had compression features too, and AMD’s</span><a href="https://gpuopen.com/manuals/rgp_manual/overview_windows/" rel="">documentation </a><span>summarizes some compression targets. While AMD didn’t talk about compression efficiency, I tried to take similar frame captures using RGP on both RDNA1 and RDNA4 to see if there’s a large difference in memory access per frame. It didn’t quite work out the way I expected, but I’ll put them here anyway and discuss why evaluating compression efficacy is challenging.</span></p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!BSLN!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!BSLN!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 424w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 848w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 1272w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!BSLN!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png" width="1025" height="529" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/ea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:529,&quot;width&quot;:1025,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!BSLN!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 424w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 848w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 1272w, https://substackcdn.com/image/fetch/$s_!BSLN!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fea8bc5f3-a77e-4302-b9cb-9f684ebb6258_1025x529.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>The first challenge is that both architectures satisfy most memory requests from L0 or L1. AMD slides on RDNA1 suggest the L0 and L1 only hold decompressed data, at least for delta color compression. Compression does apply to L2. For RDNA4, AMD’s slides indicate it applies to the Infinity Cache too. However, focusing on data transfer to and from the L2 wouldn’t work due the large cache hierarchy differences between those RDNA generations.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!ZENF!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!ZENF!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 424w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 848w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 1272w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!ZENF!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png" width="1273" height="715" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:715,&quot;width&quot;:1273,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!ZENF!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 424w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 848w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 1272w, https://substackcdn.com/image/fetch/$s_!ZENF!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F056c0a6c-870f-4d73-9c08-df4c653c52f5_1273x715.png 1456w" sizes="100vw" loading="lazy"></picture></div></a><figcaption>DCC, or delta color compression, is not the only form of compression. But this slide shows one example of compression/decompression happening in front of L2</figcaption></figure></div><p>Another issue is, it’s easy to imagine a compression scheme that doesn’t change the number of cache requests involved. For example, data might be compressed to only take up part of a cacheline. A request only causes a subset of the cacheline to be read out, which a decompressor module expands to the full 128B. Older RDNA1 slides are ambiguous about this, indicating that DCC operates on 256B granularity (two cachelines) without providing further details.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Thid!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Thid!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 424w, https://substackcdn.com/image/fetch/$s_!Thid!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 848w, https://substackcdn.com/image/fetch/$s_!Thid!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 1272w, https://substackcdn.com/image/fetch/$s_!Thid!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Thid!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png" width="1273" height="719" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:719,&quot;width&quot;:1273,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Thid!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 424w, https://substackcdn.com/image/fetch/$s_!Thid!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 848w, https://substackcdn.com/image/fetch/$s_!Thid!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 1272w, https://substackcdn.com/image/fetch/$s_!Thid!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4fd61f49-1a03-4938-a21d-d7466bff8171_1273x719.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>In any case, compression may be a contributing factor in RDNA4 being able to achieve better performance while using a smaller Infinity Cache than prior generations, despite only having a 256-bit GDDR6 DRAM setup.</p><p>AMD went over RAS, or reliability, availability, and serviceability features in RDNA4. Modern chips use parity and ECC to detect errors and correct them, and evidently RDNA4 does the same. Unrecoverable errors are handled with driver intervention, by “re-initializing the relevant portion of the SoC, thus preventing the platform from shutting down”. There’s two ways to interpret that statement. One is that the GPU can be re-initialized to recover from hardware errors, obviously affecting any software relying on GPU acceleration. Another is that some parts of the GPU can be re-initialized while the GPU continues handling work. I think the former is more likely, though I can imagine the latter being possible in limited forms too. For example, an unrecoverable error reading from GDDR6 can hypothetically be fixed if that data is backed by a duplicate in system memory. The driver could transfer known-good data from the host to replace the corrupted copy. But errors with modified data would be difficult to recover from, because there might not be an up-to-date copy elsewhere in the system.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!gEEn!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!gEEn!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 424w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 848w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 1272w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!gEEn!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png" width="1456" height="820" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/d2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:820,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!gEEn!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 424w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 848w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 1272w, https://substackcdn.com/image/fetch/$s_!gEEn!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fd2c51ef6-6121-443b-ac04-ba860116fd2c_1600x901.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>On the security front, microprocessors get private buses to “critical blocks” and protected register access mechanisms. Security here targets HDCP and other DRM features, which I don’t find particularly amusing. But terminology shown on the slide is interesting, because MP0 and MP1 are also covered in AMD’s CPU-side documentation. On the CPU side, MP0 (microprocessor 0) handles some Secure Encrypted Virtualization (SEV) features. It’s sometimes called the Platform Security Processor (PSP) too. MP1 on CPUs is called the System Management Unit (SMU), which covers power control functions. Curiously AMD’s slide labels MP1 and the SMU separately on RDNA4. MP0/MP1 could have completely different functions on GPUs of course. But the common terminology raises the possibility that there’s a lot of shared work between CPU and GPU SoC design. RAS is also a very traditional CPU feature, though GPUs have picked up RAS features over time as GPU compute picked up steam.</p><p>One of the most obvious examples of shared effort between the CPU and GPU sides is Infinity Fabric making its way to graphics designs. This started years ago with Vega, though back then using Infinity Fabric was more of an implementation detail. But years later, Infinity Fabric components provided an elegant way to implement a large last level cache, or multi-socket coherent systems with gigantic iGPUs (like MI300A).</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!Taos!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!Taos!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 424w, https://substackcdn.com/image/fetch/$s_!Taos!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 848w, https://substackcdn.com/image/fetch/$s_!Taos!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 1272w, https://substackcdn.com/image/fetch/$s_!Taos!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!Taos!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png" width="1270" height="713" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:713,&quot;width&quot;:1270,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!Taos!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 424w, https://substackcdn.com/image/fetch/$s_!Taos!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 848w, https://substackcdn.com/image/fetch/$s_!Taos!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 1272w, https://substackcdn.com/image/fetch/$s_!Taos!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4ca1d41c-ba41-4af5-8606-8a67dbe001f8_1270x713.png 1456w" sizes="100vw" loading="lazy"></picture></div></a><figcaption>Slide from Hot Chips 29, covering Infinity Fabric used in AMD’s older Vega GPU</figcaption></figure></div><p>The Infinity Fabric memory-side subsystem on RDNA4 consists of 16 CS (Coherent Station) blocks, each paired with a Unified Memory Controller (UMC). Coherent Stations receive requests coming off the graphics L2 and other clients. They ensure coherent memory access by either getting data from a UMC, or by sending a probe if another block has a more up-to-date copy of the requested cacheline. The CS is a logical place to implement a memory side cache, and each CS instance has 4 MB of cache in RDNA4.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!2dA8!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!2dA8!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 424w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 848w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 1272w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!2dA8!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png" width="1456" height="669" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/500b5783-7a52-4f32-930d-609432574e29_1600x735.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:669,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!2dA8!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 424w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 848w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 1272w, https://substackcdn.com/image/fetch/$s_!2dA8!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F500b5783-7a52-4f32-930d-609432574e29_1600x735.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>To save power, Infinity Fabric supports DVFS (dynamic voltage and frequency scaling) to save power, and clocks between 1.5 and 2.5 GHz. Infinity Fabric bandwidth is 1024 bits per clock, which suggests the Infinity Cache can provide 2.5 TB/s of theoretical bandwidth. That roughly lines up with results from Nemes’s Vulkan-based GPU cache and memory bandwidth microbenchmark.</p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!xu5w!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!xu5w!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 424w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 848w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 1272w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!xu5w!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png" width="1456" height="819" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:819,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!xu5w!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 424w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 848w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 1272w, https://substackcdn.com/image/fetch/$s_!xu5w!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3074a1b9-88b9-417e-a6ed-5ff8b2f3155b_1600x900.png 1456w" sizes="100vw" loading="lazy"></picture></div></a></figure></div><p>AMD also went over their ability to disable various SoC components to harvest dies and create different SKUs. Shader Engines, WGPs, and memory controller channels can be disabled. AMD and other manufacturers have used similar harvesting capabilities in the past. I’m not sure what’s new here. Likely, AMD wants to re-emphasize their harvesting options.</p><p>Finally, AMD mentioned that they chose a monolithic design for RDNA4 because it made sense for a graphics engine of its size. They looked at performance goals, package assembly and turnaround time, and cost. After evaluating those factors, they decided a monolithic design was the right option. It’s not a surprise. After all, AMD used monolithic designs for lower end RDNA3 products with smaller graphics engines, and only used chiplets for the largest SKUs. Rather, it’s a reminder that there’s no one size fits all solution. Whether a monolithic or chiplet-based design makes more sense depends heavily on design goals.</p><p><span>RDNA4 brings a lot of exciting improvements to the table, while breaking away from any attempt to tackle the top end performance segment. Rather than going for maximum performance, RDNA4 looks optimized to improve efficiency over prior generations. The RX 9070 </span><a href="https://www.techspot.com/review/2962-amd-radeon-9070/" rel="">offers similar performance</a><span> to the RX 7900XT in rasterization workloads despite having a lower power budget, less memory bandwidth, and a smaller last level cache. Techspot also shows the RX 9070 leading with raytracing workloads, which aligns with AMD's goal of enhancing raytracing performance.</span></p><div><figure><a target="_blank" href="https://substackcdn.com/image/fetch/$s_!fiKo!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png" data-component-name="Image2ToDOM" rel=""><div><picture><source type="image/webp" srcset="https://substackcdn.com/image/fetch/$s_!fiKo!,w_424,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 424w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_848,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 848w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_1272,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 1272w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_1456,c_limit,f_webp,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 1456w" sizes="100vw"><img src="https://substackcdn.com/image/fetch/$s_!fiKo!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png" width="1456" height="814" data-attrs="{&quot;src&quot;:&quot;https://substack-post-media.s3.amazonaws.com/public/images/54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png&quot;,&quot;srcNoWatermark&quot;:null,&quot;fullscreen&quot;:null,&quot;imageSize&quot;:null,&quot;height&quot;:814,&quot;width&quot;:1456,&quot;resizeWidth&quot;:null,&quot;bytes&quot;:null,&quot;alt&quot;:null,&quot;title&quot;:null,&quot;type&quot;:null,&quot;href&quot;:null,&quot;belowTheFold&quot;:true,&quot;topImage&quot;:false,&quot;internalRedirect&quot;:null,&quot;isProcessing&quot;:false,&quot;align&quot;:null,&quot;offset&quot;:false}" alt="" srcset="https://substackcdn.com/image/fetch/$s_!fiKo!,w_424,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 424w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_848,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 848w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_1272,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 1272w, https://substackcdn.com/image/fetch/$s_!fiKo!,w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F54f4e5be-a668-43bb-bdcf-391ab3043dc0_1530x855.png 1456w" sizes="100vw" loading="lazy"></picture></div></a><figcaption>Slide from RDNA4’s Launch Presentation not Hot Chips 2025</figcaption></figure></div><p>AMD achieves this efficiency using compression, better raytracing structures, and a larger L2 cache. As a result, RDNA4 can pack its performance into a relatively small 356.5 mm² die and use a modest 256-bit GDDR6 memory setup. Display and media engine improvements are welcome too. Multi-monitor idle power feels like a neglected area for discrete GPUs, even though I know many people use multiple monitors for productivity. Lowering idle power in those setups is much appreciated. On the media engine side, AMD’s video encoding capabilities have often lagged behind the competition. RDNA4’s progress at least prevents AMD from falling as far behind as they have before.</p><p><span>If you like the content then consider heading over to the </span><a href="https://www.patreon.com/ChipsandCheese" rel="">Patreon</a><span> or </span><a href="https://www.paypal.com/donate/?hosted_button_id=4EMPH66SBGVSQ" rel="">PayPal</a><span> if you want to toss a few bucks to Chips and Cheese. Also consider joining the </span><a href="https://discord.gg/TwVnRhxgY2" rel="">Discord</a><span>.</span></p></div></div>]]></description>
        </item>
    </channel>
</rss>