{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 19:22:34 2020 " "Info: Processing started: Mon Nov 23 19:22:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rt11_cz12 -c rt11_cz12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rt11_cz12 -c rt11_cz12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw_clk " "Info: Assuming node \"sw_clk\" is an undefined clock" {  } { { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sw_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw_clk memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 register regfile:inst1\|register_16:Areg01\|q_output\[9\] 132.84 MHz 7.528 ns Internal " "Info: Clock \"sw_clk\" has Internal fmax of 132.84 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"regfile:inst1\|register_16:Areg01\|q_output\[9\]\" (period= 7.528 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.209 ns + Longest memory register " "Info: + Longest memory to register delay is 7.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|q_a\[9\] 2 MEM M4K_X41_Y8 5 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y8; Fanout = 5; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|q_a\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "3.761 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] } "NODE_NAME" } "" } } { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.988 ns) + CELL(0.460 ns) 7.209 ns regfile:inst1\|register_16:Areg01\|q_output\[9\] 3 REG LCFF_X34_Y8_N19 2 " "Info: 3: + IC(2.988 ns) + CELL(0.460 ns) = 7.209 ns; Loc. = LCFF_X34_Y8_N19; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg01\|q_output\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "3.448 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.221 ns ( 58.55 % ) " "Info: Total cell delay = 4.221 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.988 ns ( 41.45 % ) " "Info: Total interconnect delay = 2.988 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "7.209 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.209 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] regfile:inst1|register_16:Areg01|q_output[9] } { 0.000ns 0.000ns 2.988ns } { 0.000ns 3.761ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.099 ns - Smallest " "Info: - Smallest clock skew is -0.099 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.882 ns + Shortest register " "Info: + Shortest clock path from clock \"sw_clk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { sw_clk } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 2.882 ns regfile:inst1\|register_16:Areg01\|q_output\[9\] 3 REG LCFF_X34_Y8_N19 2 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X34_Y8_N19; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg01\|q_output\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.729 ns" { sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.50 % ) " "Info: Total cell delay = 1.686 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.196 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.882 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.981 ns - Longest memory " "Info: - Longest clock path from clock \"sw_clk\" to source memory is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { sw_clk } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.835 ns) 2.981 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y8 16 " "Info: 3: + IC(0.993 ns) + CELL(0.835 ns) = 2.981 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.828 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.23 % ) " "Info: Total cell delay = 1.855 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.126 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.981 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.981 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.993ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.882 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.981 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.981 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.993ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "7.209 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.209 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|q_a[9] regfile:inst1|register_16:Areg01|q_output[9] } { 0.000ns 0.000ns 2.988ns } { 0.000ns 3.761ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.882 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[9] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.981 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.981 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.993ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "regfile:inst1\|register_16:Areg01\|q_output\[11\] DR\[1\] sw_clk 9.363 ns register " "Info: tsu for register \"regfile:inst1\|register_16:Areg01\|q_output\[11\]\" (data pin = \"DR\[1\]\", clock pin = \"sw_clk\") is 9.363 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.286 ns + Longest pin register " "Info: + Longest pin to register delay is 12.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DR\[1\] 1 PIN PIN_9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_9; Fanout = 28; PIN Node = 'DR\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { DR[1] } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 8 224 392 24 "DR\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.661 ns) + CELL(0.499 ns) 9.095 ns regfile:inst1\|decoder2_to_4:decoder\|sel01~44 2 COMB LCCOMB_X37_Y8_N14 16 " "Info: 2: + IC(7.661 ns) + CELL(0.499 ns) = 9.095 ns; Loc. = LCCOMB_X37_Y8_N14; Fanout = 16; COMB Node = 'regfile:inst1\|decoder2_to_4:decoder\|sel01~44'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "8.160 ns" { DR[1] regfile:inst1|decoder2_to_4:decoder|sel01~44 } "NODE_NAME" } "" } } { "decoder2_to_4.vhd" "" { Text "E:/rt11_cz12/decoder2_to_4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.855 ns) 12.286 ns regfile:inst1\|register_16:Areg01\|q_output\[11\] 3 REG LCFF_X35_Y8_N21 2 " "Info: 3: + IC(2.336 ns) + CELL(0.855 ns) = 12.286 ns; Loc. = LCFF_X35_Y8_N21; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg01\|q_output\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "3.191 ns" { regfile:inst1|decoder2_to_4:decoder|sel01~44 regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.289 ns ( 18.63 % ) " "Info: Total cell delay = 2.289 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.997 ns ( 81.37 % ) " "Info: Total interconnect delay = 9.997 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "12.286 ns" { DR[1] regfile:inst1|decoder2_to_4:decoder|sel01~44 regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "12.286 ns" { DR[1] DR[1]~combout regfile:inst1|decoder2_to_4:decoder|sel01~44 regfile:inst1|register_16:Areg01|q_output[11] } { 0.000ns 0.000ns 7.661ns 2.336ns } { 0.000ns 0.935ns 0.499ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.883 ns - Shortest register " "Info: - Shortest clock path from clock \"sw_clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { sw_clk } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.666 ns) 2.883 ns regfile:inst1\|register_16:Areg01\|q_output\[11\] 3 REG LCFF_X35_Y8_N21 2 " "Info: 3: + IC(1.064 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X35_Y8_N21; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg01\|q_output\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.730 ns" { sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.48 % ) " "Info: Total cell delay = 1.686 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 41.52 % ) " "Info: Total interconnect delay = 1.197 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.883 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[11] } { 0.000ns 0.000ns 0.133ns 1.064ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "12.286 ns" { DR[1] regfile:inst1|decoder2_to_4:decoder|sel01~44 regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "12.286 ns" { DR[1] DR[1]~combout regfile:inst1|decoder2_to_4:decoder|sel01~44 regfile:inst1|register_16:Areg01|q_output[11] } { 0.000ns 0.000ns 7.661ns 2.336ns } { 0.000ns 0.935ns 0.499ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.883 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.883 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg01|q_output[11] } { 0.000ns 0.000ns 0.133ns 1.064ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw_clk z regfile:inst1\|register_16:Areg02\|q_output\[12\] 25.168 ns register " "Info: tco from clock \"sw_clk\" to destination pin \"z\" through register \"regfile:inst1\|register_16:Areg02\|q_output\[12\]\" is 25.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.878 ns + Longest register " "Info: + Longest clock path from clock \"sw_clk\" to source register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { sw_clk } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.666 ns) 2.878 ns regfile:inst1\|register_16:Areg02\|q_output\[12\] 3 REG LCFF_X40_Y8_N23 2 " "Info: 3: + IC(1.059 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg02\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.725 ns" { sw_clk~clkctrl regfile:inst1|register_16:Areg02|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.58 % ) " "Info: Total cell delay = 1.686 ns ( 58.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.192 ns ( 41.42 % ) " "Info: Total interconnect delay = 1.192 ns ( 41.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.878 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.878 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg02|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.059ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.986 ns + Longest register pin " "Info: + Longest register to pin delay is 21.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regfile:inst1\|register_16:Areg02\|q_output\[12\] 1 REG LCFF_X40_Y8_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y8_N23; Fanout = 2; REG Node = 'regfile:inst1\|register_16:Areg02\|q_output\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { regfile:inst1|register_16:Areg02|q_output[12] } "NODE_NAME" } "" } } { "register_16.vhd" "" { Text "E:/rt11_cz12/register_16.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.651 ns) 1.776 ns regfile:inst1\|mux4_to_1:mux1\|out_put\[12\]~238 2 COMB LCCOMB_X40_Y8_N28 1 " "Info: 2: + IC(1.125 ns) + CELL(0.651 ns) = 1.776 ns; Loc. = LCCOMB_X40_Y8_N28; Fanout = 1; COMB Node = 'regfile:inst1\|mux4_to_1:mux1\|out_put\[12\]~238'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.776 ns" { regfile:inst1|register_16:Areg02|q_output[12] regfile:inst1|mux4_to_1:mux1|out_put[12]~238 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/rt11_cz12/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.651 ns) 3.504 ns regfile:inst1\|mux4_to_1:mux1\|out_put\[12\]~239 3 COMB LCCOMB_X42_Y8_N0 6 " "Info: 3: + IC(1.077 ns) + CELL(0.651 ns) = 3.504 ns; Loc. = LCCOMB_X42_Y8_N0; Fanout = 6; COMB Node = 'regfile:inst1\|mux4_to_1:mux1\|out_put\[12\]~239'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.728 ns" { regfile:inst1|mux4_to_1:mux1|out_put[12]~238 regfile:inst1|mux4_to_1:mux1|out_put[12]~239 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/rt11_cz12/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.370 ns) 6.131 ns alu:inst10\|add~1021 4 COMB LCCOMB_X36_Y10_N10 2 " "Info: 4: + IC(2.257 ns) + CELL(0.370 ns) = 6.131 ns; Loc. = LCCOMB_X36_Y10_N10; Fanout = 2; COMB Node = 'alu:inst10\|add~1021'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.627 ns" { regfile:inst1|mux4_to_1:mux1|out_put[12]~239 alu:inst10|add~1021 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.621 ns) 8.622 ns alu:inst10\|add~1061 5 COMB LCCOMB_X36_Y8_N10 2 " "Info: 5: + IC(1.870 ns) + CELL(0.621 ns) = 8.622 ns; Loc. = LCCOMB_X36_Y8_N10; Fanout = 2; COMB Node = 'alu:inst10\|add~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.491 ns" { alu:inst10|add~1021 alu:inst10|add~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.708 ns alu:inst10\|add~1063 6 COMB LCCOMB_X36_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.708 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 2; COMB Node = 'alu:inst10\|add~1063'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1061 alu:inst10|add~1063 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.214 ns alu:inst10\|add~1064 7 COMB LCCOMB_X36_Y8_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 9.214 ns; Loc. = LCCOMB_X36_Y8_N14; Fanout = 1; COMB Node = 'alu:inst10\|add~1064'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.506 ns" { alu:inst10|add~1063 alu:inst10|add~1064 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.647 ns) 11.860 ns alu:inst10\|alu_out\[14\]~4808 8 COMB LCCOMB_X37_Y9_N8 1 " "Info: 8: + IC(1.999 ns) + CELL(0.647 ns) = 11.860 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'alu:inst10\|alu_out\[14\]~4808'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.646 ns" { alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.616 ns) 12.837 ns alu:inst10\|alu_out\[14\]~4809 9 COMB LCCOMB_X37_Y9_N22 1 " "Info: 9: + IC(0.361 ns) + CELL(0.616 ns) = 12.837 ns; Loc. = LCCOMB_X37_Y9_N22; Fanout = 1; COMB Node = 'alu:inst10\|alu_out\[14\]~4809'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.977 ns" { alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.206 ns) 13.737 ns alu:inst10\|alu_out\[14\]~4811 10 COMB LCCOMB_X38_Y9_N8 2 " "Info: 10: + IC(0.694 ns) + CELL(0.206 ns) = 13.737 ns; Loc. = LCCOMB_X38_Y9_N8; Fanout = 2; COMB Node = 'alu:inst10\|alu_out\[14\]~4811'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.900 ns" { alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.529 ns) 16.213 ns rtl~204 11 COMB LCCOMB_X34_Y8_N4 1 " "Info: 11: + IC(1.947 ns) + CELL(0.529 ns) = 16.213 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 1; COMB Node = 'rtl~204'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.476 ns" { alu:inst10|alu_out[14]~4811 rtl~204 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.370 ns) 16.951 ns rtl~208 12 COMB LCCOMB_X34_Y8_N16 1 " "Info: 12: + IC(0.368 ns) + CELL(0.370 ns) = 16.951 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'rtl~208'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.738 ns" { rtl~204 rtl~208 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(3.026 ns) 21.986 ns z 13 PIN PIN_137 0 " "Info: 13: + IC(2.009 ns) + CELL(3.026 ns) = 21.986 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "5.035 ns" { rtl~208 z } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 104 1224 1400 120 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.279 ns ( 37.66 % ) " "Info: Total cell delay = 8.279 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.707 ns ( 62.34 % ) " "Info: Total interconnect delay = 13.707 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "21.986 ns" { regfile:inst1|register_16:Areg02|q_output[12] regfile:inst1|mux4_to_1:mux1|out_put[12]~238 regfile:inst1|mux4_to_1:mux1|out_put[12]~239 alu:inst10|add~1021 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "21.986 ns" { regfile:inst1|register_16:Areg02|q_output[12] regfile:inst1|mux4_to_1:mux1|out_put[12]~238 regfile:inst1|mux4_to_1:mux1|out_put[12]~239 alu:inst10|add~1021 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } { 0.000ns 1.125ns 1.077ns 2.257ns 1.870ns 0.000ns 0.000ns 1.999ns 0.361ns 0.694ns 1.947ns 0.368ns 2.009ns } { 0.000ns 0.651ns 0.651ns 0.370ns 0.621ns 0.086ns 0.506ns 0.647ns 0.616ns 0.206ns 0.529ns 0.370ns 3.026ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.878 ns" { sw_clk sw_clk~clkctrl regfile:inst1|register_16:Areg02|q_output[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.878 ns" { sw_clk sw_clk~combout sw_clk~clkctrl regfile:inst1|register_16:Areg02|q_output[12] } { 0.000ns 0.000ns 0.133ns 1.059ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "21.986 ns" { regfile:inst1|register_16:Areg02|q_output[12] regfile:inst1|mux4_to_1:mux1|out_put[12]~238 regfile:inst1|mux4_to_1:mux1|out_put[12]~239 alu:inst10|add~1021 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "21.986 ns" { regfile:inst1|register_16:Areg02|q_output[12] regfile:inst1|mux4_to_1:mux1|out_put[12]~238 regfile:inst1|mux4_to_1:mux1|out_put[12]~239 alu:inst10|add~1021 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } { 0.000ns 1.125ns 1.077ns 2.257ns 1.870ns 0.000ns 0.000ns 1.999ns 0.361ns 0.694ns 1.947ns 0.368ns 2.009ns } { 0.000ns 0.651ns 0.651ns 0.370ns 0.621ns 0.086ns 0.506ns 0.647ns 0.616ns 0.206ns 0.529ns 0.370ns 3.026ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "DR\[1\] z 30.648 ns Longest " "Info: Longest tpd from source pin \"DR\[1\]\" to destination pin \"z\" is 30.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns DR\[1\] 1 PIN PIN_9 28 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_9; Fanout = 28; PIN Node = 'DR\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { DR[1] } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 8 224 392 24 "DR\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.010 ns) + CELL(0.650 ns) 9.595 ns regfile:inst1\|mux4_to_1:mux1\|out_put\[4\]~254 2 COMB LCCOMB_X40_Y8_N30 1 " "Info: 2: + IC(8.010 ns) + CELL(0.650 ns) = 9.595 ns; Loc. = LCCOMB_X40_Y8_N30; Fanout = 1; COMB Node = 'regfile:inst1\|mux4_to_1:mux1\|out_put\[4\]~254'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "8.660 ns" { DR[1] regfile:inst1|mux4_to_1:mux1|out_put[4]~254 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/rt11_cz12/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.624 ns) 11.288 ns regfile:inst1\|mux4_to_1:mux1\|out_put\[4\]~255 3 COMB LCCOMB_X42_Y8_N8 6 " "Info: 3: + IC(1.069 ns) + CELL(0.624 ns) = 11.288 ns; Loc. = LCCOMB_X42_Y8_N8; Fanout = 6; COMB Node = 'regfile:inst1\|mux4_to_1:mux1\|out_put\[4\]~255'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.693 ns" { regfile:inst1|mux4_to_1:mux1|out_put[4]~254 regfile:inst1|mux4_to_1:mux1|out_put[4]~255 } "NODE_NAME" } "" } } { "mux4_to_1.vhd" "" { Text "E:/rt11_cz12/mux4_to_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.127 ns) + CELL(0.370 ns) 14.785 ns alu:inst10\|add~1029 4 COMB LCCOMB_X36_Y10_N4 2 " "Info: 4: + IC(3.127 ns) + CELL(0.370 ns) = 14.785 ns; Loc. = LCCOMB_X36_Y10_N4; Fanout = 2; COMB Node = 'alu:inst10\|add~1029'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "3.497 ns" { regfile:inst1|mux4_to_1:mux1|out_put[4]~255 alu:inst10|add~1029 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.621 ns) 16.507 ns alu:inst10\|add~1045 5 COMB LCCOMB_X36_Y9_N26 2 " "Info: 5: + IC(1.101 ns) + CELL(0.621 ns) = 16.507 ns; Loc. = LCCOMB_X36_Y9_N26; Fanout = 2; COMB Node = 'alu:inst10\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.722 ns" { alu:inst10|add~1029 alu:inst10|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.593 ns alu:inst10\|add~1047 6 COMB LCCOMB_X36_Y9_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 16.593 ns; Loc. = LCCOMB_X36_Y9_N28; Fanout = 2; COMB Node = 'alu:inst10\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1045 alu:inst10|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 16.768 ns alu:inst10\|add~1049 7 COMB LCCOMB_X36_Y9_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.175 ns) = 16.768 ns; Loc. = LCCOMB_X36_Y9_N30; Fanout = 2; COMB Node = 'alu:inst10\|add~1049'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.175 ns" { alu:inst10|add~1047 alu:inst10|add~1049 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.854 ns alu:inst10\|add~1051 8 COMB LCCOMB_X36_Y8_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 16.854 ns; Loc. = LCCOMB_X36_Y8_N0; Fanout = 2; COMB Node = 'alu:inst10\|add~1051'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1049 alu:inst10|add~1051 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.940 ns alu:inst10\|add~1053 9 COMB LCCOMB_X36_Y8_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 16.940 ns; Loc. = LCCOMB_X36_Y8_N2; Fanout = 2; COMB Node = 'alu:inst10\|add~1053'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1051 alu:inst10|add~1053 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.026 ns alu:inst10\|add~1055 10 COMB LCCOMB_X36_Y8_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 17.026 ns; Loc. = LCCOMB_X36_Y8_N4; Fanout = 2; COMB Node = 'alu:inst10\|add~1055'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1053 alu:inst10|add~1055 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.112 ns alu:inst10\|add~1057 11 COMB LCCOMB_X36_Y8_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 17.112 ns; Loc. = LCCOMB_X36_Y8_N6; Fanout = 2; COMB Node = 'alu:inst10\|add~1057'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1055 alu:inst10|add~1057 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.198 ns alu:inst10\|add~1059 12 COMB LCCOMB_X36_Y8_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 17.198 ns; Loc. = LCCOMB_X36_Y8_N8; Fanout = 2; COMB Node = 'alu:inst10\|add~1059'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1057 alu:inst10|add~1059 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.284 ns alu:inst10\|add~1061 13 COMB LCCOMB_X36_Y8_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.284 ns; Loc. = LCCOMB_X36_Y8_N10; Fanout = 2; COMB Node = 'alu:inst10\|add~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1059 alu:inst10|add~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.370 ns alu:inst10\|add~1063 14 COMB LCCOMB_X36_Y8_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 17.370 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 2; COMB Node = 'alu:inst10\|add~1063'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.086 ns" { alu:inst10|add~1061 alu:inst10|add~1063 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.876 ns alu:inst10\|add~1064 15 COMB LCCOMB_X36_Y8_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 17.876 ns; Loc. = LCCOMB_X36_Y8_N14; Fanout = 1; COMB Node = 'alu:inst10\|add~1064'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.506 ns" { alu:inst10|add~1063 alu:inst10|add~1064 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.647 ns) 20.522 ns alu:inst10\|alu_out\[14\]~4808 16 COMB LCCOMB_X37_Y9_N8 1 " "Info: 16: + IC(1.999 ns) + CELL(0.647 ns) = 20.522 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 1; COMB Node = 'alu:inst10\|alu_out\[14\]~4808'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.646 ns" { alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.616 ns) 21.499 ns alu:inst10\|alu_out\[14\]~4809 17 COMB LCCOMB_X37_Y9_N22 1 " "Info: 17: + IC(0.361 ns) + CELL(0.616 ns) = 21.499 ns; Loc. = LCCOMB_X37_Y9_N22; Fanout = 1; COMB Node = 'alu:inst10\|alu_out\[14\]~4809'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.977 ns" { alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.206 ns) 22.399 ns alu:inst10\|alu_out\[14\]~4811 18 COMB LCCOMB_X38_Y9_N8 2 " "Info: 18: + IC(0.694 ns) + CELL(0.206 ns) = 22.399 ns; Loc. = LCCOMB_X38_Y9_N8; Fanout = 2; COMB Node = 'alu:inst10\|alu_out\[14\]~4811'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.900 ns" { alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/rt11_cz12/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.529 ns) 24.875 ns rtl~204 19 COMB LCCOMB_X34_Y8_N4 1 " "Info: 19: + IC(1.947 ns) + CELL(0.529 ns) = 24.875 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 1; COMB Node = 'rtl~204'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.476 ns" { alu:inst10|alu_out[14]~4811 rtl~204 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.370 ns) 25.613 ns rtl~208 20 COMB LCCOMB_X34_Y8_N16 1 " "Info: 20: + IC(0.368 ns) + CELL(0.370 ns) = 25.613 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'rtl~208'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.738 ns" { rtl~204 rtl~208 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(3.026 ns) 30.648 ns z 21 PIN PIN_137 0 " "Info: 21: + IC(2.009 ns) + CELL(3.026 ns) = 30.648 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "5.035 ns" { rtl~208 z } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 104 1224 1400 120 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.963 ns ( 32.51 % ) " "Info: Total cell delay = 9.963 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.685 ns ( 67.49 % ) " "Info: Total interconnect delay = 20.685 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "30.648 ns" { DR[1] regfile:inst1|mux4_to_1:mux1|out_put[4]~254 regfile:inst1|mux4_to_1:mux1|out_put[4]~255 alu:inst10|add~1029 alu:inst10|add~1045 alu:inst10|add~1047 alu:inst10|add~1049 alu:inst10|add~1051 alu:inst10|add~1053 alu:inst10|add~1055 alu:inst10|add~1057 alu:inst10|add~1059 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "30.648 ns" { DR[1] DR[1]~combout regfile:inst1|mux4_to_1:mux1|out_put[4]~254 regfile:inst1|mux4_to_1:mux1|out_put[4]~255 alu:inst10|add~1029 alu:inst10|add~1045 alu:inst10|add~1047 alu:inst10|add~1049 alu:inst10|add~1051 alu:inst10|add~1053 alu:inst10|add~1055 alu:inst10|add~1057 alu:inst10|add~1059 alu:inst10|add~1061 alu:inst10|add~1063 alu:inst10|add~1064 alu:inst10|alu_out[14]~4808 alu:inst10|alu_out[14]~4809 alu:inst10|alu_out[14]~4811 rtl~204 rtl~208 z } { 0.000ns 0.000ns 8.010ns 1.069ns 3.127ns 1.101ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.999ns 0.361ns 0.694ns 1.947ns 0.368ns 2.009ns } { 0.000ns 0.935ns 0.650ns 0.624ns 0.370ns 0.621ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.647ns 0.616ns 0.206ns 0.529ns 0.370ns 3.026ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 rom_aa\[0\] sw_clk -5.491 ns memory " "Info: th for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"rom_aa\[0\]\", clock pin = \"sw_clk\") is -5.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.981 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to destination memory is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { sw_clk } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 144 8 176 160 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.835 ns) 2.981 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y8 16 " "Info: 3: + IC(0.993 ns) + CELL(0.835 ns) = 2.981 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "1.828 ns" { sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.23 % ) " "Info: Total cell delay = 1.855 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.126 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.981 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.981 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.993ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.739 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 8.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns rom_aa\[0\] 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'rom_aa\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "" { rom_aa[0] } "NODE_NAME" } "" } } { "rt11_cz12.bdf" "" { Schematic "E:/rt11_cz12/rt11_cz12.bdf" { { 184 -24 144 200 "rom_aa\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.708 ns) + CELL(0.176 ns) 8.739 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X41_Y8 16 " "Info: 2: + IC(7.708 ns) + CELL(0.176 ns) = 8.739 ns; Loc. = M4K_X41_Y8; Fanout = 16; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_0r01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "7.884 ns" { rom_aa[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_0r01.tdf" "" { Text "E:/rt11_cz12/db/altsyncram_0r01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 11.80 % ) " "Info: Total cell delay = 1.031 ns ( 11.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.708 ns ( 88.20 % ) " "Info: Total interconnect delay = 7.708 ns ( 88.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "8.739 ns" { rom_aa[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.739 ns" { rom_aa[0] rom_aa[0]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.708ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "2.981 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.981 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.993ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rt11_cz12" "UNKNOWN" "V1" "E:/rt11_cz12/db/rt11_cz12.quartus_db" { Floorplan "E:/rt11_cz12/" "" "8.739 ns" { rom_aa[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.739 ns" { rom_aa[0] rom_aa[0]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_0r01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.708ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 19:22:34 2020 " "Info: Processing ended: Mon Nov 23 19:22:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
