<h2 align="left">Hi 👋, I'm Abdallah  Reda Elshair</h2>

###

<h2 align="left">👷‍♂️About Me</h2>

###

<p align="left">Passionate Electronics and Communication Engineering student with strong interest in Digital IC Design hands‑on experience in RTL development with Verilog and SystemVerilog, functional verification using UVM, FPGA prototyping with Vivado, and an introduction to ASIC design flows. Focused on applying theoretical concepts to real‑world projects. Always eager to tackle complex engineering challenges, contribute to innovative projects, and embrace new learning opportunities.</p>

###

<img align="right" height="150" src="https://media1.giphy.com/media/v1.Y2lkPTc5MGI3NjExdnZhMXE0cTQ2dzRya2JhZHEya2Z5Z2NxMDhoMThsZ254cXpld2Q3MSZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/jtXRDVzaCPXSynUz7h/giphy.gif"  />

###

<h2 align="left">📝Languages</h2>

###

<p align="left">- HDL & Verification: Verilog, SystemVerilog, UVM    <br>- Scripting: TCL  <br>- Programming: C, MATLAB  <br>- Version Control: Git & GitHub</p>

###

<h2 align="left">🛠️ EDA  Tools</h2>

###

<p align="left">- Vivado, ModelSim, Synopsys Design Compiler, Formality, Cadence SoC Encounter, Quartus Prime</p>

###

<br clear="both">

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=El4a3er25&hide_title=false&hide_rank=false&show_icons=true&include_all_commits=true&count_private=true&disable_animations=false&theme=dracula&locale=en&hide_border=false" height="150" alt="stats graph"  />
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=El4a3er25&locale=en&hide_title=false&layout=compact&card_width=320&langs_count=5&theme=dracula&hide_border=false" height="150" alt="languages graph"  />
</div>

###

<div align="center">
  <img src="https://visitor-badge.laobi.icu/badge?page_id=El4a3er25.El4a3er25&"  />
</div>

###

