// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ConvolutionInputGene (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        numReps_dout,
        numReps_empty_n,
        numReps_read,
        numReps_out_din,
        numReps_out_full_n,
        numReps_out_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_pp0_stage0 = 8'd64;
parameter    ap_ST_fsm_state13 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [31:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] numReps_dout;
input   numReps_empty_n;
output   numReps_read;
output  [31:0] numReps_out_din;
input   numReps_out_full_n;
output   numReps_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;
reg numReps_read;
reg numReps_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_i_2871_reg_984;
reg   [0:0] or_cond_i_reg_1023;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] tmp_i_2871_reg_984_pp0_iter4_reg;
reg   [0:0] tmp_73_i_reg_988;
reg   [0:0] tmp_73_i_reg_988_pp0_iter4_reg;
reg    numReps_blk_n;
reg    numReps_out_blk_n;
reg   [45:0] indvar_flatten_reg_289;
reg   [13:0] i_i_reg_300;
reg   [31:0] reg_378;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state7_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
reg    ap_predicate_op165_read_state9;
reg    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state11_pp0_stage0_iter4;
reg    ap_predicate_op229_write_state12;
reg    ap_block_state12_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_i_2871_fu_468_p2;
wire   [0:0] or_cond_i_fu_640_p2;
reg   [31:0] reg_382;
reg   [31:0] numReps_read_reg_950;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [45:0] grp_fu_413_p2;
reg   [45:0] bound_reg_960;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond_flatten_fu_419_p2;
reg   [0:0] exitcond_flatten_reg_965;
wire   [45:0] indvar_flatten_next_fu_424_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_430_p2;
reg   [0:0] tmp_i_reg_974;
wire   [13:0] i_fu_442_p3;
reg   [0:0] tmp_i_2871_reg_984_pp0_iter2_reg;
reg   [0:0] tmp_i_2871_reg_984_pp0_iter3_reg;
wire   [0:0] tmp_73_i_fu_477_p2;
reg   [0:0] tmp_73_i_reg_988_pp0_iter2_reg;
reg   [0:0] tmp_73_i_reg_988_pp0_iter3_reg;
reg   [31:0] count_simd_6_load_reg_992;
wire   [1:0] tmp_3012_fu_495_p1;
reg   [1:0] tmp_3012_reg_997;
wire   [30:0] tmp_74_i_fu_513_p2;
reg   [30:0] tmp_74_i_reg_1002;
wire   [0:0] tmp_78_i_fu_525_p2;
wire   [0:0] tmp_80_i_fu_542_p2;
wire   [0:0] tmp_82_i_fu_553_p2;
wire   [0:0] tmp_83_i_fu_573_p2;
reg   [0:0] or_cond_i_reg_1023_pp0_iter2_reg;
wire   [0:0] tmp_88_i_fu_360_p2;
reg   [0:0] tmp_88_i_reg_1027;
wire   [0:0] tmp_79_i_fu_366_p2;
reg   [0:0] tmp_79_i_reg_1032;
wire   [31:0] current_line_in_bloc_fu_748_p2;
reg   [31:0] current_line_in_bloc_reg_1036;
wire   [1:0] current_block_read_2_fu_759_p2;
reg   [1:0] current_block_read_2_reg_1041;
reg   [1:0] current_block_read_2_reg_1041_pp0_iter3_reg;
wire   [1:0] tmp_3016_fu_772_p1;
reg   [1:0] tmp_3016_reg_1046;
reg   [5:0] inputBuf_0_V_addr_1_reg_1050;
reg   [5:0] inputBuf_1_V_addr_1_reg_1055;
reg   [5:0] inputBuf_2_V_addr_1_reg_1060;
reg   [5:0] inputBuf_3_V_addr_1_reg_1065;
wire   [1:0] tmp_3011_fu_819_p1;
reg   [1:0] tmp_3011_reg_1070;
reg   [5:0] inputBuf_0_V_addr_reg_1074;
reg   [5:0] inputBuf_1_V_addr_reg_1079;
reg   [5:0] inputBuf_2_V_addr_reg_1084;
reg   [5:0] inputBuf_3_V_addr_reg_1089;
wire   [31:0] outElem_V_fu_855_p6;
reg   [31:0] outElem_V_reg_1114;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state7;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [5:0] inputBuf_0_V_address0;
reg    inputBuf_0_V_ce0;
wire   [31:0] inputBuf_0_V_q0;
reg   [5:0] inputBuf_0_V_address1;
reg    inputBuf_0_V_ce1;
reg    inputBuf_0_V_we1;
wire   [5:0] inputBuf_1_V_address0;
reg    inputBuf_1_V_ce0;
wire   [31:0] inputBuf_1_V_q0;
reg   [5:0] inputBuf_1_V_address1;
reg    inputBuf_1_V_ce1;
reg    inputBuf_1_V_we1;
wire   [5:0] inputBuf_2_V_address0;
reg    inputBuf_2_V_ce0;
wire   [31:0] inputBuf_2_V_q0;
reg   [5:0] inputBuf_2_V_address1;
reg    inputBuf_2_V_ce1;
reg    inputBuf_2_V_we1;
wire   [5:0] inputBuf_3_V_address0;
reg    inputBuf_3_V_ce0;
wire   [31:0] inputBuf_3_V_q0;
reg   [5:0] inputBuf_3_V_address1;
reg    inputBuf_3_V_ce1;
reg    inputBuf_3_V_we1;
wire   [63:0] tmp_87_i_fu_764_p1;
wire   [63:0] tmp_72_i_fu_811_p1;
wire   [63:0] tmp_77_i_fu_848_p1;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] read_block_7_fu_94;
wire   [31:0] read_block_1_i_mid2_fu_456_p3;
wire   [31:0] read_block_3_cast_i_fu_668_p1;
wire   [31:0] read_block_fu_726_p2;
reg   [31:0] ofm_y_1_i_fu_98;
wire   [31:0] p_ofm_y_2_i_fu_607_p3;
reg   [31:0] ofm_x_6_fu_102;
wire   [31:0] ofm_x_fu_567_p2;
reg   [31:0] k_y_6_fu_106;
wire   [31:0] k_y_fu_499_p2;
reg   [31:0] inp_6_fu_110;
wire   [31:0] p_inp_i_fu_599_p3;
wire   [31:0] inp_fu_710_p2;
reg   [31:0] k_x_6_fu_114;
wire   [31:0] k_x_fu_536_p2;
reg   [31:0] count_simd_6_fu_118;
wire   [31:0] count_simd_fu_519_p2;
reg   [31:0] current_block_write_19_fu_122;
wire   [31:0] current_block_write_4_fu_799_p3;
wire   [31:0] current_block_write_1_fu_835_p3;
reg   [31:0] current_line_7_fu_126;
wire   [31:0] current_line_3_i_fu_652_p3;
wire   [31:0] grp_fu_354_p2;
reg   [31:0] counter_internal_blo_fu_130;
wire   [31:0] p_i_fu_697_p3;
wire   [31:0] grp_fu_413_p0;
wire   [14:0] grp_fu_413_p1;
wire   [13:0] i_i_op_fu_436_p2;
wire   [30:0] tmp_3015_fu_509_p1;
wire   [30:0] tmp_3014_fu_505_p1;
wire   [31:0] ofm_y_fu_587_p2;
wire   [0:0] tmp_84_i_fu_593_p2;
wire   [0:0] tmp_85_i_fu_628_p2;
wire   [0:0] tmp_86_i_fu_634_p2;
wire   [4:0] tmp_3010_fu_464_p1;
wire   [4:0] read_block_1_cast_fu_646_p2;
wire   [4:0] read_block_1_fu_660_p3;
wire   [31:0] counter_internal_blo_24_fu_685_p2;
wire   [0:0] tmp_90_i_fu_691_p2;
wire   [31:0] tmp_76_i_fu_741_p3;
wire   [1:0] tmp_3013_fu_737_p1;
wire   [1:0] tmp_fu_753_p2;
wire   [31:0] current_block_write_2_fu_779_p2;
wire   [0:0] tmp_89_i_fu_785_p2;
wire   [31:0] current_block_write_3_fu_791_p3;
wire   [31:0] current_block_write_fu_823_p2;
wire   [0:0] tmp_81_i_fu_829_p2;
wire    ap_CS_fsm_state13;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [45:0] grp_fu_413_p00;
reg    ap_condition_471;
reg    ap_condition_483;
reg    ap_condition_494;
reg    ap_condition_505;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

ConvolutionInputGkbM #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
inputBuf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_V_address0),
    .ce0(inputBuf_0_V_ce0),
    .q0(inputBuf_0_V_q0),
    .address1(inputBuf_0_V_address1),
    .ce1(inputBuf_0_V_ce1),
    .we1(inputBuf_0_V_we1),
    .d1(reg_382)
);

ConvolutionInputGkbM #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
inputBuf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_V_address0),
    .ce0(inputBuf_1_V_ce0),
    .q0(inputBuf_1_V_q0),
    .address1(inputBuf_1_V_address1),
    .ce1(inputBuf_1_V_ce1),
    .we1(inputBuf_1_V_we1),
    .d1(reg_382)
);

ConvolutionInputGkbM #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
inputBuf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_V_address0),
    .ce0(inputBuf_2_V_ce0),
    .q0(inputBuf_2_V_q0),
    .address1(inputBuf_2_V_address1),
    .ce1(inputBuf_2_V_ce1),
    .we1(inputBuf_2_V_we1),
    .d1(reg_382)
);

ConvolutionInputGkbM #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
inputBuf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_V_address0),
    .ce0(inputBuf_3_V_ce0),
    .q0(inputBuf_3_V_q0),
    .address1(inputBuf_3_V_address1),
    .ce1(inputBuf_3_V_ce1),
    .we1(inputBuf_3_V_we1),
    .d1(reg_382)
);

BlackBoxJam_mul_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
BlackBoxJam_mul_3ocq_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_413_p0),
    .din1(grp_fu_413_p1),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

BlackBoxJam_mux_4pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
BlackBoxJam_mux_4pcA_U94(
    .din0(inputBuf_0_V_q0),
    .din1(inputBuf_1_V_q0),
    .din2(inputBuf_2_V_q0),
    .din3(inputBuf_3_V_q0),
    .din4(current_block_read_2_reg_1041_pp0_iter3_reg),
    .dout(outElem_V_fu_855_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state7))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state7)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state7);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_78_i_fu_525_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_simd_6_fu_118 <= count_simd_fu_519_p2;
    end else if ((((tmp_80_i_fu_542_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_82_i_fu_553_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_83_i_fu_573_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_83_i_fu_573_p2 == 1'd1) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        count_simd_6_fu_118 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_fu_130 <= p_i_fu_697_p3;
    end else if ((((tmp_79_i_fu_366_p2 == 1'd1) & (tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_130 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_79_i_reg_1032 == 1'd1) & (tmp_i_2871_reg_984 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_19_fu_122 <= current_block_write_1_fu_835_p3;
    end else if (((or_cond_i_reg_1023 == 1'd1) & (tmp_i_2871_reg_984 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_19_fu_122 <= current_block_write_4_fu_799_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_19_fu_122 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_79_i_fu_366_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_7_fu_126 <= grp_fu_354_p2;
    end else if (((tmp_i_2871_fu_468_p2 == 1'd0) & (or_cond_i_fu_640_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_7_fu_126 <= current_line_3_i_fu_652_p3;
    end else if ((((tmp_79_i_fu_366_p2 == 1'd1) & (tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_7_fu_126 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_300 <= i_fu_442_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_i_reg_300 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_289 <= indvar_flatten_next_fu_424_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indvar_flatten_reg_289 <= 46'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_6_fu_110 <= inp_fu_710_p2;
    end else if (((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_83_i_fu_573_p2 == 1'd1) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_6_fu_110 <= p_inp_i_fu_599_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_6_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_80_i_fu_542_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_x_6_fu_114 <= k_x_fu_536_p2;
    end else if ((((tmp_82_i_fu_553_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_83_i_fu_573_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_83_i_fu_573_p2 == 1'd1) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_6_fu_114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_i_fu_553_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_y_6_fu_106 <= k_y_fu_499_p2;
    end else if ((((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_6_fu_106 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_83_i_fu_573_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_x_6_fu_102 <= ofm_x_fu_567_p2;
    end else if ((((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_83_i_fu_573_p2 == 1'd1) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_6_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_83_i_fu_573_p2 == 1'd1) & (tmp_82_i_fu_553_p2 == 1'd1) & (tmp_80_i_fu_542_p2 == 1'd1) & (tmp_78_i_fu_525_p2 == 1'd1) & (tmp_73_i_fu_477_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_1_i_fu_98 <= p_ofm_y_2_i_fu_607_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_i_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_79_i_fu_366_p2 == 1'd1) & (tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_7_fu_94 <= read_block_fu_726_p2;
    end else if (((tmp_i_2871_fu_468_p2 == 1'd0) & (or_cond_i_fu_640_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_7_fu_94 <= read_block_3_cast_i_fu_668_p1;
    end else if ((((tmp_79_i_fu_366_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_i_fu_640_p2 == 1'd0) & (tmp_i_2871_fu_468_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        read_block_7_fu_94 <= read_block_1_i_mid2_fu_456_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_7_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bound_reg_960 <= grp_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd0) & (tmp_73_i_fu_477_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_simd_6_load_reg_992 <= count_simd_6_fu_118;
        tmp_3012_reg_997 <= tmp_3012_fu_495_p1;
        tmp_74_i_reg_1002 <= tmp_74_i_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_73_i_reg_988 == 1'd1) & (tmp_i_2871_reg_984 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_read_2_reg_1041 <= current_block_read_2_fu_759_p2;
        current_line_in_bloc_reg_1036 <= current_line_in_bloc_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        current_block_read_2_reg_1041_pp0_iter3_reg <= current_block_read_2_reg_1041;
        or_cond_i_reg_1023_pp0_iter2_reg <= or_cond_i_reg_1023;
        tmp_73_i_reg_988_pp0_iter2_reg <= tmp_73_i_reg_988;
        tmp_73_i_reg_988_pp0_iter3_reg <= tmp_73_i_reg_988_pp0_iter2_reg;
        tmp_73_i_reg_988_pp0_iter4_reg <= tmp_73_i_reg_988_pp0_iter3_reg;
        tmp_i_2871_reg_984_pp0_iter2_reg <= tmp_i_2871_reg_984;
        tmp_i_2871_reg_984_pp0_iter3_reg <= tmp_i_2871_reg_984_pp0_iter2_reg;
        tmp_i_2871_reg_984_pp0_iter4_reg <= tmp_i_2871_reg_984_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_965 <= exitcond_flatten_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op165_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_V_addr_1_reg_1050 <= tmp_87_i_fu_764_p1;
        inputBuf_1_V_addr_1_reg_1055 <= tmp_87_i_fu_764_p1;
        inputBuf_2_V_addr_1_reg_1060 <= tmp_87_i_fu_764_p1;
        inputBuf_3_V_addr_1_reg_1065 <= tmp_87_i_fu_764_p1;
        tmp_3016_reg_1046 <= tmp_3016_fu_772_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_reg_984 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_V_addr_reg_1074 <= tmp_72_i_fu_811_p1;
        inputBuf_1_V_addr_reg_1079 <= tmp_72_i_fu_811_p1;
        inputBuf_2_V_addr_reg_1084 <= tmp_72_i_fu_811_p1;
        inputBuf_3_V_addr_reg_1089 <= tmp_72_i_fu_811_p1;
        tmp_3011_reg_1070 <= tmp_3011_fu_819_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read_reg_950 <= numReps_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_i_reg_1023 <= or_cond_i_fu_640_p2;
        tmp_73_i_reg_988 <= tmp_73_i_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_reg_984_pp0_iter3_reg == 1'd0) & (tmp_73_i_reg_988_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outElem_V_reg_1114 <= outElem_V_fu_855_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_2871_fu_468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_fu_468_p2 == 1'd0) & (or_cond_i_fu_640_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_378 <= current_line_7_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_2871_reg_984 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op165_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_79_i_reg_1032 <= tmp_79_i_fu_366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_2871_fu_468_p2 == 1'd0) & (or_cond_i_fu_640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_88_i_reg_1027 <= tmp_88_i_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_965 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_2871_reg_984 <= tmp_i_2871_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_974 <= tmp_i_fu_430_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_419_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1023 == 1'd1) & (tmp_i_2871_reg_984 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_2871_reg_984 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op165_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd0))) begin
            inputBuf_0_V_address1 = inputBuf_0_V_addr_reg_1074;
        end else if ((1'b1 == ap_condition_471)) begin
            inputBuf_0_V_address1 = inputBuf_0_V_addr_1_reg_1050;
        end else begin
            inputBuf_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd1))) begin
            inputBuf_1_V_address1 = inputBuf_1_V_addr_reg_1079;
        end else if ((1'b1 == ap_condition_483)) begin
            inputBuf_1_V_address1 = inputBuf_1_V_addr_1_reg_1055;
        end else begin
            inputBuf_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd2))) begin
            inputBuf_2_V_address1 = inputBuf_2_V_addr_reg_1084;
        end else if ((1'b1 == ap_condition_494)) begin
            inputBuf_2_V_address1 = inputBuf_2_V_addr_1_reg_1060;
        end else begin
            inputBuf_2_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_we1 = 1'b1;
    end else begin
        inputBuf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd3))) begin
            inputBuf_3_V_address1 = inputBuf_3_V_addr_reg_1089;
        end else if ((1'b1 == ap_condition_505)) begin
            inputBuf_3_V_address1 = inputBuf_3_V_addr_1_reg_1065;
        end else begin
            inputBuf_3_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd1) & (tmp_3011_reg_1070 == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_we1 = 1'b1;
    end else begin
        inputBuf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_blk_n = numReps_out_full_n;
    end else begin
        numReps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_write = 1'b1;
    end else begin
        numReps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_2871_reg_984_pp0_iter4_reg == 1'd0) & (tmp_73_i_reg_988_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op229_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_419_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_419_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op165_read_state9 == 1'b1)) | ((tmp_i_2871_reg_984 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op165_read_state9 == 1'b1)) | ((tmp_i_2871_reg_984 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op165_read_state9 == 1'b1)) | ((tmp_i_2871_reg_984 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter5 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state12 == 1'b1));
end

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter2 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op165_read_state9 == 1'b1)) | ((tmp_i_2871_reg_984 == 1'd1) & (in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_471 = ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd0));
end

always @ (*) begin
    ap_condition_483 = ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd1));
end

always @ (*) begin
    ap_condition_494 = ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd2));
end

always @ (*) begin
    ap_condition_505 = ((tmp_i_2871_reg_984_pp0_iter2_reg == 1'd0) & (or_cond_i_reg_1023_pp0_iter2_reg == 1'd1) & (tmp_3016_reg_1046 == 2'd3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op165_read_state9 = ((or_cond_i_reg_1023 == 1'd1) & (tmp_i_2871_reg_984 == 1'd0));
end

always @ (*) begin
    ap_predicate_op229_write_state12 = ((tmp_i_2871_reg_984_pp0_iter4_reg == 1'd0) & (tmp_73_i_reg_988_pp0_iter4_reg == 1'd1));
end

assign count_simd_fu_519_p2 = (32'd1 + count_simd_6_fu_118);

assign counter_internal_blo_24_fu_685_p2 = (counter_internal_blo_fu_130 + 32'd1);

assign current_block_read_2_fu_759_p2 = (tmp_fu_753_p2 + tmp_3012_reg_997);

assign current_block_write_1_fu_835_p3 = ((tmp_81_i_fu_829_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_fu_823_p2);

assign current_block_write_2_fu_779_p2 = (current_block_write_19_fu_122 + 32'd1);

assign current_block_write_3_fu_791_p3 = ((tmp_89_i_fu_785_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_2_fu_779_p2);

assign current_block_write_4_fu_799_p3 = ((tmp_88_i_reg_1027[0:0] === 1'b1) ? current_block_write_3_fu_791_p3 : current_block_write_19_fu_122);

assign current_block_write_fu_823_p2 = (current_block_write_19_fu_122 + 32'd1);

assign current_line_3_i_fu_652_p3 = ((tmp_88_i_fu_360_p2[0:0] === 1'b1) ? 32'd0 : grp_fu_354_p2);

assign current_line_in_bloc_fu_748_p2 = (tmp_76_i_fu_741_p3 + count_simd_6_load_reg_992);

assign exitcond_flatten_fu_419_p2 = ((indvar_flatten_reg_289 == bound_reg_960) ? 1'b1 : 1'b0);

assign grp_fu_354_p2 = (current_line_7_fu_126 + 32'd1);

assign grp_fu_413_p0 = grp_fu_413_p00;

assign grp_fu_413_p00 = numReps_read_reg_950;

assign grp_fu_413_p1 = 46'd14292;

assign i_fu_442_p3 = ((tmp_i_fu_430_p2[0:0] === 1'b1) ? 14'd1 : i_i_op_fu_436_p2);

assign i_i_op_fu_436_p2 = (i_i_reg_300 + 14'd1);

assign indvar_flatten_next_fu_424_p2 = (indvar_flatten_reg_289 + 46'd1);

assign inp_fu_710_p2 = (inp_6_fu_110 + 32'd1);

assign inputBuf_0_V_address0 = tmp_77_i_fu_848_p1;

assign inputBuf_1_V_address0 = tmp_77_i_fu_848_p1;

assign inputBuf_2_V_address0 = tmp_77_i_fu_848_p1;

assign inputBuf_3_V_address0 = tmp_77_i_fu_848_p1;

assign k_x_fu_536_p2 = (k_x_6_fu_114 + 32'd1);

assign k_y_fu_499_p2 = (32'd1 + k_y_6_fu_106);

assign numReps_out_din = numReps_dout;

assign ofm_x_fu_567_p2 = (ofm_x_6_fu_102 + 32'd1);

assign ofm_y_fu_587_p2 = (ofm_y_1_i_fu_98 + 32'd1);

assign or_cond_i_fu_640_p2 = (tmp_86_i_fu_634_p2 & tmp_85_i_fu_628_p2);

assign out_V_V_din = outElem_V_reg_1114;

assign p_i_fu_697_p3 = ((tmp_90_i_fu_691_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_24_fu_685_p2);

assign p_inp_i_fu_599_p3 = ((tmp_84_i_fu_593_p2[0:0] === 1'b1) ? 32'd0 : inp_6_fu_110);

assign p_ofm_y_2_i_fu_607_p3 = ((tmp_84_i_fu_593_p2[0:0] === 1'b1) ? 32'd0 : ofm_y_fu_587_p2);

assign read_block_1_cast_fu_646_p2 = (tmp_3010_fu_464_p1 + 5'd1);

assign read_block_1_fu_660_p3 = ((tmp_88_i_fu_360_p2[0:0] === 1'b1) ? read_block_1_cast_fu_646_p2 : tmp_3010_fu_464_p1);

assign read_block_1_i_mid2_fu_456_p3 = ((tmp_i_reg_974[0:0] === 1'b1) ? 32'd0 : read_block_7_fu_94);

assign read_block_3_cast_i_fu_668_p1 = read_block_1_fu_660_p3;

assign read_block_fu_726_p2 = (read_block_1_i_mid2_fu_456_p3 + 32'd1);

assign tmp_3010_fu_464_p1 = read_block_1_i_mid2_fu_456_p3[4:0];

assign tmp_3011_fu_819_p1 = current_block_write_19_fu_122[1:0];

assign tmp_3012_fu_495_p1 = k_y_6_fu_106[1:0];

assign tmp_3013_fu_737_p1 = current_block_write_19_fu_122[1:0];

assign tmp_3014_fu_505_p1 = k_x_6_fu_114[30:0];

assign tmp_3015_fu_509_p1 = ofm_x_6_fu_102[30:0];

assign tmp_3016_fu_772_p1 = current_block_write_19_fu_122[1:0];

assign tmp_72_i_fu_811_p1 = reg_378;

assign tmp_73_i_fu_477_p2 = ((counter_internal_blo_fu_130 < 32'd503) ? 1'b1 : 1'b0);

assign tmp_74_i_fu_513_p2 = (tmp_3015_fu_509_p1 + tmp_3014_fu_505_p1);

assign tmp_76_i_fu_741_p3 = {{tmp_74_i_reg_1002}, {1'd0}};

assign tmp_77_i_fu_848_p1 = current_line_in_bloc_reg_1036;

assign tmp_78_i_fu_525_p2 = ((count_simd_fu_519_p2 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_79_i_fu_366_p2 = ((grp_fu_354_p2 == 32'd60) ? 1'b1 : 1'b0);

assign tmp_80_i_fu_542_p2 = ((k_x_fu_536_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_81_i_fu_829_p2 = ((current_block_write_fu_823_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_82_i_fu_553_p2 = ((k_y_fu_499_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_83_i_fu_573_p2 = ((ofm_x_fu_567_p2 == 32'd28) ? 1'b1 : 1'b0);

assign tmp_84_i_fu_593_p2 = ((ofm_y_fu_587_p2 == 32'd28) ? 1'b1 : 1'b0);

assign tmp_85_i_fu_628_p2 = ((counter_internal_blo_fu_130 < 32'd59) ? 1'b1 : 1'b0);

assign tmp_86_i_fu_634_p2 = ((read_block_1_i_mid2_fu_456_p3 < 32'd30) ? 1'b1 : 1'b0);

assign tmp_87_i_fu_764_p1 = reg_378;

assign tmp_88_i_fu_360_p2 = ((grp_fu_354_p2 == 32'd60) ? 1'b1 : 1'b0);

assign tmp_89_i_fu_785_p2 = ((current_block_write_2_fu_779_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_90_i_fu_691_p2 = ((counter_internal_blo_24_fu_685_p2 == 32'd503) ? 1'b1 : 1'b0);

assign tmp_fu_753_p2 = (2'd1 + tmp_3013_fu_737_p1);

assign tmp_i_2871_fu_468_p2 = ((inp_6_fu_110 < 32'd180) ? 1'b1 : 1'b0);

assign tmp_i_fu_430_p2 = ((i_i_reg_300 == 14'd14292) ? 1'b1 : 1'b0);

endmodule //ConvolutionInputGene
