#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x96be728 .scope module, "cpu_tb" "cpu_tb" 2 22;
 .timescale -9 -11;
L_0x96ee1f0 .functor NOT 1, v0x96ebfe8_0, C4<0>, C4<0>, C4<0>;
v0x96eb908_0 .net "CLOCK", 0 0, C4<z>; 0 drivers
v0x96eba78_0 .net "VGA_B", 3 0, C4<zzzz>; 0 drivers
v0x96ebac8_0 .net "VGA_BLANK", 0 0, C4<z>; 0 drivers
v0x96ebb18_0 .net "VGA_CLK", 0 0, C4<z>; 0 drivers
v0x96ebb68_0 .net "VGA_G", 3 0, C4<zzzz>; 0 drivers
v0x96ebbb8_0 .net "VGA_HS", 0 0, C4<z>; 0 drivers
v0x96ebc08_0 .net "VGA_R", 3 0, C4<zzzz>; 0 drivers
v0x96ebc90_0 .net "VGA_SYNC", 0 0, C4<z>; 0 drivers
v0x96ebce0_0 .net "VGA_VS", 0 0, C4<z>; 0 drivers
v0x96ebd68_0 .var "clk", 0 0;
v0x96ebdb8_0 .var "e1", 7 0;
v0x96ebe08_0 .var "e2", 7 0;
v0x96ebe90_0 .var "e3", 7 0;
v0x96ebee0_0 .var "e4", 7 0;
v0x96ebf30_0 .net "opcode", 5 0, L_0x96ec8c8; 1 drivers
v0x96ebfe8_0 .var "reset", 0 0;
v0x96ec080_0 .net "s1", 7 0, v0x96e5068_0; 1 drivers
v0x96ec0d0_0 .net "s2", 7 0, v0x96e4d38_0; 1 drivers
v0x96ec1d8_0 .net "s3", 7 0, v0x96e4a98_0; 1 drivers
v0x96ec290_0 .net "s4", 7 0, v0x96e47d8_0; 1 drivers
v0x96ec120_0 .var "vgae", 0 0;
v0x96ec3a0_0 .net "z", 0 0, v0x96e7240_0; 1 drivers
L_0x96ee228 .part v0x96ebdb8_0, 0, 4;
L_0x96ee278 .part v0x96ebe08_0, 0, 4;
L_0x96ee2c8 .part v0x96ebe90_0, 0, 2;
S_0x96ba9d0 .scope module, "cpu_vga_" "cpu_vga" 2 79, 3 1, S_0x96be728;
 .timescale -9 -11;
v0x96eb048_0 .alias "VGA_B", 3 0, v0x96eba78_0;
v0x96eb1b0_0 .alias "VGA_BLANK", 0 0, v0x96ebac8_0;
v0x96eb200_0 .alias "VGA_CLK", 0 0, v0x96ebb18_0;
v0x96eb250_0 .alias "VGA_CLOCK", 0 0, v0x96eb908_0;
v0x96eb2a0_0 .alias "VGA_G", 3 0, v0x96ebb68_0;
v0x96eb2f0_0 .alias "VGA_HS", 0 0, v0x96ebce0_0;
v0x96eb340_0 .alias "VGA_R", 3 0, v0x96ebc08_0;
v0x96eb390_0 .alias "VGA_SYNC", 0 0, v0x96ebc90_0;
v0x96eb3e0_0 .alias "VGA_VS", 0 0, v0x96ebbb8_0;
v0x96eb430_0 .net "clk", 0 0, v0x96ebd68_0; 1 drivers
v0x96eb480_0 .net "e1", 3 0, L_0x96ee228; 1 drivers
v0x96eb4d0_0 .net "e2", 3 0, L_0x96ee278; 1 drivers
v0x96eb520_0 .net "e3", 1 0, L_0x96ee2c8; 1 drivers
v0x96eb570_0 .net "e4", 7 0, v0x96ebee0_0; 1 drivers
v0x96eb5c0_0 .net "e4_2", 7 0, L_0x96ee0f8; 1 drivers
v0x96eb678_0 .alias "opcode", 5 0, v0x96ebf30_0;
v0x96eb710_0 .net "reset", 0 0, L_0x96ee1f0; 1 drivers
v0x96eb760_0 .alias "s1", 7 0, v0x96ec080_0;
v0x96eb868_0 .alias "s2", 7 0, v0x96ec0d0_0;
v0x96eb8b8_0 .alias "s3", 7 0, v0x96ec1d8_0;
v0x96eb7b0_0 .alias "s4", 7 0, v0x96ec290_0;
v0x96eb960_0 .alias "z", 0 0, v0x96ec3a0_0;
L_0x96edfd0 .part v0x96e4d38_0, 0, 7;
L_0x96ee058 .part v0x96e4a98_0, 0, 1;
L_0x96ee168 .part v0x96e47d8_0, 0, 5;
S_0x96e4538 .scope module, "cpu_" "cpu" 3 25, 4 1, S_0x96ba9d0;
 .timescale -9 -11;
L_0x96e9b40 .functor NOT 1, L_0x96ee1f0, C4<0>, C4<0>, C4<0>;
L_0x96e8fe0 .functor NOT 1, L_0x96ee1f0, C4<0>, C4<0>, C4<0>;
L_0x96ea130 .functor NOT 1, L_0x96ee1f0, C4<0>, C4<0>, C4<0>;
v0x96ea3e8_0 .net *"_s14", 3 0, C4<0000>; 1 drivers
v0x96ea438_0 .net *"_s19", 5 0, C4<000000>; 1 drivers
v0x96ea488_0 .net *"_s9", 3 0, C4<0000>; 1 drivers
v0x96ea4d8_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96ea528_0 .net "data_in", 7 0, v0x96e5760_0; 1 drivers
v0x96ea5e0_0 .net "data_mem", 7 0, L_0x96ec918; 1 drivers
v0x96ea630_0 .net "data_reg", 7 0, L_0x96e8cc0; 1 drivers
v0x96ea680_0 .alias "e1", 3 0, v0x96eb480_0;
v0x96ea6d0_0 .alias "e2", 3 0, v0x96eb4d0_0;
v0x96ea720_0 .alias "e3", 1 0, v0x96eb520_0;
v0x96ea770_0 .alias "e4", 7 0, v0x96eb5c0_0;
v0x96ea7c0_0 .net "id_in", 1 0, L_0x96ecaf0; 1 drivers
v0x96ea810_0 .net "id_out", 1 0, L_0x96eca38; 1 drivers
v0x96ea8c8_0 .net "op", 2 0, L_0x96ec810; 1 drivers
v0x96ea918_0 .alias "opcode", 5 0, v0x96ebf30_0;
v0x96ea968_0 .alias "reset", 0 0, v0x96eb710_0;
v0x96eaa00_0 .net "rwe1", 0 0, v0x96e9c18_0; 1 drivers
v0x96eaa50_0 .net "rwe2", 0 0, v0x96e9ca0_0; 1 drivers
v0x96eaaf0_0 .net "rwe3", 0 0, v0x96e9d28_0; 1 drivers
v0x96eab40_0 .net "rwe4", 0 0, v0x96e9db0_0; 1 drivers
v0x96eaaa0_0 .alias "s1", 7 0, v0x96ec080_0;
v0x96eabe8_0 .alias "s2", 7 0, v0x96ec0d0_0;
v0x96eab90_0 .alias "s3", 7 0, v0x96ec1d8_0;
v0x96eac98_0 .alias "s4", 7 0, v0x96ec290_0;
v0x96ead50_0 .net "s_es", 0 0, v0x96e9e38_0; 1 drivers
v0x96eada0_0 .net "s_rel", 0 0, v0x96ea008_0; 1 drivers
v0x96eace8_0 .net "s_ret", 0 0, v0x96ea090_0; 1 drivers
v0x96eae60_0 .net "sec", 0 0, v0x96ea0e0_0; 1 drivers
v0x96eadf0_0 .net "sece", 0 0, v0x96ea168_0; 1 drivers
v0x96eaf28_0 .net "sinc", 0 0, v0x96e9ec0_0; 1 drivers
v0x96eaeb0_0 .net "sinm", 0 0, v0x96e9f48_0; 1 drivers
v0x96eaff8_0 .net "swe", 0 0, v0x96ea238_0; 1 drivers
v0x96eaf78_0 .net "we3", 0 0, v0x96ea2c0_0; 1 drivers
v0x96eb0d0_0 .alias "z", 0 0, v0x96ec3a0_0;
L_0x96edc08 .concat [ 4 4 0 0], L_0x96ee228, C4<0000>;
L_0x96edcb8 .concat [ 4 4 0 0], L_0x96ee278, C4<0000>;
L_0x96ede08 .concat [ 2 6 0 0], L_0x96ee2c8, C4<000000>;
S_0x96e99d0 .scope module, "uc_" "uc" 4 26, 5 1, S_0x96e4538;
 .timescale -9 -11;
v0x96e9a50_0 .alias "clock", 0 0, v0x96eb430_0;
v0x96e9aa0_0 .alias "id_out", 1 0, v0x96ea810_0;
v0x96e9af0_0 .alias "op", 2 0, v0x96ea8c8_0;
v0x96e9b78_0 .alias "opcode", 5 0, v0x96ebf30_0;
v0x96e9bc8_0 .net "reset", 0 0, L_0x96e9b40; 1 drivers
v0x96e9c18_0 .var "rwe1", 0 0;
v0x96e9ca0_0 .var "rwe2", 0 0;
v0x96e9d28_0 .var "rwe3", 0 0;
v0x96e9db0_0 .var "rwe4", 0 0;
v0x96e9e38_0 .var "s_es", 0 0;
v0x96e9ec0_0 .var "s_inc", 0 0;
v0x96e9f48_0 .var "s_inm", 0 0;
v0x96ea008_0 .var "s_rel", 0 0;
v0x96ea090_0 .var "s_ret", 0 0;
v0x96ea0e0_0 .var "sec", 0 0;
v0x96ea168_0 .var "sece", 0 0;
v0x96ea238_0 .var "swe", 0 0;
v0x96ea2c0_0 .var "we3", 0 0;
v0x96ea360_0 .alias "z", 0 0, v0x96ec3a0_0;
E_0x96e7910 .event edge, v0x96e9bc8_0, v0x96e9238_0, v0x96e5600_0, v0x96e7240_0;
L_0x96ec810 .part L_0x96ec8c8, 0, 3;
S_0x96e65d8 .scope module, "microc_" "microc" 4 27, 6 1, S_0x96e4538;
 .timescale -9 -11;
L_0x96e8cc0 .functor BUFZ 8, L_0x96ecea8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x96e8b30_0 .net "alu_mux2", 7 0, v0x96e77d0_0; 1 drivers
v0x96e8bb8_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e8c08_0 .alias "data_in", 7 0, v0x96ea528_0;
v0x96e8c58_0 .alias "data_mem", 7 0, v0x96ea5e0_0;
v0x96e8cf8_0 .alias "data_reg", 7 0, v0x96ea630_0;
v0x96e8d80_0 .alias "id_in", 1 0, v0x96ea7c0_0;
v0x96e8e08_0 .alias "id_out", 1 0, v0x96ea810_0;
v0x96e8e90_0 .net "memprog", 15 0, L_0x96e9670; 1 drivers
v0x96e8f08_0 .net "mux1_pc", 9 0, L_0x96ecba8; 1 drivers
v0x96e8f90_0 .net "mux2_out", 7 0, L_0x96ed520; 1 drivers
v0x96e9018_0 .net "mux4_sum", 9 0, L_0x96ed748; 1 drivers
v0x96e90a0_0 .net "mux5_pc", 9 0, L_0x96ed910; 1 drivers
v0x96e9160_0 .net "mux_subreg", 9 0, L_0x96eda30; 1 drivers
v0x96e91e8_0 .alias "op", 2 0, v0x96ea8c8_0;
v0x96e9238_0 .alias "opcode", 5 0, v0x96ebf30_0;
v0x96e9288_0 .net "pc_memprog", 9 0, v0x96e8808_0; 1 drivers
v0x96e9388_0 .net "rd1", 7 0, L_0x96ecea8; 1 drivers
v0x96e93d8_0 .net "rd2", 7 0, L_0x96ed148; 1 drivers
v0x96e9478_0 .net "reset", 0 0, L_0x96e8fe0; 1 drivers
v0x96e94c8_0 .alias "s_es", 0 0, v0x96ead50_0;
v0x96e9428_0 .alias "s_inc", 0 0, v0x96eaf28_0;
v0x96e9570_0 .alias "s_inm", 0 0, v0x96eaeb0_0;
v0x96e9518_0 .alias "s_rel", 0 0, v0x96eada0_0;
v0x96e9620_0 .alias "s_ret", 0 0, v0x96eace8_0;
v0x96e95c0_0 .net "sub_mux5", 9 0, v0x96e6b18_0; 1 drivers
v0x96e96d8_0 .net "sum_mux1", 9 0, L_0x96eccb0; 1 drivers
v0x96e9798_0 .alias "swe", 0 0, v0x96eaff8_0;
v0x96e97e8_0 .net "wd3", 7 0, L_0x96ed628; 1 drivers
v0x96e98b0_0 .alias "we3", 0 0, v0x96eaf78_0;
v0x96e9900_0 .alias "z", 0 0, v0x96ec3a0_0;
v0x96e9838_0 .net "zero", 0 0, L_0x96e8b80; 1 drivers
L_0x96ec8c8 .part L_0x96e9670, 0, 6;
L_0x96ec918 .part L_0x96e9670, 4, 8;
L_0x96eca38 .part L_0x96e9670, 14, 2;
L_0x96ecaf0 .part L_0x96e9670, 4, 2;
L_0x96ecc60 .part L_0x96e9670, 6, 10;
L_0x96ed268 .part L_0x96e9670, 4, 4;
L_0x96eca88 .part L_0x96e9670, 8, 4;
L_0x96ed380 .part L_0x96e9670, 12, 4;
L_0x96ed5d8 .part L_0x96e9670, 4, 8;
L_0x96ed890 .part L_0x96e9670, 6, 10;
S_0x96e88e0 .scope module, "mux1_" "mux1" 6 35, 7 51, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e730c .param/l "WIDTH" 7 51, +C4<01010>;
v0x96e89a0_0 .net "d0", 9 0, L_0x96ecc60; 1 drivers
v0x96e8a00_0 .alias "d1", 9 0, v0x96e96d8_0;
v0x96e8a70_0 .alias "s", 0 0, v0x96eaf28_0;
v0x96e8ac0_0 .alias "y", 9 0, v0x96e8f08_0;
L_0x96ecba8 .functor MUXZ 10, L_0x96ecc60, L_0x96eccb0, v0x96e9ec0_0, C4<>;
S_0x96e86b8 .scope module, "PC_" "registro" 6 36, 7 30, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e83a4 .param/l "WIDTH" 7 30, +C4<01010>;
v0x96e8738_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e8798_0 .alias "d", 9 0, v0x96e90a0_0;
v0x96e8808_0 .var "q", 9 0;
v0x96e8858_0 .alias "reset", 0 0, v0x96e9478_0;
S_0x96e8528 .scope module, "sumador_" "sum" 6 37, 7 23, S_0x96e65d8;
 .timescale -9 -11;
v0x96e85a8_0 .alias "a", 9 0, v0x96e9018_0;
v0x96e8618_0 .alias "b", 9 0, v0x96e9288_0;
v0x96e8668_0 .alias "y", 9 0, v0x96e96d8_0;
L_0x96eccb0 .arith/sum 10, L_0x96ed748, v0x96e8808_0;
S_0x96e8280 .scope module, "memoria_" "memprog" 6 38, 8 3, S_0x96e65d8;
 .timescale -9 -11;
L_0x96e9670 .functor BUFZ 16, L_0x96ecd68, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x96e8300_0 .net *"_s0", 15 0, L_0x96ecd68; 1 drivers
v0x96e8350_0 .alias "a", 9 0, v0x96e9288_0;
v0x96e83c0_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e4fa0 .array "mem", 1023 0, 15 0;
v0x96e84d8_0 .alias "rd", 15 0, v0x96e8e90_0;
L_0x96ecd68 .array/port v0x96e4fa0, v0x96e8808_0;
S_0x96e7930 .scope module, "banco_" "regfile" 6 39, 7 4, S_0x96e65d8;
 .timescale -9 -11;
v0x96e79d0_0 .net *"_s0", 4 0, L_0x96ecdb8; 1 drivers
v0x96e7a40_0 .net *"_s10", 7 0, C4<00000000>; 1 drivers
v0x96e7aa0_0 .net *"_s14", 4 0, L_0x96ecf60; 1 drivers
v0x96e7b00_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x96e7b50_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v0x96e7bb0_0 .net *"_s20", 0 0, L_0x96ecfd8; 1 drivers
v0x96e7c30_0 .net *"_s22", 7 0, L_0x96ed098; 1 drivers
v0x96e7c90_0 .net *"_s24", 7 0, C4<00000000>; 1 drivers
v0x96e7d18_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x96e7d78_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v0x96e7dd8_0 .net *"_s6", 0 0, L_0x96ece08; 1 drivers
v0x96e7e38_0 .net *"_s8", 7 0, L_0x96ece58; 1 drivers
v0x96e7ed0_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e7f20_0 .net "ra1", 3 0, L_0x96ed268; 1 drivers
v0x96e7f80_0 .net "ra2", 3 0, L_0x96eca88; 1 drivers
v0x96e7fe0_0 .alias "rd1", 7 0, v0x96e9388_0;
v0x96e8078_0 .alias "rd2", 7 0, v0x96e93d8_0;
v0x96e80e8 .array "regb", 15 0, 7 0;
v0x96e8188_0 .net "wa3", 3 0, L_0x96ed380; 1 drivers
v0x96e81d8_0 .alias "wd3", 7 0, v0x96e97e8_0;
v0x96e8138_0 .alias "we3", 0 0, v0x96eaf78_0;
E_0x96e79b0 .event posedge, v0x96e3bf0_0;
L_0x96ecdb8 .concat [ 4 1 0 0], L_0x96ed268, C4<0>;
L_0x96ece08 .cmp/ne 5, L_0x96ecdb8, C4<00000>;
L_0x96ece58 .array/port v0x96e80e8, L_0x96ed268;
L_0x96ecea8 .functor MUXZ 8, C4<00000000>, L_0x96ece58, L_0x96ece08, C4<>;
L_0x96ecf60 .concat [ 4 1 0 0], L_0x96eca88, C4<0>;
L_0x96ecfd8 .cmp/ne 5, L_0x96ecf60, C4<00000>;
L_0x96ed098 .array/port v0x96e80e8, L_0x96eca88;
L_0x96ed148 .functor MUXZ 8, C4<00000000>, L_0x96ed098, L_0x96ecfd8, C4<>;
S_0x96e7598 .scope module, "alu_" "alu" 6 40, 9 1, S_0x96e65d8;
 .timescale -9 -11;
L_0x96e8b80 .functor NOT 1, L_0x96ed430, C4<0>, C4<0>, C4<0>;
v0x96e7638_0 .net *"_s3", 0 0, L_0x96ed430; 1 drivers
v0x96e76a8_0 .alias "a", 7 0, v0x96e9388_0;
v0x96e7708_0 .alias "b", 7 0, v0x96e93d8_0;
v0x96e7768_0 .alias "op", 2 0, v0x96ea8c8_0;
v0x96e77d0_0 .var "s", 7 0;
v0x96e7830_0 .alias "y", 7 0, v0x96e8b30_0;
v0x96e78c0_0 .alias "zero", 0 0, v0x96e9838_0;
E_0x96e7618 .event edge, v0x96e7768_0, v0x96e7708_0, v0x96e76a8_0;
L_0x96ed430 .reduce/or v0x96e77d0_0;
S_0x96e7328 .scope module, "mux2_" "mux2" 6 41, 7 61, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e73ac .param/l "WIDTH" 7 61, +C4<01000>;
v0x96e7408_0 .alias "d0", 7 0, v0x96e8b30_0;
v0x96e7468_0 .net "d1", 7 0, L_0x96ed5d8; 1 drivers
v0x96e74c8_0 .alias "s", 0 0, v0x96eaeb0_0;
v0x96e7528_0 .alias "y", 7 0, v0x96e8f90_0;
L_0x96ed520 .functor MUXZ 8, v0x96e77d0_0, L_0x96ed5d8, v0x96e9f48_0, C4<>;
S_0x96e7088 .scope module, "ffzero" "registro" 6 42, 7 30, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e5aec .param/l "WIDTH" 7 30, +C4<01>;
v0x96e7180_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e71e0_0 .alias "d", 0 0, v0x96e9838_0;
v0x96e7240_0 .var "q", 0 0;
v0x96e72a0_0 .alias "reset", 0 0, v0x96e9478_0;
E_0x96e7150 .event posedge, v0x96e6b88_0, v0x96e3bf0_0;
S_0x96e6e48 .scope module, "mux3_" "mux2" 6 47, 7 61, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e6ecc .param/l "WIDTH" 7 61, +C4<01000>;
v0x96e6f28_0 .alias "d0", 7 0, v0x96e8f90_0;
v0x96e6f88_0 .alias "d1", 7 0, v0x96ea528_0;
v0x96e6fd8_0 .alias "s", 0 0, v0x96ead50_0;
v0x96e7038_0 .alias "y", 7 0, v0x96e97e8_0;
L_0x96ed628 .functor MUXZ 8, L_0x96ed520, v0x96e5760_0, v0x96e9e38_0, C4<>;
S_0x96e6c28 .scope module, "mux4_" "mux1" 6 51, 7 51, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e6cac .param/l "WIDTH" 7 51, +C4<01010>;
v0x96e6d08_0 .net "d0", 9 0, C4<0000000001>; 1 drivers
v0x96e6d58_0 .net "d1", 9 0, L_0x96ed890; 1 drivers
v0x96e6da8_0 .alias "s", 0 0, v0x96eada0_0;
v0x96e6df8_0 .alias "y", 9 0, v0x96e9018_0;
L_0x96ed748 .functor MUXZ 10, C4<0000000001>, L_0x96ed890, v0x96ea008_0, C4<>;
S_0x96e69a8 .scope module, "sub_reg" "retorno_reg" 6 52, 7 40, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e6a2c .param/l "WIDTH" 7 40, +C4<01010>;
v0x96e6aa8_0 .alias "d", 9 0, v0x96e9160_0;
v0x96e6b18_0 .var "q", 9 0;
v0x96e6b88_0 .alias "reset", 0 0, v0x96e9478_0;
v0x96e6bd8_0 .alias "swe", 0 0, v0x96eaff8_0;
E_0x96e6a88 .event posedge, v0x96e6b88_0, v0x96e6bd8_0;
S_0x96e67c8 .scope module, "mux5_" "mux1" 6 53, 7 51, S_0x96e65d8;
 .timescale -9 -11;
P_0x96e684c .param/l "WIDTH" 7 51, +C4<01010>;
v0x96e6868_0 .alias "d0", 9 0, v0x96e8f08_0;
v0x96e68b8_0 .alias "d1", 9 0, v0x96e95c0_0;
v0x96e6908_0 .alias "s", 0 0, v0x96eace8_0;
v0x96e6958_0 .alias "y", 9 0, v0x96e90a0_0;
L_0x96ed910 .functor MUXZ 10, L_0x96ecba8, v0x96e6b18_0, v0x96ea090_0, C4<>;
S_0x96e6658 .scope module, "sumador2" "sum" 6 54, 7 23, S_0x96e65d8;
 .timescale -9 -11;
v0x96e66d8_0 .net "a", 9 0, C4<0000000001>; 1 drivers
v0x96e6728_0 .alias "b", 9 0, v0x96e9288_0;
v0x96e6778_0 .alias "y", 9 0, v0x96e9160_0;
L_0x96eda30 .arith/sum 10, C4<0000000001>, v0x96e8808_0;
S_0x96e45b8 .scope module, "e_s_" "e_s" 4 29, 10 1, S_0x96e4538;
 .timescale -9 -11;
v0x96e5a38_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e5a98_0 .alias "data_in", 7 0, v0x96ea528_0;
v0x96e5b08_0 .alias "data_mem", 7 0, v0x96ea5e0_0;
v0x96e5b78_0 .alias "data_reg", 7 0, v0x96ea630_0;
v0x96e5be8_0 .alias "id_in", 1 0, v0x96ea7c0_0;
v0x96e5c58_0 .alias "id_out", 1 0, v0x96ea810_0;
v0x96e5ce8_0 .net "in1", 7 0, L_0x96edc08; 1 drivers
v0x96e5d58_0 .net "in2", 7 0, L_0x96edcb8; 1 drivers
v0x96e5dd0_0 .net "in3", 7 0, L_0x96ede08; 1 drivers
v0x96e5e40_0 .alias "in4", 7 0, v0x96eb5c0_0;
v0x96e5ec0_0 .net "mux_reg1", 7 0, v0x96e5308_0; 1 drivers
v0x96e5f48_0 .net "mux_reg2", 7 0, v0x96e5378_0; 1 drivers
v0x96e6008_0 .net "mux_reg3", 7 0, v0x96e53e8_0; 1 drivers
v0x96e6090_0 .net "mux_reg4", 7 0, v0x96e5458_0; 1 drivers
v0x96e60e0_0 .alias "out1", 7 0, v0x96ec080_0;
v0x96e6168_0 .alias "out2", 7 0, v0x96ec0d0_0;
v0x96e6200_0 .alias "out3", 7 0, v0x96ec1d8_0;
v0x96e6250_0 .alias "out4", 7 0, v0x96ec290_0;
v0x96e62f0_0 .net "reset", 0 0, L_0x96ea130; 1 drivers
v0x96e63a8_0 .alias "rwe1", 0 0, v0x96eaa00_0;
v0x96e62a0_0 .alias "rwe2", 0 0, v0x96eaa50_0;
v0x96e6450_0 .alias "rwe3", 0 0, v0x96eaaf0_0;
v0x96e63f8_0 .alias "rwe4", 0 0, v0x96eab40_0;
v0x96e6500_0 .alias "sec", 0 0, v0x96eae60_0;
v0x96e64a0_0 .alias "sece", 0 0, v0x96eadf0_0;
S_0x96e56a0 .scope module, "mux_entrada" "mux_in" 10 7, 7 88, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e551c .param/l "WIDTH" 7 88, +C4<01000>;
v0x96e5760_0 .var "aux", 7 0;
v0x96e57d0_0 .alias "d0", 7 0, v0x96e5ce8_0;
v0x96e5830_0 .alias "d1", 7 0, v0x96e5d58_0;
v0x96e5890_0 .alias "d2", 7 0, v0x96e5dd0_0;
v0x96e58f8_0 .alias "d3", 7 0, v0x96eb5c0_0;
v0x96e5968_0 .alias "s", 1 0, v0x96ea7c0_0;
v0x96e59d8_0 .alias "y", 7 0, v0x96ea528_0;
E_0x96e5730/0 .event edge, v0x96e5968_0, v0x96e3d08_0, v0x96e5890_0, v0x96e5830_0;
E_0x96e5730/1 .event edge, v0x96e57d0_0;
E_0x96e5730 .event/or E_0x96e5730/0, E_0x96e5730/1;
S_0x96e5178 .scope module, "mux_salida" "mux_out" 10 8, 7 111, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e51fc .param/l "WIDTH" 7 111, +C4<01000>;
v0x96e5298_0 .net "aux", 7 0, L_0x96edb50; 1 drivers
v0x96e5308_0 .var "d0", 7 0;
v0x96e5378_0 .var "d1", 7 0;
v0x96e53e8_0 .var "d2", 7 0;
v0x96e5458_0 .var "d3", 7 0;
v0x96e54c8_0 .alias "e0", 7 0, v0x96ea5e0_0;
v0x96e5538_0 .alias "e1", 7 0, v0x96ea630_0;
v0x96e5588_0 .alias "enable", 0 0, v0x96eadf0_0;
v0x96e5600_0 .alias "reg_", 1 0, v0x96ea810_0;
v0x96e5650_0 .alias "s", 0 0, v0x96eae60_0;
E_0x96e5258 .event edge, v0x96e5298_0, v0x96e5600_0;
L_0x96edb50 .functor MUXZ 8, L_0x96ec918, L_0x96e8cc0, v0x96ea0e0_0, C4<>;
S_0x96e4e70 .scope module, "sal1" "reg_e" 10 10, 7 73, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e476c .param/l "WIDTH" 7 73, +C4<01000>;
v0x96e4f40_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e5008_0 .alias "d", 7 0, v0x96e5ec0_0;
v0x96e5068_0 .var "q", 7 0;
v0x96e50d8_0 .alias "reset", 0 0, v0x96e62f0_0;
v0x96e5128_0 .alias "rwe", 0 0, v0x96eaa00_0;
S_0x96e4b98 .scope module, "sal2" "reg_e" 10 11, 7 73, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e4c1c .param/l "WIDTH" 7 73, +C4<01000>;
v0x96e4c78_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e4cd8_0 .alias "d", 7 0, v0x96e5f48_0;
v0x96e4d38_0 .var "q", 7 0;
v0x96e4d98_0 .alias "reset", 0 0, v0x96e62f0_0;
v0x96e4e20_0 .alias "rwe", 0 0, v0x96eaa50_0;
S_0x96e48e8 .scope module, "sal3" "reg_e" 10 12, 7 73, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e496c .param/l "WIDTH" 7 73, +C4<01000>;
v0x96e49d8_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e4a38_0 .alias "d", 7 0, v0x96e6008_0;
v0x96e4a98_0 .var "q", 7 0;
v0x96e4af8_0 .alias "reset", 0 0, v0x96e62f0_0;
v0x96e4b48_0 .alias "rwe", 0 0, v0x96eaaf0_0;
S_0x96e4638 .scope module, "sal4" "reg_e" 10 13, 7 73, S_0x96e45b8;
 .timescale -9 -11;
P_0x96e4034 .param/l "WIDTH" 7 73, +C4<01000>;
v0x96e4708_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e4788_0 .alias "d", 7 0, v0x96e6090_0;
v0x96e47d8_0 .var "q", 7 0;
v0x96e4838_0 .alias "reset", 0 0, v0x96e62f0_0;
v0x96e4888_0 .alias "rwe", 0 0, v0x96eab40_0;
E_0x96e46c8 .event posedge, v0x96e4838_0, v0x96e3bf0_0;
S_0x96e3d68 .scope module, "vga_" "vga" 3 29, 11 1, S_0x96ba9d0;
 .timescale -9 -11;
L_0x96edf00 .functor BUFZ 8, v0x96e5068_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x96edf38 .functor BUFZ 7, L_0x96edfd0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x96e3de8_0 .alias "VGA_B", 3 0, v0x96eba78_0;
v0x96e3e58_0 .net "VGA_BLANK", 0 0, C4<z>; 0 drivers
v0x96e3eb8_0 .net "VGA_CLK", 0 0, C4<z>; 0 drivers
v0x96e3f18_0 .alias "VGA_G", 3 0, v0x96ebb68_0;
v0x96e3f80_0 .alias "VGA_HS", 0 0, v0x96ebce0_0;
v0x96e3fe0_0 .alias "VGA_R", 3 0, v0x96ebc08_0;
v0x96e4060_0 .net "VGA_SYNC", 0 0, C4<z>; 0 drivers
v0x96e40c0_0 .alias "VGA_VS", 0 0, v0x96ebbb8_0;
v0x96e4148_0 .alias "clock", 0 0, v0x96eb908_0;
v0x96e41a8_0 .net "colour", 2 0, C4<011>; 1 drivers
v0x96e4238_0 .net "plot", 0 0, L_0x96ee058; 1 drivers
v0x96e4298_0 .alias "reset", 0 0, v0x96eb710_0;
v0x96e4330_0 .alias "x", 7 0, v0x96ec080_0;
v0x96e4390_0 .net "x_", 7 0, L_0x96edf00; 1 drivers
v0x96e4430_0 .net "y", 6 0, L_0x96edfd0; 1 drivers
v0x96e4490_0 .net "y_", 6 0, L_0x96edf38; 1 drivers
S_0x96b9ad8 .scope module, "memvga_" "memvga" 3 44, 12 3, S_0x96ba9d0;
 .timescale -9 -11;
L_0x96ee0f8 .functor BUFZ 8, L_0x96ee0a8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x9694278_0 .net *"_s0", 7 0, L_0x96ee0a8; 1 drivers
v0x96e3bf0_0 .alias "clk", 0 0, v0x96eb430_0;
v0x96e3c50 .array "mem", 31 0, 7 0;
v0x96e3ca0_0 .net "ra", 4 0, L_0x96ee168; 1 drivers
v0x96e3d08_0 .alias "rd", 7 0, v0x96eb5c0_0;
L_0x96ee0a8 .array/port v0x96e3c50, L_0x96ee168;
S_0x96be7f8 .scope module, "printvga" "printvga" 13 1;
 .timescale -9 -11;
v0x96ec2e0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x96ec450_0 .net "e", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x96ec4a0_0 .var/i "i", 31 0;
v0x96ec4f0_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x96ec540_0 .net "vgae", 0 0, C4<z>; 0 drivers
v0x96ec590_0 .net "vgaw", 0 0, C4<1>; 1 drivers
v0x96ec5e0_0 .net "vgax", 7 0, C4<00000000>; 1 drivers
v0x96ec630_0 .net "vgay", 7 0, C4<00000000>; 1 drivers
S_0x96bafe0 .scope module, "regtovga" "regtovga" 14 1;
 .timescale -9 -11;
v0x96ec680_0 .var "aux", 3 0;
v0x96ec6d0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x96ec720_0 .net "e", 7 0, C4<zzzzzzzz>; 0 drivers
v0x96ec770_0 .net "num", 3 0, v0x96ec680_0; 1 drivers
v0x96ec7c0_0 .net "vgae2", 0 0, C4<z>; 0 drivers
E_0x96e8030 .event edge, v0x96ec7c0_0, v0x96ec720_0;
    .scope S_0x96e99d0;
T_0 ;
    %wait E_0x96e7910;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9c18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9d28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9db0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea238_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %load/v 8, v0x96e9bc8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea238_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea090_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x96e9b78_0, 6;
    %mov 14, 2, 3;
    %movi 17, 0, 1;
    %mov 18, 2, 2;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.2, 4;
    %movi 20, 10, 4;
    %mov 24, 2, 2;
    %cmp/x 8, 20, 6;
    %jmp/1 T_0.3, 4;
    %movi 26, 9, 4;
    %mov 30, 2, 2;
    %cmp/x 8, 26, 6;
    %jmp/1 T_0.4, 4;
    %movi 32, 11, 4;
    %mov 36, 2, 2;
    %cmp/x 8, 32, 6;
    %jmp/1 T_0.5, 4;
    %movi 38, 13, 4;
    %mov 42, 2, 2;
    %cmp/x 8, 38, 6;
    %jmp/1 T_0.6, 4;
    %movi 44, 14, 4;
    %mov 48, 2, 2;
    %cmp/x 8, 44, 6;
    %jmp/1 T_0.7, 4;
    %movi 50, 31, 6;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.8, 4;
    %movi 50, 15, 6;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.9, 4;
    %movi 50, 24, 6;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.10, 4;
    %movi 50, 40, 6;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.11, 4;
    %movi 50, 56, 6;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.12, 4;
    %cmp/x 8, 1, 6;
    %jmp/1 T_0.13, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea090_0, 0, 0;
    %jmp T_0.15;
T_0.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %jmp T_0.15;
T_0.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %jmp T_0.15;
T_0.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %jmp T_0.15;
T_0.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %jmp T_0.15;
T_0.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.16, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9c18_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_0.18, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ca0_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_0.20, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9d28_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9db0_0, 0, 1;
T_0.21 ;
T_0.19 ;
T_0.17 ;
    %jmp T_0.15;
T_0.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9c18_0, 0, 1;
    %jmp T_0.23;
T_0.22 ;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_0.24, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ca0_0, 0, 1;
    %jmp T_0.25;
T_0.24 ;
    %load/v 8, v0x96e9aa0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_0.26, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9d28_0, 0, 1;
    %jmp T_0.27;
T_0.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9db0_0, 0, 1;
T_0.27 ;
T_0.25 ;
T_0.23 ;
    %jmp T_0.15;
T_0.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %load/v 8, v0x96ea360_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.28, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 0;
    %jmp T_0.29;
T_0.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
T_0.29 ;
    %jmp T_0.15;
T_0.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %load/v 8, v0x96ea360_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.30, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %jmp T_0.31;
T_0.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 0;
T_0.31 ;
    %jmp T_0.15;
T_0.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 1;
    %jmp T_0.15;
T_0.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea238_0, 0, 1;
    %jmp T_0.15;
T_0.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea090_0, 0, 1;
    %jmp T_0.15;
T_0.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea2c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9f48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9ec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e9e38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96ea090_0, 0, 0;
    %jmp T_0.15;
T_0.15 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x96e86b8;
T_1 ;
    %wait E_0x96e7150;
    %load/v 8, v0x96e8858_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96e8808_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x96e8798_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96e8808_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x96e8280;
T_2 ;
    %vpi_call 8 11 "$readmemb", "/home/alumno/Escritorio/scpu/modules/progfile.dat", v0x96e4fa0;
    %end;
    .thread T_2;
    .scope S_0x96e7930;
T_3 ;
    %wait E_0x96e79b0;
    %load/v 8, v0x96e8138_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x96e81d8_0, 8;
    %ix/getv 3, v0x96e8188_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x96e80e8, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x96e7598;
T_4 ;
    %wait E_0x96e7618;
    %load/v 8, v0x96e7768_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_4.7, 6;
    %set/v v0x96e77d0_0, 2, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/v 8, v0x96e76a8_0, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/v 8, v0x96e76a8_0, 8;
    %inv 8, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/v 8, v0x96e76a8_0, 8;
    %load/v 16, v0x96e7708_0, 8;
    %add 8, 16, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/v 8, v0x96e76a8_0, 8;
    %load/v 16, v0x96e7708_0, 8;
    %sub 8, 16, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/v 8, v0x96e76a8_0, 8;
    %load/v 16, v0x96e7708_0, 8;
    %and 8, 16, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/v 8, v0x96e76a8_0, 8;
    %load/v 16, v0x96e7708_0, 8;
    %or 8, 16, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/v 8, v0x96e7708_0, 8;
    %load/v 16, v0x96e76a8_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/v 16, v0x96e7708_0, 8;
    %load/v 24, v0x96e76a8_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x96e77d0_0, 8, 8;
    %jmp T_4.9;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x96e7088;
T_5 ;
    %wait E_0x96e7150;
    %load/v 8, v0x96e72a0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e7240_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x96e71e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96e7240_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x96e69a8;
T_6 ;
    %wait E_0x96e6a88;
    %load/v 8, v0x96e6b88_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96e6b18_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x96e6aa8_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96e6b18_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x96e56a0;
T_7 ;
    %wait E_0x96e5730;
    %load/v 8, v0x96e5968_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.3, 6;
    %set/v v0x96e5760_0, 2, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/v 8, v0x96e57d0_0, 8;
    %set/v v0x96e5760_0, 8, 8;
    %jmp T_7.5;
T_7.1 ;
    %load/v 8, v0x96e5830_0, 8;
    %set/v v0x96e5760_0, 8, 8;
    %jmp T_7.5;
T_7.2 ;
    %load/v 8, v0x96e5890_0, 8;
    %set/v v0x96e5760_0, 8, 8;
    %jmp T_7.5;
T_7.3 ;
    %load/v 8, v0x96e58f8_0, 8;
    %set/v v0x96e5760_0, 8, 8;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x96e5178;
T_8 ;
    %wait E_0x96e5258;
    %load/v 8, v0x96e5600_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/v 8, v0x96e5298_0, 8;
    %set/v v0x96e5308_0, 8, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/v 8, v0x96e5298_0, 8;
    %set/v v0x96e5378_0, 8, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/v 8, v0x96e5298_0, 8;
    %set/v v0x96e53e8_0, 8, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/v 8, v0x96e5298_0, 8;
    %set/v v0x96e5458_0, 8, 8;
    %jmp T_8.4;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x96e4e70;
T_9 ;
    %wait E_0x96e46c8;
    %load/v 8, v0x96e50d8_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e5068_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x96e5128_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x96e5008_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e5068_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x96e4b98;
T_10 ;
    %wait E_0x96e46c8;
    %load/v 8, v0x96e4d98_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e4d38_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x96e4e20_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x96e4cd8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e4d38_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x96e48e8;
T_11 ;
    %wait E_0x96e46c8;
    %load/v 8, v0x96e4af8_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e4a98_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x96e4b48_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x96e4a38_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e4a98_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x96e4638;
T_12 ;
    %wait E_0x96e46c8;
    %load/v 8, v0x96e4838_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e47d8_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x96e4888_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x96e4788_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96e47d8_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x96b9ad8;
T_13 ;
    %vpi_call 12 11 "$readmemb", "/home/alumno/Escritorio/scpu/modules/vga.dat", v0x96e3c50;
    %end;
    .thread T_13;
    .scope S_0x96be728;
T_14 ;
    %set/v v0x96ebd68_0, 1, 1;
    %delay 2000, 0;
    %set/v v0x96ebd68_0, 0, 1;
    %delay 6000, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x96be728;
T_15 ;
    %vpi_call 2 56 "$monitor", "time: %0d, clk: %b, reset: %b", $time, v0x96ebd68_0, v0x96ebfe8_0;
    %vpi_call 2 58 "$dumpfile", "cpu_tb.vcd";
    %vpi_call 2 59 "$dumpvars";
    %movi 8, 3, 8;
    %set/v v0x96ebdb8_0, 8, 8;
    %movi 8, 3, 8;
    %set/v v0x96ebe08_0, 8, 8;
    %set/v v0x96ebe90_0, 0, 8;
    %set/v v0x96ebee0_0, 0, 8;
    %set/v v0x96ec120_0, 0, 1;
    %set/v v0x96ebfe8_0, 1, 1;
    %delay 500, 0;
    %set/v v0x96ebfe8_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 73 "$finish";
    %end;
    .thread T_15;
    .scope S_0x96be7f8;
T_16 ;
    %set/v v0x96ec4a0_0, 0, 32;
T_16.0 ;
    %load/v 8, v0x96ec4a0_0, 32;
   %cmpi/s 8, 10, 32;
    %jmp/0xz T_16.1, 5;
    %load/v 8, v0x96ec4a0_0, 32;
    %set/v v0x96ec4a0_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x96ec4a0_0, 32;
    %set/v v0x96ec4a0_0, 8, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x96bafe0;
T_17 ;
    %wait E_0x96e8030;
    %load/v 8, v0x96ec7c0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x96ec720_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_17.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_17.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_17.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_17.11, 6;
    %set/v v0x96ec680_0, 1, 4;
    %jmp T_17.13;
T_17.2 ;
    %set/v v0x96ec680_0, 0, 4;
    %jmp T_17.13;
T_17.3 ;
    %movi 8, 1, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.4 ;
    %movi 8, 2, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.5 ;
    %movi 8, 3, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.6 ;
    %movi 8, 4, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.7 ;
    %movi 8, 5, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.8 ;
    %movi 8, 6, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.9 ;
    %movi 8, 7, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.10 ;
    %movi 8, 8, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.11 ;
    %movi 8, 9, 4;
    %set/v v0x96ec680_0, 8, 4;
    %jmp T_17.13;
T_17.13 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu_vga.v";
    "./cpu.v";
    "./uc.v";
    "./microc.v";
    "./componentes.v";
    "./memprog.v";
    "./alu.v";
    "./e_s.v";
    "./vga.v";
    "./memvga.v";
    "./printvga.v";
    "./regtovga.v";
