

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Wed May  7 17:36:11 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY_LOOP              |     7832|     7832|         3|          1|          1|  7831|       yes|
        |- WAYPOINT_EXTRACT_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- PATHFINDING_LOOP       |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 24 15 
15 --> 17 16 
16 --> 15 
17 --> 24 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 22 18 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 31 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%waypoints_x = alloca i64 1" [assessment/toplevel.cpp:411]   --->   Operation 32 'alloca' 'waypoints_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%waypoints_y = alloca i64 1" [assessment/toplevel.cpp:411]   --->   Operation 33 'alloca' 'waypoints_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln389 = store i32 0, i32 %error_flag" [assessment/toplevel.cpp:389]   --->   Operation 34 'store' 'store_ln389' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:401]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln401 = sext i62 %trunc_ln" [assessment/toplevel.cpp:401]   --->   Operation 36 'sext' 'sext_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln401" [assessment/toplevel.cpp:401]   --->   Operation 37 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 40 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 7827, void @empty_11, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln377 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:377]   --->   Operation 52 'specmemcore' 'specmemcore_ln377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln381 = specmemcore void @_ssdm_op_SpecMemCore, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i64 666, i64 22, i64 18446744073709551615" [assessment/toplevel.cpp:381]   --->   Operation 53 'specmemcore' 'specmemcore_ln381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln382 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:382]   --->   Operation 54 'specmemcore' 'specmemcore_ln382' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln401 = br void" [assessment/toplevel.cpp:401]   --->   Operation 56 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split12"   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:401]   --->   Operation 58 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (2.09ns)   --->   "%icmp_ln401 = icmp_eq  i13 %i, i13 7831" [assessment/toplevel.cpp:401]   --->   Operation 60 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7831, i64 7831, i64 7831"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %.split12, void" [assessment/toplevel.cpp:401]   --->   Operation 62 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 63 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 63 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln401)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [assessment/toplevel.cpp:401]   --->   Operation 64 'specloopname' 'specloopname_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i13 %i" [assessment/toplevel.cpp:402]   --->   Operation 65 'zext' 'zext_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln402" [assessment/toplevel.cpp:402]   --->   Operation 66 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln402 = store i32 %MAXI_addr_read, i13 %local_ram_addr" [assessment/toplevel.cpp:402]   --->   Operation 67 'store' 'store_ln402' <Predicate = (!icmp_ln401)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln401)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 69 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:404]   --->   Operation 69 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_12 : Operation 70 [2/2] (3.25ns)   --->   "%local_ram_load_1 = load i32 1" [assessment/toplevel.cpp:405]   --->   Operation 70 'load' 'local_ram_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>

State 13 <SV = 10> <Delay = 5.68>
ST_13 : Operation 71 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:404]   --->   Operation 71 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln404 = trunc i32 %local_ram_load" [assessment/toplevel.cpp:404]   --->   Operation 72 'trunc' 'trunc_ln404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln404 = store i16 %trunc_ln404, i16 %world_size" [assessment/toplevel.cpp:404]   --->   Operation 73 'store' 'store_ln404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (3.25ns)   --->   "%local_ram_load_1 = load i32 1" [assessment/toplevel.cpp:405]   --->   Operation 74 'load' 'local_ram_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%waypoint_count = trunc i32 %local_ram_load_1" [assessment/toplevel.cpp:405]   --->   Operation 75 'trunc' 'waypoint_count' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln405_1 = trunc i32 %local_ram_load_1" [assessment/toplevel.cpp:405]   --->   Operation 76 'trunc' 'trunc_ln405_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln406 = icmp_eq  i16 %trunc_ln404, i16 0" [assessment/toplevel.cpp:406]   --->   Operation 77 'icmp' 'icmp_ln406' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (2.42ns)   --->   "%icmp_ln406_1 = icmp_ugt  i16 %trunc_ln404, i16 500" [assessment/toplevel.cpp:406]   --->   Operation 78 'icmp' 'icmp_ln406_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.19>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i16 %waypoint_count" [assessment/toplevel.cpp:406]   --->   Operation 79 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (2.07ns)   --->   "%add_ln406 = add i17 %zext_ln406, i17 131070" [assessment/toplevel.cpp:406]   --->   Operation 80 'add' 'add_ln406' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (2.43ns)   --->   "%icmp_ln406_2 = icmp_ugt  i17 %add_ln406, i17 14" [assessment/toplevel.cpp:406]   --->   Operation 81 'icmp' 'icmp_ln406_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln406_1)   --->   "%or_ln406 = or i1 %icmp_ln406_1, i1 %icmp_ln406_2" [assessment/toplevel.cpp:406]   --->   Operation 82 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln406_1 = or i1 %or_ln406, i1 %icmp_ln406" [assessment/toplevel.cpp:406]   --->   Operation 83 'or' 'or_ln406_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.70ns)   --->   "%br_ln406 = br i1 %or_ln406_1, void %.lr.ph21.preheader, void %.loopexit" [assessment/toplevel.cpp:406]   --->   Operation 84 'br' 'br_ln406' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph21"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!or_ln406_1)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void %.split9, i8 0, void %.lr.ph21.preheader"   --->   Operation 86 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:412]   --->   Operation 87 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln412_1 = zext i8 %i_2" [assessment/toplevel.cpp:412]   --->   Operation 89 'zext' 'zext_ln412_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (2.42ns)   --->   "%icmp_ln412 = icmp_ult  i16 %zext_ln412_1, i16 %waypoint_count" [assessment/toplevel.cpp:412]   --->   Operation 90 'icmp' 'icmp_ln412' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412, void %._crit_edge.loopexit, void %.split9" [assessment/toplevel.cpp:412]   --->   Operation 91 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln412 = zext i8 %i_2" [assessment/toplevel.cpp:412]   --->   Operation 92 'zext' 'zext_ln412' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln413 = add i9 %zext_ln412, i9 2" [assessment/toplevel.cpp:413]   --->   Operation 93 'add' 'add_ln413' <Predicate = (icmp_ln412)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i9 %add_ln413" [assessment/toplevel.cpp:413]   --->   Operation 94 'zext' 'zext_ln413' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln413" [assessment/toplevel.cpp:413]   --->   Operation 95 'getelementptr' 'local_ram_addr_1' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 96 [2/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:413]   --->   Operation 96 'load' 'wp' <Predicate = (icmp_ln412)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:412]   --->   Operation 97 'specloopname' 'specloopname_ln412' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 98 [1/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:413]   --->   Operation 98 'load' 'wp' <Predicate = (icmp_ln412)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %wp, i32 16, i32 31" [assessment/toplevel.cpp:414]   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i8 %i_2" [assessment/toplevel.cpp:414]   --->   Operation 100 'zext' 'zext_ln414' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%waypoints_x_addr = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln414" [assessment/toplevel.cpp:414]   --->   Operation 101 'getelementptr' 'waypoints_x_addr' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln414 = store i16 %trunc_ln2, i4 %waypoints_x_addr" [assessment/toplevel.cpp:414]   --->   Operation 102 'store' 'store_ln414' <Predicate = (icmp_ln412)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i32 %wp" [assessment/toplevel.cpp:415]   --->   Operation 103 'trunc' 'trunc_ln415' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%waypoints_y_addr = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln414" [assessment/toplevel.cpp:415]   --->   Operation 104 'getelementptr' 'waypoints_y_addr' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln415 = store i16 %trunc_ln415, i4 %waypoints_y_addr" [assessment/toplevel.cpp:415]   --->   Operation 105 'store' 'store_ln415' <Predicate = (icmp_ln412)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph21"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln412)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 5.19>
ST_17 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln427 = add i9 %trunc_ln405_1, i9 511" [assessment/toplevel.cpp:427]   --->   Operation 107 'add' 'add_ln427' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (1.66ns)   --->   "%icmp_ln427 = icmp_sgt  i9 %add_ln427, i9 0" [assessment/toplevel.cpp:427]   --->   Operation 108 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (1.70ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %.loopexit, void %.lr.ph.preheader" [assessment/toplevel.cpp:427]   --->   Operation 109 'br' 'br_ln427' <Predicate = true> <Delay = 1.70>
ST_17 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln427 = br void %.lr.ph" [assessment/toplevel.cpp:427]   --->   Operation 110 'br' 'br_ln427' <Predicate = (icmp_ln427)> <Delay = 1.58>

State 18 <SV = 14> <Delay = 4.23>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %i_5, void, i8 0, void %.lr.ph.preheader"   --->   Operation 111 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%total_len = phi i24 %total_len_1, void, i24 0, void %.lr.ph.preheader"   --->   Operation 112 'phi' 'total_len' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i8 %i_4" [assessment/toplevel.cpp:427]   --->   Operation 113 'zext' 'zext_ln427' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (1.66ns)   --->   "%icmp_ln427_1 = icmp_slt  i9 %zext_ln427, i9 %add_ln427" [assessment/toplevel.cpp:427]   --->   Operation 114 'icmp' 'icmp_ln427_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (1.91ns)   --->   "%i_5 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:430]   --->   Operation 115 'add' 'i_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427_1, void %.loopexit.loopexit, void %.split" [assessment/toplevel.cpp:427]   --->   Operation 116 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln430 = zext i8 %i_4" [assessment/toplevel.cpp:430]   --->   Operation 117 'zext' 'zext_ln430' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%waypoints_x_addr_1 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln430" [assessment/toplevel.cpp:430]   --->   Operation 118 'getelementptr' 'waypoints_x_addr_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%waypoints_y_addr_1 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln430" [assessment/toplevel.cpp:430]   --->   Operation 119 'getelementptr' 'waypoints_y_addr_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 120 [2/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 120 'load' 'waypoints_x_load' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 121 [2/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 121 'load' 'waypoints_y_load' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln430_1 = zext i8 %i_5" [assessment/toplevel.cpp:430]   --->   Operation 122 'zext' 'zext_ln430_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%waypoints_x_addr_2 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln430_1" [assessment/toplevel.cpp:430]   --->   Operation 123 'getelementptr' 'waypoints_x_addr_2' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%waypoints_y_addr_2 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln430_1" [assessment/toplevel.cpp:430]   --->   Operation 124 'getelementptr' 'waypoints_y_addr_2' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 125 'load' 'waypoints_x_load_1' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 126 [2/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 126 'load' 'waypoints_y_load_1' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 127 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln427_1)> <Delay = 1.70>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 128 [1/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 128 'load' 'waypoints_x_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 129 [1/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 129 'load' 'waypoints_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 130 [1/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 130 'load' 'waypoints_x_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 131 [1/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 131 'load' 'waypoints_y_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 132 [2/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i16 %world_size, i32 %local_ram" [assessment/toplevel.cpp:430]   --->   Operation 132 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 133 [1/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i16 %world_size, i32 %local_ram" [assessment/toplevel.cpp:430]   --->   Operation 133 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 2.47>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [assessment/toplevel.cpp:426]   --->   Operation 134 'specloopname' 'specloopname_ln426' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln430_3 = zext i16 %ret" [assessment/toplevel.cpp:430]   --->   Operation 135 'zext' 'zext_ln430_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%error_flag_load = load i32 %error_flag" [assessment/toplevel.cpp:431]   --->   Operation 136 'load' 'error_flag_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln431 = icmp_eq  i32 %error_flag_load, i32 0" [assessment/toplevel.cpp:431]   --->   Operation 137 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln431 = br i1 %icmp_ln431, void, void" [assessment/toplevel.cpp:431]   --->   Operation 138 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (2.31ns)   --->   "%total_len_1 = add i24 %zext_ln430_3, i24 %total_len" [assessment/toplevel.cpp:435]   --->   Operation 139 'add' 'total_len_1' <Predicate = (icmp_ln431)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln431)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln430_2 = zext i8 %i_5" [assessment/toplevel.cpp:430]   --->   Operation 141 'zext' 'zext_ln430_2' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_21 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 142 'mul' 'mul_ln432' <Predicate = (!icmp_ln431)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.05>
ST_22 : Operation 143 [2/3] (1.05ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 143 'mul' 'mul_ln432' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 2.10>
ST_23 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 144 'mul' 'mul_ln432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node add_ln432)   --->   "%zext_ln432 = zext i18 %mul_ln432" [assessment/toplevel.cpp:432]   --->   Operation 145 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln432 = add i32 %error_flag_load, i32 %zext_ln432" [assessment/toplevel.cpp:432]   --->   Operation 146 'add' 'add_ln432' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 147 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln432 = add i32 %error_flag_load, i32 %zext_ln432" [assessment/toplevel.cpp:432]   --->   Operation 147 'add' 'add_ln432' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln432 = store i32 %add_ln432, i32 %error_flag" [assessment/toplevel.cpp:432]   --->   Operation 148 'store' 'store_ln432' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 1.58>
ST_24 : Operation 149 [1/1] (1.70ns)   --->   "%br_ln433 = br void %.loopexit" [assessment/toplevel.cpp:433]   --->   Operation 149 'br' 'br_ln433' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 1.70>
ST_24 : Operation 150 [1/1] (7.30ns)   --->   "%MAXI_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1" [assessment/toplevel.cpp:445]   --->   Operation 150 'writereq' 'MAXI_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%storemerge3 = phi i24 %total_len, void, i24 65535, void, i24 0, void %._crit_edge.loopexit, i24 %total_len, void %.loopexit.loopexit"   --->   Operation 151 'phi' 'storemerge3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln432, void, i32 10000, void, i32 0, void %._crit_edge.loopexit, i32 0, void %.loopexit.loopexit" [assessment/toplevel.cpp:432]   --->   Operation 152 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i24 %storemerge3" [assessment/toplevel.cpp:445]   --->   Operation 153 'zext' 'zext_ln445' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (7.30ns)   --->   "%write_ln445 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 %zext_ln445, i4 15" [assessment/toplevel.cpp:445]   --->   Operation 154 'write' 'write_ln445' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 155 [1/1] (1.00ns)   --->   "%write_ln408 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:408]   --->   Operation 155 'write' 'write_ln408' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 156 [5/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 156 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 157 [4/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 157 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 158 [3/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 158 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 159 [2/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 159 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 160 [1/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 160 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln447 = ret" [assessment/toplevel.cpp:447]   --->   Operation 161 'ret' 'ret_ln447' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln389', assessment/toplevel.cpp:389) of constant 0 on static variable 'error_flag' [31]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:401) [35]  (7.3 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:401) [38]  (0 ns)
	'icmp' operation ('icmp_ln401', assessment/toplevel.cpp:401) [41]  (2.1 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:402) [47]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_ram_addr', assessment/toplevel.cpp:402) [48]  (0 ns)
	'store' operation ('store_ln402', assessment/toplevel.cpp:402) of variable 'MAXI_addr_read', assessment/toplevel.cpp:402 on array 'local_ram' [49]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:404) on array 'local_ram' [52]  (3.25 ns)

 <State 13>: 5.68ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:404) on array 'local_ram' [52]  (3.25 ns)
	'icmp' operation ('icmp_ln406', assessment/toplevel.cpp:406) [58]  (2.43 ns)

 <State 14>: 7.19ns
The critical path consists of the following:
	'add' operation ('add_ln406', assessment/toplevel.cpp:406) [61]  (2.08 ns)
	'icmp' operation ('icmp_ln406_2', assessment/toplevel.cpp:406) [62]  (2.43 ns)
	'or' operation ('or_ln406', assessment/toplevel.cpp:406) [63]  (0 ns)
	'or' operation ('or_ln406_1', assessment/toplevel.cpp:406) [64]  (0.978 ns)
	multiplexor before 'phi' operation ('total_len') with incoming values : ('total_len', assessment/toplevel.cpp:435) [133]  (1.71 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:412) [69]  (0 ns)
	'add' operation ('add_ln413', assessment/toplevel.cpp:413) [78]  (1.92 ns)
	'getelementptr' operation ('local_ram_addr_1', assessment/toplevel.cpp:413) [80]  (0 ns)
	'load' operation ('wp', assessment/toplevel.cpp:413) on array 'local_ram' [81]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('wp', assessment/toplevel.cpp:413) on array 'local_ram' [81]  (3.25 ns)
	'store' operation ('store_ln414', assessment/toplevel.cpp:414) of variable 'trunc_ln2', assessment/toplevel.cpp:414 on array 'waypoints.x', assessment/toplevel.cpp:411 [85]  (2.32 ns)

 <State 17>: 5.19ns
The critical path consists of the following:
	'add' operation ('add_ln427', assessment/toplevel.cpp:427) [91]  (1.82 ns)
	'icmp' operation ('icmp_ln427', assessment/toplevel.cpp:427) [92]  (1.66 ns)
	multiplexor before 'phi' operation ('total_len') with incoming values : ('total_len', assessment/toplevel.cpp:435) [133]  (1.71 ns)

 <State 18>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:430) [97]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:430) [101]  (1.92 ns)
	'getelementptr' operation ('waypoints_x_addr_2', assessment/toplevel.cpp:430) [111]  (0 ns)
	'load' operation ('waypoints_x_load_1', assessment/toplevel.cpp:430) on array 'waypoints.x', assessment/toplevel.cpp:411 [113]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('waypoints_x_load', assessment/toplevel.cpp:430) on array 'waypoints.x', assessment/toplevel.cpp:411 [108]  (2.32 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 2.47ns
The critical path consists of the following:
	'load' operation ('error_flag_load', assessment/toplevel.cpp:431) on static variable 'error_flag' [117]  (0 ns)
	'icmp' operation ('icmp_ln431', assessment/toplevel.cpp:431) [118]  (2.47 ns)

 <State 22>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln432', assessment/toplevel.cpp:432) [125]  (1.05 ns)

 <State 23>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln432', assessment/toplevel.cpp:432) [125]  (0 ns)
	'add' operation of DSP[127] ('add_ln432', assessment/toplevel.cpp:432) [127]  (2.1 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:445) [136]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'phi' operation ('total_len') with incoming values : ('total_len', assessment/toplevel.cpp:435) [133]  (0 ns)
	bus write on port 'MAXI' (assessment/toplevel.cpp:445) [137]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:445) [138]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:445) [138]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:445) [138]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:445) [138]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:445) [138]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
