--include=/usr/xilinx/Vitis/2023.2/aietools/include
--include=/home/luanxinya/SVD/FPGA_test/128/./aie
--include=/home/luanxinya/SVD/FPGA_test/128/./
/home/luanxinya/SVD/FPGA_test/128/aie/TopGraph.cpp
--platform=/usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm
--target=hw
--pl-freq=450.000000
--workdir=/home/luanxinya/SVD/FPGA_test/128/./Work
--Xchess=main:backend.mist2.xargs=-ggraph
--runtime-opt=1
--verbose=1
--xlopt=0
--enable-partition=0:50

