Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5838ce660b4641e1a1e0c56ef7e5a626 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBCD_behav xil_defaultlib.testBCD xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/hangtenz/lab3/lab3.srcs/sources_1/new/BCD.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.testBCD
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBCD_behav
