Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: mem_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_test"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : mem_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\Ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" into library work
Parsing module <cache>.
Analyzing Verilog file "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\mem_test.v" into library work
Parsing module <mem_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mem_test>.

Elaborating module <cache>.

Elaborating module <ram>.
WARNING:HDLCompiler:413 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" Line 136: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" Line 208: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" Line 209: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" Line 256: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\cache.v" Line 90: Net <ram_clr> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\jahend6\Documents\School\EE480\Modules\Cache\memory_test\mem_test.v" Line 46: Net <i[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mem_test>.
    Related source file is "c:/users/jahend6/documents/school/ee480/modules/cache/memory_test/mem_test.v".
WARNING:Xst:653 - Signal <i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mem_test> synthesized.

Synthesizing Unit <cache>.
    Related source file is "c:/users/jahend6/documents/school/ee480/modules/cache/memory_test/cache.v".
        d_width = 8
        a_width = 8
        n = 4
WARNING:Xst:653 - Signal <ram_clr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <cache_hit>.
    Found 1-bit register for signal <hit>.
    Found 8-bit register for signal <target_addr>.
    Found 8-bit register for signal <target_data>.
    Found 1-bit register for signal <target_rw>.
    Found 32-bit register for signal <n0238[31:0]>.
    Found 32-bit register for signal <n0239[31:0]>.
    Found 8-bit register for signal <n0240[7:0]>.
    Found 1-bit register for signal <ram_enab>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <ram_addr>.
    Found 8-bit register for signal <ram_data_in>.
    Found 1-bit register for signal <ram_rw>.
    Found 2-bit register for signal <curr_LRU>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr_GND_2_o_equal_18_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_2_o_GND_2_o_sub_153_OUT<1:0>> created at line 256.
    Found 2-bit subtractor for signal <GND_2_o_GND_2_o_sub_156_OUT<1:0>> created at line 256.
    Found 2-bit subtractor for signal <GND_2_o_GND_2_o_sub_159_OUT<1:0>> created at line 256.
    Found 2-bit subtractor for signal <GND_2_o_GND_2_o_sub_162_OUT<1:0>> created at line 256.
    Found 2-bit 4-to-1 multiplexer for signal <cache_hit[1]_cache_access[3][1]_wide_mux_80_OUT> created at line 204.
    Found 8-bit 4-to-1 multiplexer for signal <cache_hit[1]_cache_data[3][7]_wide_mux_117_OUT> created at line 215.
    Found 8-bit 4-to-1 multiplexer for signal <curr_LRU[1]_cache_addr[3][7]_wide_mux_129_OUT> created at line 229.
    Found 8-bit 4-to-1 multiplexer for signal <curr_LRU[1]_cache_data[3][7]_wide_mux_130_OUT> created at line 230.
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[0][7]_equal_21_o> created at line 135
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[1][7]_equal_25_o> created at line 135
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[2][7]_equal_29_o> created at line 135
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[3][7]_equal_33_o> created at line 135
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[0][1]_LessThan_82_o> created at line 204
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[1][1]_LessThan_90_o> created at line 204
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[2][1]_LessThan_98_o> created at line 204
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[3][1]_LessThan_106_o> created at line 204
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  98 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cache> synthesized.

Synthesizing Unit <ram>.
    Related source file is "c:/users/jahend6/documents/school/ee480/modules/cache/memory_test/ram.v".
        d_width = 8
        a_width = 8
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 75
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 75
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2058<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <memory<0><2047:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2059<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2063<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2064<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2057<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2060<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2061<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <clr_clk_DFF_2062<0:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:0>> (without init value) have a constant value of 0 in block <ram>.
    Summary:
	inferred   8 Tristate(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit subtractor                                      : 4
# Registers                                            : 14
 1-bit register                                        : 4
 2-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 6
# Comparators                                          : 8
 2-bit comparator greater                              : 4
 8-bit comparator equal                                : 4
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 19
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 4-to-1 multiplexer                              : 3
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit subtractor                                      : 4
# Registers                                            : 120
 Flip-Flops                                            : 120
# Comparators                                          : 8
 2-bit comparator greater                              : 4
 8-bit comparator equal                                : 4
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 19
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 4-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memory/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0101  | 0101
 0111  | 0111
 0110  | 0110
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1101  | 1101
 1100  | 1100
-------------------
WARNING:Xst:2042 - Unit ram: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.

Optimizing unit <mem_test> ...

Optimizing unit <cache> ...
WARNING:Xst:1293 - FF/Latch <curr_LRU_0> has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_31> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_30> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_29> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_28> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_27> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_26> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_25> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_24> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_15> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_14> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_13> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_12> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_11> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_10> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_9> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_8> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cache_addr_0_16> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_17> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_18> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_19> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_20> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_21> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_22> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cache_addr_0_23> (without init value) has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <curr_LRU_1> has a constant value of 0 in block <cache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cache_access_0_0> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_1> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_2> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_3> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_4> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_5> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_6> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <cache_access_0_7> of sequential type is unconnected in block <cache>.

Optimizing unit <ram> ...
WARNING:Xst:2677 - Node <memory/ram_addr_7> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_6> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_5> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_4> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_3> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_2> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_1> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_addr_0> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_7> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_6> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_5> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_4> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_3> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_2> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_1> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_data_in_0> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_rw> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:2677 - Node <memory/ram_enab> of sequential type is unconnected in block <mem_test>.
WARNING:Xst:1710 - FF/Latch <memory/cache_data_0_23> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_22> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_21> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_20> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_19> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_18> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_17> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_16> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_15> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_14> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_13> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_12> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_11> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_10> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_9> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory/cache_data_0_8> (without init value) has a constant value of 0 in block <mem_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memory/cache_hit_1> in Unit <mem_test> is equivalent to the following FF/Latch, which will be removed : <memory/cache_hit_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mem_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 89
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 2
#      LUT4                        : 45
#      LUT5                        : 10
#      LUT6                        : 19
#      MUXF7                       : 1
# FlipFlops/Latches                : 55
#      FD                          : 3
#      FD_1                        : 24
#      FDE                         : 16
#      FDE_1                       : 8
#      FDR                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 196
#      IBUF                        : 19
#      OBUF                        : 177

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  54576     0%  
 Number of Slice LUTs:                   87  out of  27288     0%  
    Number used as Logic:                87  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      33  out of     88    37%  
   Number with an unused LUT:             1  out of     88     1%  
   Number of fully used LUT-FF pairs:    54  out of     88    61%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         216
 Number of bonded IOBs:                 197  out of    316    62%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.696ns (Maximum Frequency: 114.995MHz)
   Minimum input arrival time before clock: 5.511ns
   Maximum output required time after clock: 4.746ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.696ns (frequency: 114.995MHz)
  Total number of paths / destination ports: 564 / 79
-------------------------------------------------------------------------
Delay:               4.348ns (Levels of Logic = 3)
  Source:            memory/cache_addr_0_2 (FF)
  Destination:       memory/target_data_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: memory/cache_addr_0_2 to memory/target_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.525   0.994  memory/cache_addr_0_2 (memory/cache_addr_0_2)
     LUT6:I3->O            2   0.235   0.834  memory/Addr[7]_cache_addr[0][7]_equal_21_o82 (memory/Addr[7]_cache_addr[0][7]_equal_21_o81)
     LUT6:I4->O           16   0.250   1.182  memory/Addr[7]_cache_addr[0][7]_equal_21_o83 (memory/Addr[7]_cache_addr[0][7]_equal_21_o)
     LUT4:I3->O            1   0.254   0.000  memory/target_addr_0_dpot (memory/target_addr_0_dpot)
     FDE:D                     0.074          memory/target_addr_0
    ----------------------------------------
    Total                      4.348ns (1.338ns logic, 3.010ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 455 / 71
-------------------------------------------------------------------------
Offset:              5.511ns (Levels of Logic = 4)
  Source:            addr<2> (PAD)
  Destination:       memory/cache_hit_1 (FF)
  Destination Clock: clk rising

  Data Path: addr<2> to memory/cache_hit_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.994  addr_2_IBUF (addr_2_IBUF)
     LUT3:I0->O            1   0.235   0.682  memory/Addr[7]_cache_addr[2][7]_equal_29_o8_SW0 (N2)
     LUT6:I5->O           18   0.254   1.690  memory/Addr[7]_cache_addr[2][7]_equal_29_o8 (memory/Addr[7]_cache_addr[2][7]_equal_29_o)
     LUT6:I0->O            1   0.254   0.000  memory/cache_hit_1_rstpot (memory/cache_hit_1_rstpot)
     FD:D                      0.074          memory/cache_hit_1
    ----------------------------------------
    Total                      5.511ns (2.145ns logic, 3.366ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              4.746ns (Levels of Logic = 1)
  Source:            memory/cache_hit_1 (FF)
  Destination:       cache_hit<1> (PAD)
  Source Clock:      clk rising

  Data Path: memory/cache_hit_1 to cache_hit<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.525   1.309  memory/cache_hit_1 (memory/cache_hit_1)
     OBUF:I->O                 2.912          cache_hit_1_OBUF (cache_hit<1>)
    ----------------------------------------
    Total                      4.746ns (3.437ns logic, 1.309ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.114|    4.348|    4.326|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.00 secs
 
--> 

Total memory usage is 262536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   87 (   0 filtered)
Number of infos    :    2 (   0 filtered)

