[{"DBLP title": "Improving GPU Multitasking Efficiency Using Dynamic Resource Sharing.", "DBLP authors": ["Jiho Kim", "Jehee Cha", "Jason Jong Kyu Park", "Dongsuk Jeon", "Yongjun Park"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2018.2889042", "OA papers": [{"PaperId": "https://openalex.org/W2905756678", "PaperTitle": "Improving GPU Multitasking Efficiency Using Dynamic Resource Sharing", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Hongik University": 2.0, "University of Michigan\u2013Ann Arbor": 1.0, "SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 1.0, "Hanyang University": 1.0}, "Authors": ["Jiho Kim", "Jehee Cha", "Jason Y. Park", "Dongsuk Jeon", "Yongjun Park"]}]}, {"DBLP title": "PIMSim: A Flexible and Detailed Processing-in-Memory Simulator.", "DBLP authors": ["Sheng Xu", "Xiaoming Chen", "Ying Wang", "Yinhe Han", "Xuehai Qian", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2018.2885752", "OA papers": [{"PaperId": "https://openalex.org/W2904405156", "PaperTitle": "PIMSim: A Flexible and Detailed Processing-in-Memory Simulator", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "University of Southern California": 1.0}, "Authors": ["Sheng Xu", "Xiao-Ming Chen", "Ying Wang", "Yinhe Han", "Xuehai Qian", "Xiaowei Li"]}]}, {"DBLP title": "Spatial Correlation and Value Prediction in Convolutional Neural Networks.", "DBLP authors": ["Gil Shomron", "Uri C. Weiser"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2018.2890236", "OA papers": [{"PaperId": "https://openalex.org/W2883089954", "PaperTitle": "Spatial Correlation and Value Prediction in Convolutional Neural Networks", "Year": 2019, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Gil Shomron", "Uri Weiser"]}]}, {"DBLP title": "A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors.", "DBLP authors": ["Ujjwal Gupta", "Sumit K. Mandal", "Manqing Mao", "Chaitali Chakrabarti", "\u00dcmit Y. Ogras"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2892151", "OA papers": [{"PaperId": "https://openalex.org/W2908925809", "PaperTitle": "A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors", "Year": 2019, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Arizona State University": 5.0}, "Authors": ["Ujjwal Gupta", "Sumit Mandal", "Manqing Mao", "Chaitali Chakrabarti", "Umit Y. Ogras"]}]}, {"DBLP title": "Scalable LLVM-Based Accelerator Modeling in gem5.", "DBLP authors": ["Samuel Rogers", "Joshua Slycord", "Ronak Raheja", "Hamed Tabkhi"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2893932", "OA papers": [{"PaperId": "https://openalex.org/W2913127789", "PaperTitle": "Scalable LLVM-Based Accelerator Modeling in gem5", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of North Carolina at Charlotte": 4.0}, "Authors": ["Samuel Rogers", "Joshua Slycord", "Ronak Raheja", "Hamed Tabkhi"]}]}, {"DBLP title": "Shimmer: Implementing a Heterogeneous-Reliability DRAM Framework on a Commodity Server.", "DBLP authors": ["Konstantinos Tovletoglou", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2893189", "OA papers": [{"PaperId": "https://openalex.org/W2909597778", "PaperTitle": "Shimmer: Implementing a Heterogeneous-Reliability DRAM Framework on a Commodity Server", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Queen's University Belfast": 4.0}, "Authors": ["Konstantinos Tovletoglou", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"]}]}, {"DBLP title": "Hybrid Remote Access Protocol.", "DBLP authors": ["Chanchal Kumar", "Sidharth Singh", "Gregory T. Byrd"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2896116", "OA papers": [{"PaperId": "https://openalex.org/W2912661995", "PaperTitle": "Hybrid Remote Access Protocol", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Chanchal Kumar", "Sidharth Singh", "Gregory T. Byrd"]}]}, {"DBLP title": "Detect DRAM Disturbance Error by Using Disturbance Bin Counters.", "DBLP authors": ["Yicheng Wang", "Yang Liu", "Peiyun Wu", "Zhao Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2897299", "OA papers": [{"PaperId": "https://openalex.org/W2912071625", "PaperTitle": "Detect DRAM Disturbance Error by Using Disturbance Bin Counters", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois at Chicago": 4.0}, "Authors": ["Yicheng Wang", "Yang Liu", "Pei-Yun Jenny Wu", "Zhao Zhang"]}]}, {"DBLP title": "NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs.", "DBLP authors": ["Xinfeng Xie", "Xing Hu", "Peng Gu", "Shuangchen Li", "Yu Ji", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2898196", "OA papers": [{"PaperId": "https://openalex.org/W2911283150", "PaperTitle": "NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 6.0}, "Authors": ["Xinfeng Xie", "Xing Hu", "Peng Gu", "Shuangchen Li", "Yu Ji", "Yuan Xie"]}]}, {"DBLP title": "RTSim: A Cycle-Accurate Simulator for Racetrack Memories.", "DBLP authors": ["Asif Ali Khan", "Fazal Hameed", "Robin Bl\u00e4sing", "Stuart S. P. Parkin", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2899306", "OA papers": [{"PaperId": "https://openalex.org/W2913174568", "PaperTitle": "RTSim: A Cycle-Accurate Simulator for Racetrack Memories", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"TU Dresden": 3.0, "Max Planck Institute of Microstructure Physics": 2.0}, "Authors": ["Asif Khan", "Fazal Hameed", "Robin Bl\u00e4sing", "Stuart S. P. Parkin", "Jeronimo Castrillon"]}]}, {"DBLP title": "SVSoC: Speculative Vision Systems-on-a-Chip.", "DBLP authors": ["Yiming Gan", "Yuxian Qiu", "Jingwen Leng", "Yuhao Zhu"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2903241", "OA papers": [{"PaperId": "https://openalex.org/W2918742984", "PaperTitle": "SVSoC: Speculative Vision Systems-on-a-Chip", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rochester": 2.0, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Yiming Gan", "Yuxian Qiu", "Jingwen Leng", "Yuhao Zhu"]}]}, {"DBLP title": "Design Space Exploration of Memory Controller Placement in Throughput Processors with Deep Learning.", "DBLP authors": ["Ting-Ru Lin", "Yunfan Li", "Massoud Pedram", "Lizhong Chen"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2905587", "OA papers": [{"PaperId": "https://openalex.org/W2921989415", "PaperTitle": "Design Space Exploration of Memory Controller Placement in Throughput Processors with Deep Learning", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southern California": 2.0, "Oregon State University": 2.0}, "Authors": ["Ting-Ru Lin", "Yunfan Li", "Massoud Pedram", "Long Qing Chen"]}]}, {"DBLP title": "PPT-GPU: Scalable GPU Performance Modeling.", "DBLP authors": ["Yehia Arafa", "Abdel-Hameed A. Badawy", "Gopinath Chennupati", "Nandakishore Santhi", "Stephan J. Eidenbenz"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2904497", "OA papers": [{"PaperId": "https://openalex.org/W2921788688", "PaperTitle": "PPT-GPU: Scalable GPU Performance Modeling", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"New Mexico State University": 2.0, "Los Alamos National Laboratory": 3.0}, "Authors": ["Yehia Arafa", "Abdel-Hameed A. Badawy", "Gopinath Chennupati", "Nandakishore Santhi", "Stephan Eidenbenz"]}]}, {"DBLP title": "Orbital Edge Computing: Machine Inference in Space.", "DBLP authors": ["Bradley Denby", "Brandon Lucia"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2907539", "OA papers": [{"PaperId": "https://openalex.org/W2922634353", "PaperTitle": "Orbital Edge Computing: Machine Inference in Space", "Year": 2019, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Bradley Denby", "Brandon Lucia"]}]}, {"DBLP title": "A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration.", "DBLP authors": ["He Liu", "Jianhui Han", "Youhui Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2908374", "OA papers": [{"PaperId": "https://openalex.org/W2925767305", "PaperTitle": "A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 0.5}, "Authors": ["He Liu", "Jianhui Han", "Youhui Zhang"]}]}, {"DBLP title": "Dark Wires and the Opportunities for Reconfigurable Logic.", "DBLP authors": ["Tian Tan", "Eriko Nurvitadhi", "Derek Chiou"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2909867", "OA papers": [{"PaperId": "https://openalex.org/W2943462297", "PaperTitle": "Dark Wires and the Opportunities for Reconfigurable Logic", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 1.5, "Intel (United States)": 1.0, "Microsoft (United States)": 0.5}, "Authors": ["Tian Yuan Tan", "Eriko Nurvitadhi", "Derek Chiou"]}]}, {"DBLP title": "Precise Runahead Execution.", "DBLP authors": ["Ajeya Naithani", "Josu\u00e9 Feliu", "Almutaz Adileh", "Lieven Eeckhout"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2910518", "OA papers": [{"PaperId": "https://openalex.org/W2943017590", "PaperTitle": "Precise Runahead Execution", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 3.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.0}, "Authors": ["Ajeya Naithani", "Josue Feliu", "Almutaz Adileh", "Lieven Eeckhout"]}]}, {"DBLP title": "Massively Parallel Server Processors.", "DBLP authors": ["Varun Agrawal", "Mina Abbasi Dinani", "Yuxuan Shui", "Michael Ferdman", "Nima Honarmand"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2911287", "OA papers": [{"PaperId": "https://openalex.org/W2923866120", "PaperTitle": "Massively Parallel Server Processors", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stony Brook University": 5.0}, "Authors": ["Varun Agrawal", "Mina Abbasi Dinani", "Yuxuan Shui", "Michael Ferdman", "Nima Honarmand"]}]}, {"DBLP title": "Performance Modeling and Bottleneck Analysis of EDGE Processors Using Dependence Graphs.", "DBLP authors": ["Hossein Golestani", "Gagan Gupta", "Rathijit Sen"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2911514", "OA papers": [{"PaperId": "https://openalex.org/W2946308040", "PaperTitle": "Performance Modeling and Bottleneck Analysis of EDGE Processors Using Dependence Graphs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Microsoft (United States)": 1.0, "Microsoft Corporation, Madison WI": 1.0}, "Authors": ["Hossein Bakhshi Golestani", "Gagan Gupta", "Rathijit Sen"]}]}, {"DBLP title": "Asymmetric Resilience for Accelerator-Rich Systems.", "DBLP authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2917898", "OA papers": [{"PaperId": "https://openalex.org/W2944957546", "PaperTitle": "Asymmetric Resilience for Accelerator-Rich Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Jiao Tong University": 1.0, "IBM Research - Thomas J. Watson Research Center": 3.0, "Harvard University Press": 1.0}, "Authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"]}]}, {"DBLP title": "A Scalable and Efficient In-Memory Interconnect Architecture for Automata Processing.", "DBLP authors": ["Elaheh Sadredini", "Reza Rahimi", "Vaibhav Verma", "Mircea Stan", "Kevin Skadron"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2909870", "OA papers": [{"PaperId": "https://openalex.org/W2954534637", "PaperTitle": "A Scalable and Efficient In-Memory Interconnect Architecture for Automata Processing", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Virginia": 5.0}, "Authors": ["Elaheh Sadredini", "Reza Rahimi", "Vaibhav Verma", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "Tuning Performance via Metrics with Expectations.", "DBLP authors": ["Ahmad Yasin", "Avi Mendelson", "Yosi Ben-Asher"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2916408", "OA papers": [{"PaperId": "https://openalex.org/W2945261484", "PaperTitle": "Tuning Performance via Metrics with Expectations", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (Israel)": 0.5, "University of Haifa": 1.5, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Ahmad Yasin", "Avi Mendelson", "Yosi Ben-Asher"]}]}, {"DBLP title": "Modeling Emerging Memory-Divergent GPU Applications.", "DBLP authors": ["Lu Wang", "Magnus Jahre", "Almutaz Adileh", "Zhiying Wang", "Lieven Eeckhout"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2923618", "OA papers": [{"PaperId": "https://openalex.org/W2953033921", "PaperTitle": "Modeling Emerging Memory-Divergent GPU Applications", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University": 3.0, "Norwegian University of Science and Technology": 1.0, "National University of Defense Technology": 1.0}, "Authors": ["Lu Wang", "Magnus Jahre", "Almutaz Adileh", "Zhiying Wang", "Lieven Eeckhout"]}]}, {"DBLP title": "SMT-SA: Simultaneous Multithreading in Systolic Arrays.", "DBLP authors": ["Gil Shomron", "Tal Horowitz", "Uri C. Weiser"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2924007", "OA papers": [{"PaperId": "https://openalex.org/W2949660525", "PaperTitle": "SMT-SA: Simultaneous Multithreading in Systolic Arrays", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "University of Haifa": 1.0}, "Authors": ["Gil Shomron", "Tal Horowitz", "Uri Weiser"]}]}, {"DBLP title": "Rusty: Runtime System Predictability Leveraging LSTM Neural Networks.", "DBLP authors": ["Dimosthenis Masouros", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2924622", "OA papers": [{"PaperId": "https://openalex.org/W2954249567", "PaperTitle": "Rusty: Runtime System Predictability Leveraging LSTM Neural Networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["Dimosthenis Masouros", "Sotirios Xydis", "Dimitrios Soudris"]}]}, {"DBLP title": "HAD-TWL: Hot Address Detection-Based Wear Leveling for Phase-Change Memory Systems with Low Latency.", "DBLP authors": ["Sunwoong Kim", "Hyunmin Jung", "Woojae Shin", "Hyokeun Lee", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2929393", "OA papers": [{"PaperId": "https://openalex.org/W2963744893", "PaperTitle": "HAD-TWL: Hot Address Detection-Based Wear Leveling for Phase-Change Memory Systems with Low Latency", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 4.0}, "Authors": ["Sunwoong Kim", "Hyunmin Jung", "Woojae Shin", "Hyo-Keun Lee", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Quantum Circuits for Dynamic Runtime Assertions in Quantum Computation.", "DBLP authors": ["Huiyang Zhou", "Gregory T. Byrd"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2935049", "OA papers": [{"PaperId": "https://openalex.org/W3103678898", "PaperTitle": "Quantum Circuits for Dynamic Runtime Assertions in Quantum Computation", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Huiyang Zhou", "Gregory T. Byrd"]}]}, {"DBLP title": "ARCE: Towards Code Pointer Integrity on Embedded Processors Using Architecture-Assisted Run-Time Metadata Management.", "DBLP authors": ["Jinli Rao", "Tianyong Ao", "Kui Dai", "Xuecheng Zou"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2935445", "OA papers": [{"PaperId": "https://openalex.org/W2969815182", "PaperTitle": "ARCE: Towards Code Pointer Integrity on Embedded Processors Using Architecture-Assisted Run-Time Metadata Management", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Huazhong University of Science and Technology": 2.0, "Henan University": 1.0, "Peking University": 1.0}, "Authors": ["Jinli Rao", "Tianyong Ao", "Kui Dai", "Xuecheng Zou"]}]}, {"DBLP title": "Determining Optimal Coherency Interface for Many-Accelerator SoCs Using Bayesian Optimization.", "DBLP authors": ["Kshitij Bhardwaj", "Marton Havasi", "Yuan Yao", "David M. Brooks", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Gu-Yeon Wei"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2910521", "OA papers": [{"PaperId": "https://openalex.org/W2973643951", "PaperTitle": "Determining Optimal Coherency Interface for Many-Accelerator SoCs Using Bayesian Optimization", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Harvard University Press": 4.0, "University of Cambridge": 2.0}, "Authors": ["Kshitij Bhardwaj", "Marton Havasi", "Yuan Yao", "David J. Brooks", "Jose Miguel Hernandez Lobato", "Gu-Yeon Wei"]}]}, {"DBLP title": "Code Layout Optimization for Near-Ideal Instruction Cache.", "DBLP authors": ["Ali Ansari", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2924429", "OA papers": [{"PaperId": "https://openalex.org/W2956110135", "PaperTitle": "Code Layout Optimization for Near-Ideal Instruction Cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sharif University of Technology": 1.0, "Institute for Research in Fundamental Sciences": 1.0, "Department of Computer EngineeringSharif University of Technology": 1.0}, "Authors": ["Ali R. Ansari", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Speeding up Collective Communications Through Inter-GPU Re-Routing.", "DBLP authors": ["Kiran Ranganath", "AmirAli Abdolrashidi", "Shuaiwen Leon Song", "Daniel Wong"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2933842", "OA papers": [{"PaperId": "https://openalex.org/W2967053072", "PaperTitle": "Speeding up Collective Communications Through Inter-GPU Re-Routing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Riverside": 3.0, "University of Sydney": 1.0}, "Authors": ["Kiran Ranganath", "AmirAli Abdolrashidi", "Shuaiwen Leon Song", "Daniel Fu Keung Wong"]}]}, {"DBLP title": "Power Profiling of Modern Die-Stacked Memory.", "DBLP authors": ["Dylan C. Stow", "Amin Farmahini Farahani", "Sudhanva Gurumurthi", "Michael Ignatowski", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2941715", "OA papers": [{"PaperId": "https://openalex.org/W2974512712", "PaperTitle": "Power Profiling of Modern Die-Stacked Memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 2.0, "Google (United States)": 1.0, "AMD Research,  Austin, TX, USA": 2.0}, "Authors": ["Dylan Stow", "Amin Farmahini-Farahani", "Sudhanva Gurumurthi", "Michael Ignatowski", "Yuan Xie"]}]}, {"DBLP title": "Coordinated DVFS and Precision Control for Deep Neural Networks.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Hassan Hafez-Kolahi", "Sherief Reda"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2942020", "OA papers": [{"PaperId": "https://openalex.org/W2973657294", "PaperTitle": "Coordinated DVFS and Precision Control for Deep Neural Networks", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Institute for Research in Fundamental Sciences": 1.0, "Sharif University of Technology": 1.0, "Brown University": 0.5, "Providence College": 0.5}, "Authors": ["Seyed Morteza Nabavinejad", "Hassan Hafez-Kolahi", "Sherief Reda"]}]}, {"DBLP title": "Exploiting OS-Level Memory Offlining for DRAM Power Management.", "DBLP authors": ["Seunghak Lee", "Nam Sung Kim", "Daehoon Kim"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2942914", "OA papers": [{"PaperId": "https://openalex.org/W2977003028", "PaperTitle": "Exploiting OS-Level Memory Offlining for DRAM Power Management", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Daegu Gyeongbuk Institute of Science and Technology": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Seunghak Lee", "Nam Kim", "Daehoon Kim"]}]}, {"DBLP title": "Performance and Fairness Improvement on CMPs Considering Bandwidth and Cache Utilization.", "DBLP authors": ["Theodoros Marinakis", "Iraklis Anagnostopoulos"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2944810", "OA papers": [{"PaperId": "https://openalex.org/W2977927273", "PaperTitle": "Performance and Fairness Improvement on CMPs Considering Bandwidth and Cache Utilization", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Theodoros Marinakis", "Iraklis Anagnostopoulos"]}]}, {"DBLP title": "A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing.", "DBLP authors": ["Adarsha Balaji", "Shihao Song", "Anup Das", "Nikil D. Dutt", "Jeff Krichmar", "Nagarajan Kandasamy", "Francky Catthoor"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2951507", "OA papers": [{"PaperId": "https://openalex.org/W2984215176", "PaperTitle": "A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Drexel University": 4.0, "University of California, Irvine": 2.0, "Imec": 1.0}, "Authors": ["Adarsha Balaji", "Shihao Song", "Anup Das", "Nikil Dutt", "Jeffrey L. Krichmar", "Nagarajan Kandasamy", "Francky Catthoor"]}]}, {"DBLP title": "Locality-Aware GPU Register File.", "DBLP authors": ["Hyeran Jeon", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Daniel Wong", "Sindhuja Elango"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2959298", "OA papers": [{"PaperId": "https://openalex.org/W2999509507", "PaperTitle": "Locality-Aware GPU Register File", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"San Jose State University": 2.0, "University of California, Riverside": 3.0}, "Authors": ["Hyeran Jeon", "Hodjat Asghari Esfeden", "Nael Abu-Ghazaleh", "Daniel Fu Keung Wong", "Sindhuja Gopalakrishnan Elango"]}]}, {"DBLP title": "Priority-Based PCIe Scheduling for Multi-Tenant Multi-GPU Systems.", "DBLP authors": ["Chen Li", "Jun Yang", "Yifan Sun", "Lingling Jin", "Lingjie Xu", "Zheng Cao", "Pengfei Fan", "David R. Kaeli", "Sheng Ma", "Yang Guo"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2955119", "OA papers": [{"PaperId": "https://openalex.org/W2990215301", "PaperTitle": "Priority-Based PCIe Scheduling for Multi-Tenant Multi-GPU Systems", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 3.0, "University of Pittsburgh": 1.0, "Northeastern University": 2.0, "Alibaba Group (China)": 4.0}, "Authors": ["Chen Li", "Jun Yang", "Yifan Sun", "Lingling Jin", "Lingjie Xu", "Zheng Cao", "Peng-Fei Fan", "David Kaeli", "Sheng Ma", "Yang Guo"]}]}, {"DBLP title": "DAEGEN: A Modular Compiler for Exploring Decoupled Spatial Accelerators.", "DBLP authors": ["Jian Weng", "Sihao Liu", "Vidushi Dadu", "Tony Nowatzki"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2955456", "OA papers": [{"PaperId": "https://openalex.org/W2989645330", "PaperTitle": "DAEGEN: A Modular Compiler for Exploring Decoupled Spatial Accelerators", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jian-Gang Weng", "Sihao Liu", "Vidushi Dadu", "Tony Nowatzki"]}]}, {"DBLP title": "LOOG: Improving GPU Efficiency With Light-Weight Out-Of-Order Execution.", "DBLP authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2951161", "OA papers": [{"PaperId": "https://openalex.org/W2989532353", "PaperTitle": "LOOG: Improving GPU Efficiency With Light-Weight Out-Of-Order Execution", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["Konstantinos Iliakis", "Sotirios Xydis", "Dimitrios Soudris"]}]}, {"DBLP title": "Improving the Instruction Fetch Throughput with Dynamically Configuring the Fetch Pipeline.", "DBLP authors": ["Reoma Matsuo", "Ryota Shioya", "Hideki Ando"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2952592", "OA papers": [{"PaperId": "https://openalex.org/W2988607297", "PaperTitle": "Improving the Instruction Fetch Throughput with Dynamically Configuring the Fetch Pipeline", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nagoya University": 2.0, "The University of Tokyo": 1.0}, "Authors": ["Reoma Matsuo", "Ryota Shioya", "Hideki Ando"]}]}, {"DBLP title": "Are Crossbar Memories Secure? New Security Vulnerabilities in Crossbar Memories.", "DBLP authors": ["Vamsee Reddy Kommareddy", "Baogang Zhang", "Fan Yao", "Rickard Ewetz", "Amro Awad"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2952111", "OA papers": [{"PaperId": "https://openalex.org/W2988187473", "PaperTitle": "Are Crossbar Memories Secure? New Security Vulnerabilities in Crossbar Memories", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Central Florida": 5.0}, "Authors": ["Vamsee Reddy Kommareddy", "Baogang Zhang", "Fan Yao", "Rickard Ewetz", "Amro Awad"]}]}, {"DBLP title": "Isolating Speculative Data to Prevent Transient Execution Attacks.", "DBLP authors": ["Kristin Barber", "Anys Bacha", "Li Zhou", "Yinqian Zhang", "Radu Teodorescu"], "year": 2019, "doi": "https://doi.org/10.1109/LCA.2019.2916328", "OA papers": [{"PaperId": "https://openalex.org/W2945639393", "PaperTitle": "Isolating Speculative Data to Prevent Transient Execution Attacks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The Ohio State University": 4.0, "University of Michigan\u2013Dearborn": 1.0}, "Authors": ["Kristin Barber", "Anys Bacha", "Li Zhou", "Yinqian Zhang", "Radu Teodorescu"]}]}]