Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:57:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_63_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.796ns (24.136%)  route 2.502ns (75.864%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 6.746 - 4.000 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.391ns (routing 1.409ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.281ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=7012, routed)        2.391     3.328    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X105Y335       FDCE                                         r  Delay1No10_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y335       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.407 r  Delay1No10_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.482     3.889    Delay1No10_instance/Q[2]
    SLICE_X101Y331       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.013 r  Delay1No10_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.009     4.022    Sum12_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X101Y331       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.208 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.234    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X101Y332       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.249 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.275    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X101Y333       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.327 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.362     4.689    Delay1No11_instance/CO[0]
    SLICE_X103Y333       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.724 f  Delay1No11_instance/shiftedFracY_d1[49]_i_6__2/O
                         net (fo=33, routed)          0.414     5.138    Delay1No11_instance/eqOp
    SLICE_X102Y332       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.190 r  Delay1No11_instance/shiftedFracY_d1[39]_i_3__2/O
                         net (fo=4, routed)           0.339     5.529    Delay1No11_instance/shiftedFracY_d1[39]_i_3__2_n_0
    SLICE_X103Y333       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.653 r  Delay1No11_instance/shiftedFracY_d1[38]_i_2__2/O
                         net (fo=4, routed)           0.581     6.234    Delay1No11_instance/Sum12_1_impl_instance/level2[15]
    SLICE_X99Y329        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.324 r  Delay1No11_instance/shiftedFracY_d1[10]_i_2__2/O
                         net (fo=2, routed)           0.205     6.529    Delay1No11_instance/level4__0[6]
    SLICE_X100Y327       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.568 r  Delay1No11_instance/shiftedFracY_d1[26]_i_1__2/O
                         net (fo=1, routed)           0.058     6.626    Sum12_1_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X100Y327       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=7012, routed)        2.099     6.746    Sum12_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X100Y327       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.464     7.210    
                         clock uncertainty           -0.035     7.174    
    SLICE_X100Y327       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.199    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.199    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  0.573    




