[2025-09-17 12:58:55] START suite=qualcomm_srv trace=srv198_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv198_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3346335 heartbeat IPC: 2.988 cumulative IPC: 2.988 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6168835 cumulative IPC: 3.242 (Simulation time: 00 hr 01 min 24 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6168835 cumulative IPC: 3.242 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6168836 heartbeat IPC: 3.543 cumulative IPC: 5 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11760921 heartbeat IPC: 1.788 cumulative IPC: 1.788 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17618204 heartbeat IPC: 1.707 cumulative IPC: 1.747 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 23176992 heartbeat IPC: 1.799 cumulative IPC: 1.764 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 28664131 heartbeat IPC: 1.822 cumulative IPC: 1.778 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 34323455 heartbeat IPC: 1.767 cumulative IPC: 1.776 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 39787370 heartbeat IPC: 1.83 cumulative IPC: 1.785 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 45304999 heartbeat IPC: 1.812 cumulative IPC: 1.789 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 50974974 heartbeat IPC: 1.764 cumulative IPC: 1.785 (Simulation time: 00 hr 08 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv198_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 56480618 heartbeat IPC: 1.816 cumulative IPC: 1.789 (Simulation time: 00 hr 09 min 48 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55707659 cumulative IPC: 1.795 (Simulation time: 00 hr 10 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55707659 cumulative IPC: 1.795 (Simulation time: 00 hr 10 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv198_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.795 instructions: 100000001 cycles: 55707659
CPU 0 Branch Prediction Accuracy: 97.03% MPKI: 5.427 Average ROB Occupancy at Mispredict: 86.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00703
BRANCH_CONDITIONAL: 5.411
BRANCH_DIRECT_CALL: 0.00328
BRANCH_INDIRECT_CALL: 0.00176
BRANCH_RETURN: 0.00205


====Backend Stall Breakdown====
ROB_STALL: 722664
LQ_STALL: 0
SQ_STALL: 1251815


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.9702
REPLAY_LOAD: 91.97143
NON_REPLAY_LOAD: 12.4420185

== Total ==
ADDR_TRANS: 141450
REPLAY_LOAD: 128760
NON_REPLAY_LOAD: 452454

== Counts ==
ADDR_TRANS: 1141
REPLAY_LOAD: 1400
NON_REPLAY_LOAD: 36365

cpu0->cpu0_STLB TOTAL        ACCESS:     948920 HIT:     906206 MISS:      42714 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     948920 HIT:     906206 MISS:      42714 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     676119 HIT:     372855 MISS:     303264 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     446124 HIT:     272188 MISS:     173936 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      55667 HIT:       5729 MISS:      49938 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      78037 HIT:      77512 MISS:        525 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96291 HIT:      17426 MISS:      78865 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15011018 HIT:   14621602 MISS:     389416 MSHR_MERGE:     121663
cpu0->cpu0_L1I LOAD         ACCESS:   15011018 HIT:   14621602 MISS:     389416 MSHR_MERGE:     121663
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27118181 HIT:   26355048 MISS:     763133 MSHR_MERGE:     432802
cpu0->cpu0_L1D LOAD         ACCESS:   15006853 HIT:   14636991 MISS:     369862 MSHR_MERGE:     191490
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12008491 HIT:   11711778 MISS:     296713 MSHR_MERGE:     241045
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102837 HIT:       6279 MISS:      96558 MSHR_MERGE:        267
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12820977 HIT:   12721121 MISS:      99856 MSHR_MERGE:      57481
cpu0->cpu0_ITLB LOAD         ACCESS:   12820977 HIT:   12721121 MISS:      99856 MSHR_MERGE:      57481
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.65 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25004992 HIT:   23673111 MISS:    1331881 MSHR_MERGE:     425336
cpu0->cpu0_DTLB LOAD         ACCESS:   25004992 HIT:   23673111 MISS:    1331881 MSHR_MERGE:     425336
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.92 cycles
cpu0->LLC TOTAL        ACCESS:     372222 HIT:     158986 MISS:     213236 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     173936 HIT:      46266 MISS:     127670 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      49938 HIT:      14133 MISS:      35805 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      69483 HIT:      69263 MISS:        220 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78865 HIT:      29324 MISS:      49541 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5254
  ROW_BUFFER_MISS:     207715
  AVG DBUS CONGESTED CYCLE: 6.644
Channel 0 WQ ROW_BUFFER_HIT:       9607
  ROW_BUFFER_MISS:      41174
  FULL:          0
Channel 0 REFRESHES ISSUED:       4642

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1041648        10004         7462        25461
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          263          436         2947         7663
  STLB miss resolved @ L2C                0          594         2516         5700        22113
  STLB miss resolved @ LLC                0          887         4362         5516        25075
  STLB miss resolved @ MEM                0         1138         7943        17234        45404

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27934         2130        48199         2726         1194
---------------------------------------------------------------
  STLB miss resolved @ L1D               35            8           65          649          333
  STLB miss resolved @ L2C               23           44           42          168           64
  STLB miss resolved @ LLC               51           33          195         1664          485
  STLB miss resolved @ MEM               31            5          116          935          862
[2025-09-17 13:09:39] END   suite=qualcomm_srv trace=srv198_ap (rc=0)
