// Seed: 3988776569
module module_0;
  assign module_3.id_1 = 0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_6;
  assign id_6 = id_6 == 1;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_4 = id_5;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
