###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:51:52 2015
#  Design:            FPU_Control
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.914
+ Phase Shift                  20.000
= Required Time                21.795
- Arrival Time                 21.794
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.211 |    0.212 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.211 |    0.212 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.478 |   0.688 |    0.690 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.692 |    0.693 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.462 |   1.154 |    1.156 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.160 |    1.161 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.490 |   1.649 |    1.651 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.650 |    1.652 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.483 |   2.134 |    2.135 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.138 |    2.140 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.614 |   2.752 |    2.754 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.007 |   2.759 |    2.760 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.497 |   4.256 |    4.257 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.256 |    4.257 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.781 |   5.037 |    5.038 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.037 |    5.039 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.305 |   5.342 |    5.344 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.342 |    5.344 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.408 |   5.750 |    5.751 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.751 |    5.753 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.266 |   6.017 |    6.019 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.017 |    6.019 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.417 |   6.435 |    6.436 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.000 |   6.435 |    6.436 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.320 |   6.755 |    6.756 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.755 |    6.756 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.351 |   7.106 |    7.108 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.107 |    7.108 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.329 |   7.436 |    7.437 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.436 |    7.438 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   7.792 |    7.793 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.792 |    7.793 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   8.015 |    8.016 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   8.015 |    8.016 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.375 |   8.390 |    8.391 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.390 |    8.391 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.293 |   8.683 |    8.685 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.683 |    8.685 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.386 |   9.069 |    9.070 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.000 |   9.070 |    9.071 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.338 |   9.408 |    9.409 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.408 |    9.409 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.243 |   9.651 |    9.653 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.651 |    9.653 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.303 |   9.954 |    9.956 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.954 |    9.956 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.536 |  10.490 |   10.492 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.491 |   10.492 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.398 |  10.889 |   10.890 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.889 |   10.890 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.407 |  11.295 |   11.297 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.296 |   11.297 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.389 |  11.685 |   11.686 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.685 |   11.687 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.583 |  12.269 |   12.270 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.269 |   12.270 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.512 |  12.781 |   12.783 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |  12.781 |   12.783 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.576 |  13.357 |   13.358 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.000 |  13.357 |   13.358 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.363 |  13.720 |   13.721 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.000 |  13.720 |   13.722 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.269 |  13.990 |   13.991 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.990 |   13.991 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.358 |  14.348 |   14.349 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.000 |  14.349 |   14.350 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.552 |  14.901 |   14.902 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.903 |   14.904 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.341 |  15.244 |   15.245 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.244 |   15.245 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.358 |  15.602 |   15.604 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.603 |   15.604 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.339 |  15.941 |   15.943 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.941 |   15.943 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.734 |  16.676 |   16.677 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.676 |   16.677 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.437 |  17.112 |   17.114 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  17.114 |   17.115 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.394 |  17.508 |   17.509 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.508 |   17.510 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.230 |  17.739 |   17.740 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.739 |   17.740 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.335 |  18.073 |   18.075 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  18.073 |   18.075 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.233 |  18.306 |   18.308 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.306 |   18.308 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.395 |  18.701 |   18.703 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.000 |  18.702 |   18.703 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.253 |  18.955 |   18.956 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.955 |   18.956 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.709 |  19.664 |   19.665 | 
     | u_adder_cntrl/FE_RC_179_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.001 |  19.665 |   19.666 | 
     | u_adder_cntrl/FE_RC_179_0/OUT               |   v   | u_adder_cntrl/FE_RN_128_0             | NANDX2  | 0.372 |  20.037 |   20.038 | 
     | u_adder_cntrl/FE_RC_170_0/IN2               |   v   | u_adder_cntrl/FE_RN_128_0             | NAND3X1 | 0.000 |  20.037 |   20.038 | 
     | u_adder_cntrl/FE_RC_170_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_5            | NAND3X1 | 0.568 |  20.605 |   20.606 | 
     | u_adder_cntrl/U395/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_5            | NANDX2  | 0.000 |  20.605 |   20.607 | 
     | u_adder_cntrl/U395/OUT                      |   v   | u_adder_cntrl/n546                    | NANDX2  | 0.326 |  20.932 |   20.933 | 
     | u_adder_cntrl/U787/IN3                      |   v   | u_adder_cntrl/n546                    | NAND3X1 | 0.000 |  20.932 |   20.933 | 
     | u_adder_cntrl/U787/OUT                      |   ^   | u_adder_cntrl/n1161                   | NAND3X1 | 0.861 |  21.793 |   21.794 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D   |   ^   | u_adder_cntrl/n1161                   | DFFRX1  | 0.001 |  21.794 |   21.795 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |    0.209 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.209 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.686 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.690 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.152 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.158 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.594 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.595 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |    2.113 | 
     | CLK__L5_I28/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |    2.128 | 
     | CLK__L5_I28/OUT                             |   ^   | CLK__L5_N28 | BUF8X  | 0.580 |   2.709 |    2.707 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N28 | DFFRX1 | 0.001 |   2.710 |    2.708 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_1_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.662
- Setup                         0.532
+ Phase Shift                  20.000
= Required Time                22.130
- Arrival Time                 22.128
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    0.213 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.213 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    0.691 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    0.694 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.157 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    1.158 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    1.609 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    1.611 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.103 |    2.106 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.109 |    2.112 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    2.763 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    2.774 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    3.920 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    3.920 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    4.634 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    4.635 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    5.125 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    5.125 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    5.411 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    5.411 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    5.699 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    5.700 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    6.196 | 
     | U1948/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    6.197 | 
     | U1948/OUT                          |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    7.131 | 
     | FE_OFC989_Booth_dataout_11_/IN     |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    7.133 | 
     | FE_OFC989_Booth_dataout_11_/OUT    |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |    7.968 | 
     | u_mul_cntrl/U382/IN                |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |    7.969 | 
     | u_mul_cntrl/U382/OUT               |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |    8.254 | 
     | u_mul_cntrl/U381/IN2               |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |    8.255 | 
     | u_mul_cntrl/U381/OUT               |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.610 |    8.613 | 
     | u_mul_cntrl/U380_dup/IN1           |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |    8.614 | 
     | u_mul_cntrl/U380_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |    9.051 | 
     | u_mul_cntrl/U379/IN2               |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |    9.051 | 
     | u_mul_cntrl/U379/OUT               |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |    9.346 | 
     | u_mul_cntrl/U378/IN                |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |    9.346 | 
     | u_mul_cntrl/U378/OUT               |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |    9.559 | 
     | u_mul_cntrl/U377/IN2               |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |    9.559 | 
     | u_mul_cntrl/U377/OUT               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |    9.754 | 
     | u_mul_cntrl/U376/IN2               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |    9.754 | 
     | u_mul_cntrl/U376/OUT               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   10.033 | 
     | u_mul_cntrl/U266/IN1               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   10.033 | 
     | u_mul_cntrl/U266/OUT               |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   10.279 | 
     | u_mul_cntrl/U374/IN                |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   10.279 | 
     | u_mul_cntrl/U374/OUT               |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   10.546 | 
     | u_mul_cntrl/U229/IN2               |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   10.546 | 
     | u_mul_cntrl/U229/OUT               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   10.810 | 
     | u_mul_cntrl/U228/IN1               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   10.810 | 
     | u_mul_cntrl/U228/OUT               |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   11.220 | 
     | u_mul_cntrl/FE_OCPC1077_n314/IN    |   ^   | u_mul_cntrl/n314               | BUF4X   | 0.000 |  11.218 |   11.220 | 
     | u_mul_cntrl/FE_OCPC1077_n314/OUT   |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | BUF4X   | 0.538 |  11.756 |   11.758 | 
     | u_mul_cntrl/U512/IN2               |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | NOR2X1  | 0.000 |  11.756 |   11.758 | 
     | u_mul_cntrl/U512/OUT               |   v   | u_mul_cntrl/n231               | NOR2X1  | 0.372 |  12.128 |   12.131 | 
     | u_mul_cntrl/FE_RC_237_0/IN2        |   v   | u_mul_cntrl/n231               | NAND3X1 | 0.000 |  12.128 |   12.131 | 
     | u_mul_cntrl/FE_RC_237_0/OUT        |   ^   | u_mul_cntrl/n449               | NAND3X1 | 0.701 |  12.829 |   12.832 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN     |   ^   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.829 |   12.832 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT    |   ^   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.637 |  13.466 |   13.469 | 
     | u_mul_cntrl/U347/IN                |   ^   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.000 |  13.467 |   13.469 | 
     | u_mul_cntrl/U347/OUT               |   v   | u_mul_cntrl/n415               | INVX4   | 0.260 |  13.727 |   13.729 | 
     | u_mul_cntrl/U585/IN1               |   v   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.728 |   13.730 | 
     | u_mul_cntrl/U585/OUT               |   ^   | u_mul_cntrl/n384               | AOI21   | 0.538 |  14.265 |   14.268 | 
     | u_mul_cntrl/FE_RC_302_0/IN3        |   ^   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.266 |   14.268 | 
     | u_mul_cntrl/FE_RC_302_0/OUT        |   v   | u_mul_cntrl/n32                | NAND3X1 | 0.393 |  14.658 |   14.661 | 
     | u_mul_cntrl/U44/IN2                |   v   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.658 |   14.661 | 
     | u_mul_cntrl/U44/OUT                |   ^   | u_mul_cntrl/n752               | AOI21   | 0.671 |  15.330 |   15.332 | 
     | u_mul_cntrl/FE_OFC712_n752/IN      |   ^   | u_mul_cntrl/n752               | BUF4X   | 0.000 |  15.330 |   15.332 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT     |   ^   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.840 |  16.170 |   16.172 | 
     | u_mul_cntrl/U290/IN2               |   ^   | u_mul_cntrl/FE_OFN712_n752     | NANDX2  | 0.001 |  16.171 |   16.173 | 
     | u_mul_cntrl/U290/OUT               |   v   | u_mul_cntrl/n760               | NANDX2  | 0.509 |  16.680 |   16.683 | 
     | u_mul_cntrl/U289/IN                |   v   | u_mul_cntrl/n760               | INVX4   | 0.001 |  16.681 |   16.683 | 
     | u_mul_cntrl/U289/OUT               |   ^   | u_mul_cntrl/n716               | INVX4   | 0.560 |  17.241 |   17.243 | 
     | u_mul_cntrl/U802/IN2               |   ^   | u_mul_cntrl/n716               | AOI22   | 0.002 |  17.243 |   17.246 | 
     | u_mul_cntrl/U802/OUT               |   v   | u_mul_cntrl/n692               | AOI22   | 0.552 |  17.796 |   17.798 | 
     | u_mul_cntrl/U283/IN1               |   v   | u_mul_cntrl/n692               | NANDX2  | 0.000 |  17.796 |   17.798 | 
     | u_mul_cntrl/U283/OUT               |   ^   | u_mul_cntrl/n756               | NANDX2  | 0.463 |  18.259 |   18.261 | 
     | u_mul_cntrl/FE_OFC627_n756/IN      |   ^   | u_mul_cntrl/n756               | INVX4   | 0.000 |  18.259 |   18.261 | 
     | u_mul_cntrl/FE_OFC627_n756/OUT     |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.223 |  18.482 |   18.485 | 
     | u_mul_cntrl/FE_OFC628_n756/IN      |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.000 |  18.482 |   18.485 | 
     | u_mul_cntrl/FE_OFC628_n756/OUT     |   ^   | u_mul_cntrl/FE_OFN628_n756     | INVX4   | 0.223 |  18.705 |   18.708 | 
     | u_mul_cntrl/FE_RC_239_0/IN2        |   ^   | u_mul_cntrl/FE_OFN628_n756     | NANDX2  | 0.002 |  18.707 |   18.709 | 
     | u_mul_cntrl/FE_RC_239_0/OUT        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.203 |  18.909 |   18.912 | 
     | u_mul_cntrl/FE_RC_238_0/IN2        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.000 |  18.910 |   18.912 | 
     | u_mul_cntrl/FE_RC_238_0/OUT        |   ^   | u_mul_cntrl/n783               | NANDX2  | 0.293 |  19.202 |   19.205 | 
     | u_mul_cntrl/U861/IN2               |   ^   | u_mul_cntrl/n783               | AOI22   | 0.000 |  19.203 |   19.205 | 
     | u_mul_cntrl/U861/OUT               |   v   | u_mul_cntrl/n784               | AOI22   | 0.496 |  19.699 |   19.702 | 
     | u_mul_cntrl/U281/IN2               |   v   | u_mul_cntrl/n784               | NANDX2  | 0.000 |  19.699 |   19.702 | 
     | u_mul_cntrl/U281/OUT               |   ^   | u_mul_cntrl/n857               | NANDX2  | 0.426 |  20.125 |   20.128 | 
     | u_mul_cntrl/U594/IN2               |   ^   | u_mul_cntrl/n857               | NOR2X1  | 0.000 |  20.125 |   20.128 | 
     | u_mul_cntrl/U594/OUT               |   v   | u_mul_cntrl/n426               | NOR2X1  | 0.356 |  20.482 |   20.484 | 
     | u_mul_cntrl/FE_OCPC1091_n426/IN    |   v   | u_mul_cntrl/n426               | BUF4X   | 0.000 |  20.482 |   20.484 | 
     | u_mul_cntrl/FE_OCPC1091_n426/OUT   |   v   | u_mul_cntrl/FE_OCPN1091_n426   | BUF4X   | 0.489 |  20.971 |   20.973 | 
     | u_mul_cntrl/U601/IN2               |   v   | u_mul_cntrl/FE_OCPN1091_n426   | OAI21   | 0.001 |  20.971 |   20.974 | 
     | u_mul_cntrl/U601/OUT               |   ^   | u_mul_cntrl/n797               | OAI21   | 0.292 |  21.263 |   21.266 | 
     | u_mul_cntrl/FE_RC_283_0/IN4        |   ^   | u_mul_cntrl/n797               | AOI22   | 0.000 |  21.263 |   21.266 | 
     | u_mul_cntrl/FE_RC_283_0/OUT        |   v   | u_mul_cntrl/n798               | AOI22   | 0.451 |  21.714 |   21.717 | 
     | u_mul_cntrl/U398/IN                |   v   | u_mul_cntrl/n798               | INVX4   | 0.000 |  21.715 |   21.717 | 
     | u_mul_cntrl/U398/OUT               |   ^   | u_mul_cntrl/n862               | INVX4   | 0.413 |  22.127 |   22.130 | 
     | u_mul_cntrl/Debug_reg_reg_1_/D     |   ^   | u_mul_cntrl/n862               | DFFRX1  | 0.000 |  22.128 |   22.130 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.210 |    0.208 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.208 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.685 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.689 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.151 | 
     | CLK__L3_I3/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.157 | 
     | CLK__L3_I3/OUT                   |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.580 | 
     | CLK__L4_I17/IN                   |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.581 | 
     | CLK__L4_I17/OUT                  |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    2.087 | 
     | CLK__L5_I61/IN                   |   ^   | CLK__L4_N17 | BUF8X  | 0.008 |   2.097 |    2.095 | 
     | CLK__L5_I61/OUT                  |   ^   | CLK__L5_N61 | BUF8X  | 0.562 |   2.660 |    2.657 | 
     | u_mul_cntrl/Debug_reg_reg_1_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.002 |   2.662 |    2.659 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.585
- Setup                         0.673
+ Phase Shift                  20.000
= Required Time                21.912
- Arrival Time                 21.878
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.245 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.245 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    0.723 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    0.726 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.189 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.194 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    1.618 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    1.618 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.227 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.228 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    2.851 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    2.852 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.086 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.087 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.027 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.028 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.397 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.397 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    5.684 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    5.684 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.407 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.408 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    6.951 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    6.952 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    7.533 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    7.534 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.106 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.107 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    8.874 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    8.874 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.441 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.441 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |    9.727 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |    9.727 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.037 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.037 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.351 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.351 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   10.647 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   10.647 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.291 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.291 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   11.821 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.787 |   11.822 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   12.516 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   12.516 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.059 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.060 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   13.808 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.773 |   13.808 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.380 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.380 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   15.488 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   15.488 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   16.693 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   16.693 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.125 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.125 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   17.538 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   17.538 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   17.865 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   17.865 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.424 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.426 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   18.772 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   18.772 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.406 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.407 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   19.679 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   19.679 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.018 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.018 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   20.694 | 
     | u_mul_cntrl/U567/IN3                               |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.001 |  20.660 |   20.695 | 
     | u_mul_cntrl/U567/OUT                               |   v   | u_mul_cntrl/n341                                | AOI21   | 0.718 |  21.378 |   21.413 | 
     | u_mul_cntrl/U568/IN3                               |   v   | u_mul_cntrl/n341                                | OAI21   | 0.000 |  21.378 |   21.413 | 
     | u_mul_cntrl/U568/OUT                               |   ^   | u_mul_cntrl/n876                                | OAI21   | 0.499 |  21.877 |   21.912 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/D            |   ^   | u_mul_cntrl/n876                                | DFFRX1  | 0.000 |  21.878 |   21.912 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.176 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.176 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.653 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.657 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.119 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.125 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.548 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.549 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    2.016 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    2.021 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.528 |   2.584 |    2.549 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.001 |   2.585 |    2.550 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                22.281
- Arrival Time                 22.201
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.211 |    0.290 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.211 |    0.290 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.478 |   0.688 |    0.768 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.692 |    0.771 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.462 |   1.154 |    1.233 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.006 |   1.160 |    1.239 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                   | BUF8X   | 0.424 |   1.583 |    1.663 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                   | BUF4X   | 0.000 |   1.583 |    1.663 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                  | BUF4X   | 0.609 |   2.193 |    2.272 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                  | BUF8X   | 0.002 |   2.194 |    2.274 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                  | BUF8X   | 0.652 |   2.846 |    2.926 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                  | DFFRX1  | 0.004 |   2.850 |    2.930 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]            | DFFRX1  | 1.384 |   4.235 |    4.314 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]            | INVX4   | 0.000 |   4.235 |    4.314 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX4   | 0.549 |   4.783 |    4.863 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX8   | 0.000 |   4.783 |    4.863 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX8   | 0.808 |   5.591 |    5.670 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX4   | 0.007 |   5.598 |    5.677 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935           | INVX4   | 0.499 |   6.097 |    6.176 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935           | NOR2X1  | 0.000 |   6.097 |    6.176 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773           | NOR2X1  | 0.805 |   6.902 |    6.981 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773           | OAI21   | 0.000 |   6.902 |    6.981 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762           | OAI21   | 0.705 |   7.607 |    7.686 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762           | INVX4   | 0.000 |   7.607 |    7.686 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX4   | 0.357 |   7.964 |    8.043 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX8   | 0.000 |   7.964 |    8.043 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762 | INVX8   | 0.611 |   8.574 |    8.654 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762 | AOI22   | 0.001 |   8.576 |    8.655 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839           | AOI22   | 0.562 |   9.138 |    9.217 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839           | INVX4   | 0.000 |   9.138 |    9.217 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX4   | 0.413 |   9.550 |    9.630 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX8   | 0.000 |   9.550 |    9.630 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839 | INVX8   | 0.679 |  10.230 |   10.309 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839 | OAI21   | 0.003 |  10.232 |   10.311 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916           | OAI21   | 0.803 |  11.035 |   11.114 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916           | AOI22   | 0.000 |  11.035 |   11.115 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.597 |  11.632 |   11.712 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.000 |  11.633 |   11.712 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.766 |  12.399 |   12.478 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.000 |  12.399 |   12.478 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.993 |  13.392 |   13.471 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.000 |  13.392 |   13.471 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844           | AOI22   | 1.075 |  14.466 |   14.546 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844           | INVX1   | 0.002 |  14.468 |   14.547 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529           | INVX1   | 0.756 |  15.224 |   15.303 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529           | NANDX2  | 0.000 |  15.224 |   15.303 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073          | NANDX2  | 0.864 |  16.088 |   16.167 | 
     | u_adder_cntrl/U1084/IN2                 |   ^   | u_adder_cntrl/n1073          | NOR2X1  | 0.004 |  16.092 |   16.171 | 
     | u_adder_cntrl/U1084/OUT                 |   v   | u_adder_cntrl/n947           | NOR2X1  | 1.116 |  17.207 |   17.286 | 
     | u_adder_cntrl/U450/IN2                  |   v   | u_adder_cntrl/n947           | NANDX2  | 0.000 |  17.207 |   17.286 | 
     | u_adder_cntrl/U450/OUT                  |   ^   | u_adder_cntrl/n950           | NANDX2  | 0.671 |  17.878 |   17.957 | 
     | u_adder_cntrl/U449/IN                   |   ^   | u_adder_cntrl/n950           | INVX4   | 0.000 |  17.878 |   17.957 | 
     | u_adder_cntrl/U449/OUT                  |   v   | u_adder_cntrl/n1040          | INVX4   | 0.410 |  18.288 |   18.367 | 
     | u_adder_cntrl/U448/IN2                  |   v   | u_adder_cntrl/n1040          | NANDX2  | 0.001 |  18.288 |   18.368 | 
     | u_adder_cntrl/U448/OUT                  |   ^   | u_adder_cntrl/n949           | NANDX2  | 0.430 |  18.718 |   18.797 | 
     | u_adder_cntrl/U447/IN                   |   ^   | u_adder_cntrl/n949           | INVX4   | 0.001 |  18.719 |   18.798 | 
     | u_adder_cntrl/U447/OUT                  |   v   | u_adder_cntrl/n1001          | INVX4   | 0.346 |  19.065 |   19.144 | 
     | u_adder_cntrl/U1129/IN1                 |   v   | u_adder_cntrl/n1001          | AOI22   | 0.000 |  19.065 |   19.144 | 
     | u_adder_cntrl/U1129/OUT                 |   ^   | u_adder_cntrl/n1005          | AOI22   | 0.502 |  19.567 |   19.646 | 
     | u_adder_cntrl/U1131/IN2                 |   ^   | u_adder_cntrl/n1005          | NAND3X1 | 0.000 |  19.567 |   19.646 | 
     | u_adder_cntrl/U1131/OUT                 |   v   | u_adder_cntrl/n1017          | NAND3X1 | 0.555 |  20.121 |   20.201 | 
     | u_adder_cntrl/U1140/IN                  |   v   | u_adder_cntrl/n1017          | INVX4   | 0.000 |  20.122 |   20.201 | 
     | u_adder_cntrl/U1140/OUT                 |   ^   | u_adder_cntrl/n1024          | INVX4   | 0.325 |  20.447 |   20.526 | 
     | u_adder_cntrl/U1143/IN2                 |   ^   | u_adder_cntrl/n1024          | AOI22   | 0.000 |  20.447 |   20.526 | 
     | u_adder_cntrl/U1143/OUT                 |   v   | u_adder_cntrl/n1025          | AOI22   | 0.501 |  20.948 |   21.028 | 
     | u_adder_cntrl/U1144/IN3                 |   v   | u_adder_cntrl/n1025          | AOI21   | 0.000 |  20.948 |   21.028 | 
     | u_adder_cntrl/U1144/OUT                 |   ^   | u_adder_cntrl/n1027          | AOI21   | 0.608 |  21.557 |   21.636 | 
     | u_adder_cntrl/U1145/IN3                 |   ^   | u_adder_cntrl/n1027          | OAI21   | 0.000 |  21.557 |   21.636 | 
     | u_adder_cntrl/U1145/OUT                 |   v   | u_adder_cntrl/n1139          | OAI21   | 0.645 |  22.201 |   22.281 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1139          | DFFRX1  | 0.000 |  22.201 |   22.281 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.131 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.131 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.609 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.612 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.074 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |    1.080 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |    1.569 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |    1.570 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |    2.055 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |    2.060 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    2.607 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.002 |   2.689 |    2.610 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.865
+ Phase Shift                  20.000
= Required Time                21.896
- Arrival Time                 21.814
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.211 |    0.293 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.211 |    0.293 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.478 |   0.688 |    0.771 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.692 |    0.774 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.462 |   1.154 |    1.237 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.160 |    1.242 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.490 |   1.649 |    1.732 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.651 |    1.733 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.483 |   2.134 |    2.216 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.138 |    2.221 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.614 |   2.752 |    2.835 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.007 |   2.759 |    2.841 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.497 |   4.256 |    4.338 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.256 |    4.338 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.781 |   5.037 |    5.119 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.037 |    5.120 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.305 |   5.342 |    5.425 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.342 |    5.425 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.408 |   5.750 |    5.832 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.751 |    5.834 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.266 |   6.017 |    6.100 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.017 |    6.100 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.417 |   6.435 |    6.517 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.000 |   6.435 |    6.518 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.320 |   6.755 |    6.837 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.755 |    6.837 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.351 |   7.106 |    7.189 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.107 |    7.189 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.329 |   7.436 |    7.519 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.436 |    7.519 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   7.792 |    7.874 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.792 |    7.874 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   8.015 |    8.097 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   8.015 |    8.097 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.375 |   8.390 |    8.472 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.390 |    8.472 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.293 |   8.683 |    8.766 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.683 |    8.766 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.386 |   9.069 |    9.152 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.000 |   9.070 |    9.152 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.338 |   9.408 |    9.490 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.408 |    9.491 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.243 |   9.651 |    9.734 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.651 |    9.734 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.303 |   9.954 |   10.037 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.954 |   10.037 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.536 |  10.490 |   10.573 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.491 |   10.573 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.398 |  10.889 |   10.971 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.889 |   10.971 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.407 |  11.295 |   11.378 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.296 |   11.378 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.389 |  11.685 |   11.767 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.685 |   11.768 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.583 |  12.269 |   12.351 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.269 |   12.351 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.512 |  12.781 |   12.864 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |  12.781 |   12.864 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.576 |  13.357 |   13.440 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.000 |  13.357 |   13.440 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.363 |  13.720 |   13.802 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.000 |  13.720 |   13.803 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.269 |  13.990 |   14.072 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.990 |   14.073 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.358 |  14.348 |   14.431 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.000 |  14.349 |   14.431 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.552 |  14.901 |   14.983 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.903 |   14.985 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.341 |  15.244 |   15.326 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.244 |   15.326 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.358 |  15.602 |   15.685 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.603 |   15.685 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.339 |  15.941 |   16.024 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.941 |   16.024 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.734 |  16.676 |   16.758 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.676 |   16.758 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.437 |  17.112 |   17.195 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  17.114 |   17.196 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.394 |  17.508 |   17.590 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.508 |   17.591 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.230 |  17.739 |   17.821 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.739 |   17.821 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.335 |  18.073 |   18.156 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  18.073 |   18.156 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.233 |  18.306 |   18.389 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.306 |   18.389 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.395 |  18.701 |   18.784 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.000 |  18.702 |   18.784 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.253 |  18.955 |   19.037 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.955 |   19.037 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.709 |  19.664 |   19.746 | 
     | u_adder_cntrl/FE_RC_192_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.001 |  19.665 |   19.748 | 
     | u_adder_cntrl/FE_RC_192_0/OUT               |   v   | u_adder_cntrl/FE_RN_116_0             | NANDX2  | 0.381 |  20.046 |   20.129 | 
     | u_adder_cntrl/FE_RC_186_0/IN2               |   v   | u_adder_cntrl/FE_RN_116_0             | NAND3X1 | 0.000 |  20.046 |   20.129 | 
     | u_adder_cntrl/FE_RC_186_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_6            | NAND3X1 | 0.591 |  20.637 |   20.719 | 
     | u_adder_cntrl/U511/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_6            | NANDX2  | 0.000 |  20.637 |   20.719 | 
     | u_adder_cntrl/U511/OUT                      |   v   | u_adder_cntrl/n549                    | NANDX2  | 0.348 |  20.985 |   21.068 | 
     | u_adder_cntrl/U789/IN3                      |   v   | u_adder_cntrl/n549                    | NAND3X1 | 0.000 |  20.986 |   21.068 | 
     | u_adder_cntrl/U789/OUT                      |   ^   | u_adder_cntrl/n1162                   | NAND3X1 | 0.827 |  21.813 |   21.895 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D   |   ^   | u_adder_cntrl/n1162                   | DFFRX1  | 0.001 |  21.814 |   21.896 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |    0.128 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.128 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.605 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.609 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.071 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.077 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.513 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.514 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |    2.038 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |    2.051 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |    2.675 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |    2.678 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.646
- Setup                         0.666
+ Phase Shift                  20.000
= Required Time                21.980
- Arrival Time                 21.883
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.308 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.308 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    0.785 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    0.789 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.251 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.257 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    1.680 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    1.681 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.290 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.291 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    2.914 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    2.915 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.149 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.149 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.090 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.090 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.459 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.459 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    5.746 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    5.747 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.470 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.471 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.014 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.014 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    7.596 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    7.597 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.168 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.169 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    8.937 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    8.937 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.504 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.504 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |    9.789 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |    9.789 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.099 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.100 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.413 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.413 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   10.709 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   10.710 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.354 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.354 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   11.883 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.787 |   11.885 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   12.578 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   12.578 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.122 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.122 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   13.870 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.773 |   13.871 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.443 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.443 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   15.551 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   15.551 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   16.755 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   16.755 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.187 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.187 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   17.600 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   17.600 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   17.927 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   17.927 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.486 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.489 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   18.834 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   18.834 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.468 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.470 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   19.741 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   19.741 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.080 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.081 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   20.757 | 
     | u_mul_cntrl/U27/IN3                                |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.001 |  20.660 |   20.757 | 
     | u_mul_cntrl/U27/OUT                                |   v   | u_mul_cntrl/n21                                 | AOI21   | 0.721 |  21.382 |   21.479 | 
     | u_mul_cntrl/U28/IN3                                |   v   | u_mul_cntrl/n21                                 | OAI21   | 0.000 |  21.382 |   21.479 | 
     | u_mul_cntrl/U28/OUT                                |   ^   | u_mul_cntrl/n874                                | OAI21   | 0.501 |  21.883 |   21.980 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/D            |   ^   | u_mul_cntrl/n874                                | DFFRX1  | 0.000 |  21.883 |   21.980 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.113 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.113 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.591 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.594 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.056 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.062 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.498 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.499 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    1.987 | 
     | CLK__L5_I23/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    1.991 | 
     | CLK__L5_I23/OUT                           |   ^   | CLK__L5_N23 | BUF8X  | 0.553 |   2.641 |    2.544 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.004 |   2.646 |    2.549 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.663
- Setup                         0.625
+ Phase Shift                  20.000
= Required Time                22.038
- Arrival Time                 21.911
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.338 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.338 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    0.815 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    0.819 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.281 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.287 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    1.710 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    1.710 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.320 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.321 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    2.944 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    2.945 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.179 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.179 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.120 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.120 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.489 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.489 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    5.776 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    5.776 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.500 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.501 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.044 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.044 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    7.626 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    7.627 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.198 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.199 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    8.967 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    8.967 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.534 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.534 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |    9.819 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |    9.819 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.129 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.130 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.443 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.443 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   10.739 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   10.740 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.384 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.384 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   11.913 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.787 |   11.914 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   12.608 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   12.608 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.152 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.152 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   13.900 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.773 |   13.900 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.473 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.473 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   15.581 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   15.581 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   16.785 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   16.785 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.217 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.217 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   17.630 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   17.630 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   17.957 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   17.957 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.516 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.519 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   18.864 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   18.864 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.498 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.500 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   19.771 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   19.771 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.110 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.111 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   20.786 | 
     | u_mul_cntrl/U64/IN3                                |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.001 |  20.660 |   20.787 | 
     | u_mul_cntrl/U64/OUT                                |   v   | u_mul_cntrl/n50                                 | AOI21   | 0.758 |  21.418 |   21.545 | 
     | u_mul_cntrl/U65/IN3                                |   v   | u_mul_cntrl/n50                                 | OAI21   | 0.000 |  21.419 |   21.546 | 
     | u_mul_cntrl/U65/OUT                                |   ^   | u_mul_cntrl/n872                                | OAI21   | 0.493 |  21.911 |   22.038 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/D            |   ^   | u_mul_cntrl/n872                                | DFFRX1  | 0.000 |  21.911 |   22.038 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.083 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.083 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.561 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.564 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    1.027 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.032 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.468 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.469 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    1.957 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    1.961 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.569 |   2.657 |    2.530 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.006 |   2.663 |    2.536 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.648
- Setup                         0.403
+ Phase Shift                  20.000
= Required Time                22.245
- Arrival Time                 22.089
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.211 |    0.367 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.211 |    0.367 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.478 |   0.688 |    0.844 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.692 |    0.848 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.462 |   1.154 |    1.310 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.156 |    1.312 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.450 |   1.606 |    1.762 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.608 |    1.764 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.495 |   2.104 |    2.260 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.110 |    2.266 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.651 |   2.760 |    2.916 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.011 |   2.771 |    2.927 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.146 |   3.917 |    4.073 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.917 |    4.073 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.715 |   4.632 |    4.788 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.633 |    4.789 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.490 |   5.123 |    5.279 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.123 |    5.279 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.285 |   5.408 |    5.564 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.408 |    5.564 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.289 |   5.697 |    5.853 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.697 |    5.853 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.496 |   6.193 |    6.349 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.195 |    6.351 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]                  | NOR2X1  | 0.934 |   7.128 |    7.284 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]                  | BUF8X   | 0.002 |   7.130 |    7.286 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_        | BUF8X   | 0.836 |   7.966 |    8.122 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_        | INVX4   | 0.001 |   7.967 |    8.123 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509                   | INVX4   | 0.285 |   8.252 |    8.408 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509                   | NANDX2  | 0.000 |   8.252 |    8.408 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.358 |   8.610 |    8.767 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.001 |   8.611 |    8.767 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.437 |   9.048 |    9.204 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   9.048 |    9.204 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429                   | NANDX2  | 0.295 |   9.344 |    9.500 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.344 |    9.500 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187                   | INVX4   | 0.213 |   9.556 |    9.712 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.556 |    9.712 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.196 |   9.752 |    9.908 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.752 |    9.908 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.279 |  10.031 |   10.187 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.031 |   10.187 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204                   | NANDX2  | 0.246 |  10.276 |   10.432 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.276 |   10.432 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482                   | INVX4   | 0.267 |  10.543 |   10.699 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.544 |   10.700 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.264 |  10.808 |   10.964 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.000 |  10.808 |   10.964 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314                   | NANDX2  | 0.410 |  11.218 |   11.374 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314                   | NOR2X1  | 0.000 |  11.218 |   11.374 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.504 |  11.722 |   11.878 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.722 |   11.878 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.573 |  12.295 |   12.451 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.295 |   12.451 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.463 |  12.758 |   12.914 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.758 |   12.915 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.277 |  13.035 |   13.191 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  13.035 |   13.191 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.385 |  13.420 |   13.576 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.421 |   13.577 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.394 |  13.814 |   13.971 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.815 |   13.971 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.464 |  14.279 |   14.435 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.279 |   14.435 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.394 |  14.673 |   14.830 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.674 |   14.830 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 1.001 |  15.674 |   15.831 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.675 |   15.832 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.736 |  16.411 |   16.567 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.411 |   16.567 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.437 |  16.848 |   17.004 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.848 |   17.004 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  17.412 |   17.569 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  17.413 |   17.569 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.255 |  17.668 |   17.824 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.668 |   17.824 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.349 |  18.017 |   18.173 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  18.017 |   18.173 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.352 |  18.370 |   18.526 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.370 |   18.526 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.431 |  18.801 |   18.957 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.802 |   18.958 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.633 |  19.435 |   19.591 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  19.436 |   19.592 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.698 |  20.133 |   20.289 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  20.133 |   20.290 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.193 |  20.326 |   20.483 | 
     | u_mul_cntrl/U842/IN4                    |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  20.327 |   20.483 | 
     | u_mul_cntrl/U842/OUT                    |   ^   | u_mul_cntrl/n750                   | AOI22   | 0.462 |  20.789 |   20.945 | 
     | u_mul_cntrl/U844/IN2                    |   ^   | u_mul_cntrl/n750                   | NAND3X1 | 0.001 |  20.790 |   20.946 | 
     | u_mul_cntrl/U844/OUT                    |   v   | u_mul_cntrl/n769                   | NAND3X1 | 0.384 |  21.174 |   21.330 | 
     | u_mul_cntrl/U850/IN1                    |   v   | u_mul_cntrl/n769                   | OAI21   | 0.000 |  21.174 |   21.330 | 
     | u_mul_cntrl/U850/OUT                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.373 |  21.547 |   21.704 | 
     | u_mul_cntrl/U851/IN3                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.000 |  21.547 |   21.704 | 
     | u_mul_cntrl/U851/OUT                    |   v   | u_mul_cntrl/n865                   | OAI21   | 0.541 |  22.089 |   22.245 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/D |   v   | u_mul_cntrl/n865                   | DFFRX1  | 0.000 |  22.089 |   22.245 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.054 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.054 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.532 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.535 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.997 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    1.003 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.427 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.427 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    1.934 | 
     | CLK__L5_I59/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.095 |    1.939 | 
     | CLK__L5_I59/OUT                           |   ^   | CLK__L5_N59 | BUF8X  | 0.553 |   2.647 |    2.491 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N59 | DFFRX1 | 0.001 |   2.648 |    2.492 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.532
+ Phase Shift                  20.000
= Required Time                22.185
- Arrival Time                 22.003
= Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.211 |    0.392 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.211 |    0.392 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.478 |   0.688 |    0.870 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.692 |    0.873 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.462 |   1.154 |    1.336 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.160 |    1.341 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.490 |   1.649 |    1.831 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.650 |    1.832 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.483 |   2.134 |    2.315 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.138 |    2.320 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.614 |   2.752 |    2.934 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.007 |   2.759 |    2.940 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.497 |   4.256 |    4.437 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.256 |    4.437 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.781 |   5.037 |    5.219 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.037 |    5.219 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.305 |   5.342 |    5.524 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.342 |    5.524 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.408 |   5.750 |    5.932 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.751 |    5.933 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.266 |   6.017 |    6.199 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.017 |    6.199 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.417 |   6.435 |    6.616 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.000 |   6.435 |    6.617 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.320 |   6.755 |    6.936 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.755 |    6.936 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.351 |   7.106 |    7.288 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.107 |    7.288 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.329 |   7.436 |    7.618 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.436 |    7.618 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   7.792 |    7.973 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.792 |    7.974 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   8.015 |    8.197 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   8.015 |    8.197 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.375 |   8.390 |    8.571 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.390 |    8.571 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.293 |   8.683 |    8.865 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.683 |    8.865 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.386 |   9.069 |    9.251 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.000 |   9.070 |    9.251 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.338 |   9.408 |    9.589 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.408 |    9.590 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.243 |   9.651 |    9.833 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.651 |    9.833 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.303 |   9.954 |   10.136 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.954 |   10.136 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.536 |  10.490 |   10.672 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.491 |   10.672 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.398 |  10.889 |   11.070 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.889 |   11.070 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.407 |  11.295 |   11.477 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.296 |   11.477 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.389 |  11.685 |   11.867 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.685 |   11.867 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.583 |  12.269 |   12.450 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.269 |   12.450 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.512 |  12.781 |   12.963 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |  12.781 |   12.963 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.576 |  13.357 |   13.539 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.000 |  13.357 |   13.539 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.363 |  13.720 |   13.902 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.000 |  13.720 |   13.902 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.269 |  13.990 |   14.172 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.990 |   14.172 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.358 |  14.348 |   14.530 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.000 |  14.348 |   14.530 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.552 |  14.900 |   15.082 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.902 |   15.084 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.341 |  15.244 |   15.426 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.244 |   15.426 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.358 |  15.602 |   15.784 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.602 |   15.784 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.339 |  15.941 |   16.123 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.941 |   16.123 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.734 |  16.676 |   16.857 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.676 |   16.857 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.437 |  17.112 |   17.294 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  17.114 |   17.295 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.394 |  17.508 |   17.690 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.508 |   17.690 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.230 |  17.739 |   17.920 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.739 |   17.920 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.335 |  18.073 |   18.255 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  18.073 |   18.255 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.233 |  18.306 |   18.488 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.306 |   18.488 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.395 |  18.701 |   18.883 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.000 |  18.702 |   18.883 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.253 |  18.955 |   19.136 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.955 |   19.136 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.709 |  19.664 |   19.845 | 
     | u_adder_cntrl/FE_RC_152_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.002 |  19.665 |   19.847 | 
     | u_adder_cntrl/FE_RC_152_0/OUT               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.396 |  20.062 |   20.243 | 
     | u_adder_cntrl/FE_RC_151_0/IN2               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.000 |  20.062 |   20.243 | 
     | u_adder_cntrl/FE_RC_151_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NANDX2  | 0.336 |  20.398 |   20.580 | 
     | u_adder_cntrl/FE_RC_76_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NAND3X1 | 0.000 |  20.398 |   20.580 | 
     | u_adder_cntrl/FE_RC_76_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | NAND3X1 | 0.282 |  20.680 |   20.862 | 
     | u_adder_cntrl/FE_RC_150_0/IN3               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | OAI21   | 0.000 |  20.680 |   20.862 | 
     | u_adder_cntrl/FE_RC_150_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_7            | OAI21   | 0.305 |  20.985 |   21.167 | 
     | u_adder_cntrl/FE_RC_69_0/IN2                |   ^   | u_adder_cntrl/C493_DATA2_7            | AOI21   | 0.000 |  20.985 |   21.167 | 
     | u_adder_cntrl/FE_RC_69_0/OUT                |   v   | u_adder_cntrl/FE_RN_57_0              | AOI21   | 0.565 |  21.550 |   21.732 | 
     | u_adder_cntrl/FE_RC_71_0/IN                 |   v   | u_adder_cntrl/FE_RN_57_0              | INVX4   | 0.000 |  21.551 |   21.732 | 
     | u_adder_cntrl/FE_RC_71_0/OUT                |   ^   | u_adder_cntrl/n1164                   | INVX4   | 0.452 |  22.003 |   22.184 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D   |   ^   | u_adder_cntrl/n1164                   | DFFRX1  | 0.000 |  22.003 |   22.185 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |    0.028 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.028 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.506 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.509 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.972 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.977 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.414 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.415 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |    1.933 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |    1.947 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.582 |   2.711 |    2.529 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.006 |   2.717 |    2.535 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.655
- Setup                         0.399
+ Phase Shift                  20.000
= Required Time                22.256
- Arrival Time                 22.050
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.211 |    0.416 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.211 |    0.416 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.478 |   0.688 |    0.894 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.692 |    0.897 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.462 |   1.154 |    1.360 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.156 |    1.362 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.450 |   1.606 |    1.812 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.608 |    1.814 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.495 |   2.104 |    2.309 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.110 |    2.315 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.651 |   2.760 |    2.966 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.011 |   2.771 |    2.977 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.146 |   3.917 |    4.123 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.917 |    4.123 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.715 |   4.632 |    4.838 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.633 |    4.839 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.490 |   5.123 |    5.328 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.123 |    5.329 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.285 |   5.408 |    5.614 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.408 |    5.614 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.289 |   5.697 |    5.903 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.697 |    5.903 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.496 |   6.193 |    6.399 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.195 |    6.400 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]                  | NOR2X1  | 0.934 |   7.128 |    7.334 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]                  | BUF8X   | 0.002 |   7.130 |    7.336 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_        | BUF8X   | 0.836 |   7.966 |    8.172 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_        | INVX4   | 0.001 |   7.967 |    8.173 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509                   | INVX4   | 0.285 |   8.252 |    8.458 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509                   | NANDX2  | 0.000 |   8.252 |    8.458 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.358 |   8.610 |    8.816 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.001 |   8.611 |    8.817 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.437 |   9.048 |    9.254 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   9.048 |    9.254 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429                   | NANDX2  | 0.295 |   9.344 |    9.549 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.344 |    9.549 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187                   | INVX4   | 0.213 |   9.556 |    9.762 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.556 |    9.762 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.196 |   9.752 |    9.958 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.752 |    9.958 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.279 |  10.031 |   10.236 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.031 |   10.236 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204                   | NANDX2  | 0.246 |  10.276 |   10.482 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.276 |   10.482 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482                   | INVX4   | 0.267 |  10.543 |   10.749 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.544 |   10.749 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.264 |  10.808 |   11.014 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.000 |  10.808 |   11.014 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314                   | NANDX2  | 0.410 |  11.218 |   11.423 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314                   | NOR2X1  | 0.000 |  11.218 |   11.423 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.504 |  11.722 |   11.928 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.722 |   11.928 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.573 |  12.295 |   12.501 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.295 |   12.501 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.463 |  12.758 |   12.964 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.758 |   12.964 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.277 |  13.035 |   13.241 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  13.035 |   13.241 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.385 |  13.420 |   13.626 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.421 |   13.627 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.394 |  13.814 |   14.020 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.815 |   14.020 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.464 |  14.279 |   14.484 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.279 |   14.485 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.394 |  14.673 |   14.879 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.674 |   14.879 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 1.001 |  15.674 |   15.880 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.675 |   15.881 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.736 |  16.411 |   16.617 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.411 |   16.617 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.437 |  16.848 |   17.054 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.848 |   17.054 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  17.412 |   17.618 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  17.413 |   17.619 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.255 |  17.668 |   17.874 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.668 |   17.874 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.349 |  18.017 |   18.222 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  18.017 |   18.223 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.352 |  18.370 |   18.575 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.370 |   18.575 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.431 |  18.801 |   19.007 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.802 |   19.008 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.633 |  19.435 |   19.641 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  19.436 |   19.641 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.698 |  20.133 |   20.339 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  20.133 |   20.339 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.193 |  20.326 |   20.532 | 
     | u_mul_cntrl/U48/IN3                     |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  20.327 |   20.533 | 
     | u_mul_cntrl/U48/OUT                     |   ^   | u_mul_cntrl/n34                    | AOI22   | 0.291 |  20.618 |   20.824 | 
     | u_mul_cntrl/U52/IN2                     |   ^   | u_mul_cntrl/n34                    | NAND3X1 | 0.000 |  20.618 |   20.824 | 
     | u_mul_cntrl/U52/OUT                     |   v   | u_mul_cntrl/n38                    | NAND3X1 | 0.327 |  20.945 |   21.151 | 
     | u_mul_cntrl/U59/IN1                     |   v   | u_mul_cntrl/n38                    | OAI21   | 0.000 |  20.945 |   21.151 | 
     | u_mul_cntrl/U59/OUT                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.528 |  21.473 |   21.679 | 
     | u_mul_cntrl/U60/IN3                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.001 |  21.474 |   21.680 | 
     | u_mul_cntrl/U60/OUT                     |   v   | u_mul_cntrl/n866                   | OAI21   | 0.575 |  22.050 |   22.256 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/D |   v   | u_mul_cntrl/n866                   | DFFRX1  | 0.000 |  22.050 |   22.256 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |    0.004 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |    0.004 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.482 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.485 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.948 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.953 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.377 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.377 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    1.884 | 
     | CLK__L5_I60/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.095 |    1.889 | 
     | CLK__L5_I60/OUT                           |   ^   | CLK__L5_N60 | BUF8X  | 0.558 |   2.652 |    2.446 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N60 | DFFRX1 | 0.002 |   2.655 |    2.449 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.649
- Setup                         0.663
+ Phase Shift                  20.000
= Required Time                21.986
- Arrival Time                 21.704
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    0.493 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.493 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    0.971 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    0.974 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.437 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    1.439 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    1.889 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    1.891 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.104 |    2.386 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.110 |    2.392 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    3.043 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    3.054 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    4.200 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    4.200 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    4.915 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    4.916 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    5.405 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    5.405 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    5.691 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    5.691 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    5.979 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    5.980 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    6.476 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    6.477 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    7.411 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    7.413 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |    8.249 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |    8.249 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |    8.534 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |    8.535 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.610 |    8.893 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |    8.894 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |    9.331 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |    9.331 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |    9.626 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |    9.626 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |    9.839 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |    9.839 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |   10.035 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |   10.035 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   10.313 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   10.313 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   10.559 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   10.559 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   10.826 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   10.826 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   11.090 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   11.090 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   11.500 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.218 |   11.500 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.504 |  11.722 |   12.005 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.722 |   12.005 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.573 |  12.295 |   12.578 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  12.296 |   12.578 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.486 |  12.782 |   13.064 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.782 |   13.065 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.528 |  13.310 |   13.593 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.000 |  13.311 |   13.593 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.250 |  13.561 |   13.843 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.562 |   13.844 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.582 |  14.144 |   14.426 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.144 |   14.427 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.659 |  14.803 |   15.085 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.803 |   15.085 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.702 |  15.504 |   15.787 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.000 |  15.504 |   15.787 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.866 |  16.371 |   16.653 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.373 |   16.655 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.386 |  16.759 |   17.041 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.759 |   17.041 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.501 |  17.260 |   17.542 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.260 |   17.543 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.737 |  17.997 |   18.280 | 
     | u_mul_cntrl/U777/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.001 |  17.998 |   18.281 | 
     | u_mul_cntrl/U777/OUT                    |   v   | u_mul_cntrl/n662               | AOI22   | 0.464 |  18.462 |   18.744 | 
     | u_mul_cntrl/U270/IN1                    |   v   | u_mul_cntrl/n662               | NANDX2  | 0.000 |  18.462 |   18.744 | 
     | u_mul_cntrl/U270/OUT                    |   ^   | u_mul_cntrl/n733               | NANDX2  | 0.581 |  19.042 |   19.325 | 
     | u_mul_cntrl/U779/IN4                    |   ^   | u_mul_cntrl/n733               | AOI22   | 0.002 |  19.044 |   19.327 | 
     | u_mul_cntrl/U779/OUT                    |   v   | u_mul_cntrl/n663               | AOI22   | 0.401 |  19.445 |   19.728 | 
     | u_mul_cntrl/U780/IN3                    |   v   | u_mul_cntrl/n663               | NAND3X1 | 0.000 |  19.445 |   19.728 | 
     | u_mul_cntrl/U780/OUT                    |   ^   | u_mul_cntrl/n666               | NAND3X1 | 0.464 |  19.909 |   20.191 | 
     | u_mul_cntrl/U781/IN3                    |   ^   | u_mul_cntrl/n666               | AOI21   | 0.000 |  19.909 |   20.192 | 
     | u_mul_cntrl/U781/OUT                    |   v   | u_mul_cntrl/n673               | AOI21   | 1.008 |  20.917 |   21.200 | 
     | u_mul_cntrl/U786/IN1                    |   v   | u_mul_cntrl/n673               | OAI21   | 0.001 |  20.918 |   21.201 | 
     | u_mul_cntrl/U786/OUT                    |   ^   | u_mul_cntrl/n871               | OAI21   | 0.785 |  21.703 |   21.986 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/D |   ^   | u_mul_cntrl/n871               | DFFRX1  | 0.000 |  21.704 |   21.986 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |   -0.073 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.073 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |    0.405 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |    0.408 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.871 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.876 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    1.366 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |    1.367 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.460 |   2.109 |    1.827 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.112 |    1.830 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.533 |   2.645 |    2.363 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.004 |   2.649 |    2.366 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.864
+ Phase Shift                  20.000
= Required Time                21.825
- Arrival Time                 21.511
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    0.524 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.524 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.002 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.005 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.468 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.006 |   1.160 |    1.473 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.424 |   1.583 |    1.897 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.584 |    1.897 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.609 |   2.193 |    2.506 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.194 |    2.508 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.652 |   2.847 |    3.160 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.004 |   2.851 |    3.164 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.384 |   4.235 |    4.548 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.235 |    4.549 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.549 |   4.783 |    5.097 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.783 |    5.097 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.808 |   5.591 |    5.905 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.007 |   5.598 |    5.912 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.499 |   6.097 |    6.411 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.097 |    6.411 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.805 |   6.902 |    7.216 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.902 |    7.216 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.705 |   7.607 |    7.920 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.607 |    7.921 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.964 |    8.278 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.964 |    8.278 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   8.574 |    8.888 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.001 |   8.576 |    8.890 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.562 |   9.138 |    9.451 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.138 |    9.451 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.413 |   9.550 |    9.864 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.550 |    9.864 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.679 |  10.230 |   10.543 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.232 |   10.546 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.803 |  11.035 |   11.349 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.035 |   11.349 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.597 |  11.632 |   11.946 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.633 |   11.946 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.766 |  12.399 |   12.713 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.399 |   12.713 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.993 |  13.392 |   13.706 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.392 |   13.706 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.575 |  13.967 |   14.280 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.967 |   14.280 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.378 |  14.345 |   14.659 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.345 |   14.659 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.717 |   15.031 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.717 |   15.031 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  15.124 |   15.437 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.124 |   15.437 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.371 |  15.495 |   15.808 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.495 |   15.808 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.722 |  16.217 |   16.531 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.003 |  16.220 |   16.534 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.533 |  16.753 |   17.066 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.753 |   17.066 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.600 |  17.353 |   17.667 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.004 |  17.357 |   17.670 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.357 |  17.713 |   18.027 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.714 |   18.028 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.481 |  18.195 |   18.509 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.195 |   18.509 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.633 |  18.829 |   19.143 | 
     | u_adder_cntrl/U1108/IN3                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.829 |   19.143 | 
     | u_adder_cntrl/U1108/OUT                 |   v   | u_adder_cntrl/n969             | AOI22   | 0.384 |  19.213 |   19.527 | 
     | u_adder_cntrl/U433/IN1                  |   v   | u_adder_cntrl/n969             | NANDX2  | 0.000 |  19.213 |   19.527 | 
     | u_adder_cntrl/U433/OUT                  |   ^   | u_adder_cntrl/n1007            | NANDX2  | 0.748 |  19.961 |   20.275 | 
     | u_adder_cntrl/U1132/IN2                 |   ^   | u_adder_cntrl/n1007            | AOI22   | 0.003 |  19.964 |   20.278 | 
     | u_adder_cntrl/U1132/OUT                 |   v   | u_adder_cntrl/n1012            | AOI22   | 0.547 |  20.511 |   20.825 | 
     | u_adder_cntrl/U1136/IN2                 |   v   | u_adder_cntrl/n1012            | NAND3X1 | 0.000 |  20.512 |   20.825 | 
     | u_adder_cntrl/U1136/OUT                 |   ^   | u_adder_cntrl/n1140            | NAND3X1 | 0.999 |  21.511 |   21.825 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   ^   | u_adder_cntrl/n1140            | DFFRX1  | 0.000 |  21.511 |   21.825 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.104 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.104 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.374 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.377 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.840 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |    0.845 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |    1.335 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |    1.336 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |    1.821 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |    1.825 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    2.373 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.002 |   2.689 |    2.375 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.663
- Setup                         0.649
+ Phase Shift                  20.000
= Required Time                22.014
- Arrival Time                 21.653
= Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.211 |    0.572 | 
     | CLK__L1_I0/IN                            |   ^   | CLK                                 | BUF8X   | 0.000 |   0.211 |    0.572 | 
     | CLK__L1_I0/OUT                           |   ^   | CLK__L1_N0                          | BUF8X   | 0.478 |   0.688 |    1.050 | 
     | CLK__L2_I0/IN                            |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.692 |    1.053 | 
     | CLK__L2_I0/OUT                           |   ^   | CLK__L2_N0                          | BUF8X   | 0.462 |   1.154 |    1.515 | 
     | CLK__L3_I2/IN                            |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.156 |    1.517 | 
     | CLK__L3_I2/OUT                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.450 |   1.606 |    1.968 | 
     | CLK__L4_I13/IN                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.608 |    1.970 | 
     | CLK__L4_I13/OUT                          |   ^   | CLK__L4_N13                         | BUF8X   | 0.495 |   2.104 |    2.465 | 
     | CLK__L5_I44/IN                           |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.110 |    2.471 | 
     | CLK__L5_I44/OUT                          |   ^   | CLK__L5_N44                         | BUF8X   | 0.651 |   2.760 |    3.122 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK__L5_N44                         | DFFRX1  | 0.011 |   2.771 |    3.133 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.146 |   3.917 |    4.279 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.917 |    4.279 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.715 |   4.632 |    4.993 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.633 |    4.994 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.490 |   5.123 |    5.484 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.123 |    5.484 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.285 |   5.408 |    5.770 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   5.408 |    5.770 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.289 |   5.697 |    6.058 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   5.697 |    6.059 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.496 |   6.193 |    6.555 | 
     | U1948/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.195 |    6.556 | 
     | U1948/OUT                                |   v   | Booth_dataout[11]                   | NOR2X1  | 0.934 |   7.128 |    7.490 | 
     | FE_OFC989_Booth_dataout_11_/IN           |   v   | Booth_dataout[11]                   | BUF8X   | 0.002 |   7.130 |    7.491 | 
     | FE_OFC989_Booth_dataout_11_/OUT          |   v   | FE_OFN989_Booth_dataout_11_         | BUF8X   | 0.836 |   7.966 |    8.327 | 
     | u_mul_cntrl/U382/IN                      |   v   | FE_OFN989_Booth_dataout_11_         | INVX4   | 0.001 |   7.967 |    8.328 | 
     | u_mul_cntrl/U382/OUT                     |   ^   | u_mul_cntrl/n509                    | INVX4   | 0.285 |   8.252 |    8.613 | 
     | u_mul_cntrl/U381/IN2                     |   ^   | u_mul_cntrl/n509                    | NANDX2  | 0.000 |   8.252 |    8.613 | 
     | u_mul_cntrl/U381/OUT                     |   v   | u_mul_cntrl/n177                    | NANDX2  | 0.358 |   8.610 |    8.972 | 
     | u_mul_cntrl/U380_dup/IN1                 |   v   | u_mul_cntrl/n177                    | NANDX2  | 0.001 |   8.611 |    8.972 | 
     | u_mul_cntrl/U380_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.437 |   9.048 |    9.410 | 
     | u_mul_cntrl/U379/IN2                     |   ^   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   9.048 |    9.410 | 
     | u_mul_cntrl/U379/OUT                     |   v   | u_mul_cntrl/n429                    | NANDX2  | 0.295 |   9.344 |    9.705 | 
     | u_mul_cntrl/U378/IN                      |   v   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.344 |    9.705 | 
     | u_mul_cntrl/U378/OUT                     |   ^   | u_mul_cntrl/n187                    | INVX4   | 0.213 |   9.556 |    9.918 | 
     | u_mul_cntrl/U377/IN2                     |   ^   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.556 |    9.918 | 
     | u_mul_cntrl/U377/OUT                     |   v   | u_mul_cntrl/n386                    | NANDX2  | 0.196 |   9.752 |   10.113 | 
     | u_mul_cntrl/U376/IN2                     |   v   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.752 |   10.113 | 
     | u_mul_cntrl/U376/OUT                     |   ^   | u_mul_cntrl/n430                    | NANDX2  | 0.279 |  10.031 |   10.392 | 
     | u_mul_cntrl/U266/IN1                     |   ^   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.031 |   10.392 | 
     | u_mul_cntrl/U266/OUT                     |   v   | u_mul_cntrl/n204                    | NANDX2  | 0.246 |  10.276 |   10.638 | 
     | u_mul_cntrl/U374/IN                      |   v   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.276 |   10.638 | 
     | u_mul_cntrl/U374/OUT                     |   ^   | u_mul_cntrl/n482                    | INVX4   | 0.267 |  10.543 |   10.905 | 
     | u_mul_cntrl/U229/IN2                     |   ^   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.544 |   10.905 | 
     | u_mul_cntrl/U229/OUT                     |   v   | u_mul_cntrl/n412                    | NANDX2  | 0.264 |  10.808 |   11.169 | 
     | u_mul_cntrl/U228/IN1                     |   v   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.808 |   11.169 | 
     | u_mul_cntrl/U228/OUT                     |   ^   | u_mul_cntrl/n314                    | NANDX2  | 0.410 |  11.218 |   11.579 | 
     | u_mul_cntrl/U512_dup/IN2                 |   ^   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.218 |   11.579 | 
     | u_mul_cntrl/U512_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.504 |  11.722 |   12.083 | 
     | u_mul_cntrl/U371/IN2                     |   v   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.722 |   12.083 | 
     | u_mul_cntrl/U371/OUT                     |   ^   | u_mul_cntrl/n441                    | NANDX2  | 0.573 |  12.295 |   12.656 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   ^   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  12.295 |   12.657 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   v   | u_mul_cntrl/n232                    | NAND3X1 | 0.463 |  12.758 |   13.119 | 
     | u_mul_cntrl/U84/IN                       |   v   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.758 |   13.120 | 
     | u_mul_cntrl/U84/OUT                      |   ^   | u_mul_cntrl/n233                    | INVX4   | 0.277 |  13.035 |   13.397 | 
     | u_mul_cntrl/U369/IN2                     |   ^   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  13.035 |   13.397 | 
     | u_mul_cntrl/U369/OUT                     |   v   | u_mul_cntrl/n448                    | NANDX2  | 0.385 |  13.420 |   13.781 | 
     | u_mul_cntrl/U342/IN                      |   v   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.421 |   13.782 | 
     | u_mul_cntrl/U342/OUT                     |   ^   | u_mul_cntrl/n405                    | INVX4   | 0.394 |  13.814 |   14.176 | 
     | u_mul_cntrl/U341/IN2                     |   ^   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.815 |   14.176 | 
     | u_mul_cntrl/U341/OUT                     |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.464 |  14.279 |   14.640 | 
     | u_mul_cntrl/U258/IN2                     |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.279 |   14.641 | 
     | u_mul_cntrl/U258/OUT                     |   ^   | u_mul_cntrl/n297                    | NANDX2  | 0.455 |  14.735 |   15.096 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   ^   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.735 |   15.096 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   v   | u_mul_cntrl/n108                    | OAI21   | 0.734 |  15.469 |   15.830 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   v   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.469 |   15.830 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.904 |  16.373 |   16.734 | 
     | u_mul_cntrl/U4/IN                        |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.373 |   16.734 | 
     | u_mul_cntrl/U4/OUT                       |   v   | u_mul_cntrl/n106                    | BUF8X   | 0.486 |  16.859 |   17.220 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   v   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.860 |   17.221 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.258 |  17.118 |   17.479 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.118 |   17.479 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.307 |  17.425 |   17.786 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.426 |   17.787 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   ^   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.365 |  17.791 |   18.152 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   ^   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.791 |   18.153 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   v   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.380 |  18.172 |   18.533 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   v   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.172 |   18.533 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   ^   | u_mul_cntrl/n56                     | INVX4   | 0.328 |  18.499 |   18.861 | 
     | u_mul_cntrl/U256/IN2                     |   ^   | u_mul_cntrl/n56                     | NANDX2  | 0.000 |  18.500 |   18.861 | 
     | u_mul_cntrl/U256/OUT                     |   v   | u_mul_cntrl/n111                    | NANDX2  | 0.268 |  18.767 |   19.129 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/IN2  |   v   | u_mul_cntrl/n111                    | NOR2X1  | 0.000 |  18.767 |   19.129 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/OUT  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | NOR2X1  | 0.384 |  19.151 |   19.512 | 
     | u_mul_cntrl/U30/IN3                      |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | AOI21   | 0.000 |  19.151 |   19.512 | 
     | u_mul_cntrl/U30/OUT                      |   v   | u_mul_cntrl/n22                     | AOI21   | 0.615 |  19.767 |   20.128 | 
     | u_mul_cntrl/U33/IN1                      |   v   | u_mul_cntrl/n22                     | OAI21   | 0.000 |  19.767 |   20.128 | 
     | u_mul_cntrl/U33/OUT                      |   ^   | u_mul_cntrl/n25                     | OAI21   | 0.516 |  20.283 |   20.644 | 
     | u_mul_cntrl/U34/IN3                      |   ^   | u_mul_cntrl/n25                     | AOI21   | 0.000 |  20.283 |   20.644 | 
     | u_mul_cntrl/U34/OUT                      |   v   | u_mul_cntrl/n26                     | AOI21   | 0.688 |  20.971 |   21.332 | 
     | u_mul_cntrl/U36/IN2                      |   v   | u_mul_cntrl/n26                     | OAI21   | 0.000 |  20.971 |   21.333 | 
     | u_mul_cntrl/U36/OUT                      |   ^   | u_mul_cntrl/n873                    | OAI21   | 0.681 |  21.653 |   22.014 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/D  |   ^   | u_mul_cntrl/n873                    | DFFRX1  | 0.000 |  21.653 |   22.014 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.151 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.151 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.326 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.330 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.792 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.798 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    1.234 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    1.235 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    1.723 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    1.727 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.569 |   2.657 |    2.296 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.006 |   2.663 |    2.302 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_8_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.611
- Setup                         0.240
+ Phase Shift                  20.000
= Required Time                22.371
- Arrival Time                 21.960
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                            |       |                                     |         |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                        |   ^   | CLK                                 |         |       |   0.211 |    0.622 | 
     | CLK__L1_I0/IN                              |   ^   | CLK                                 | BUF8X   | 0.000 |   0.211 |    0.622 | 
     | CLK__L1_I0/OUT                             |   ^   | CLK__L1_N0                          | BUF8X   | 0.478 |   0.688 |    1.100 | 
     | CLK__L2_I0/IN                              |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.692 |    1.103 | 
     | CLK__L2_I0/OUT                             |   ^   | CLK__L2_N0                          | BUF8X   | 0.462 |   1.154 |    1.565 | 
     | CLK__L3_I2/IN                              |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.156 |    1.567 | 
     | CLK__L3_I2/OUT                             |   ^   | CLK__L3_N2                          | BUF8X   | 0.450 |   1.606 |    2.018 | 
     | CLK__L4_I13/IN                             |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.608 |    2.020 | 
     | CLK__L4_I13/OUT                            |   ^   | CLK__L4_N13                         | BUF8X   | 0.495 |   2.104 |    2.515 | 
     | CLK__L5_I44/IN                             |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.110 |    2.521 | 
     | CLK__L5_I44/OUT                            |   ^   | CLK__L5_N44                         | BUF8X   | 0.651 |   2.760 |    3.172 | 
     | u_booth_count_reg_reg_2_/CLK               |   ^   | CLK__L5_N44                         | DFFRX1  | 0.011 |   2.771 |    3.183 | 
     | u_booth_count_reg_reg_2_/Q                 |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.146 |   3.917 |    4.329 | 
     | FE_OFC727_u_booth_count_reg_2_/IN          |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.917 |    4.329 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT         |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.715 |   4.632 |    5.043 | 
     | U1894_dup/IN1                              |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.633 |    5.044 | 
     | U1894_dup/OUT                              |   ^   | FE_RN_                              | OAI21   | 0.490 |   5.123 |    5.534 | 
     | U1779/IN                                   |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.123 |    5.534 | 
     | U1779/OUT                                  |   v   | n1811                               | INVX4   | 0.285 |   5.408 |    5.819 | 
     | U1896/IN2                                  |   v   | n1811                               | NANDX2  | 0.000 |   5.408 |    5.820 | 
     | U1896/OUT                                  |   ^   | n1851                               | NANDX2  | 0.289 |   5.697 |    6.108 | 
     | FE_OFC622_n1851/IN                         |   ^   | n1851                               | BUF8X   | 0.001 |   5.697 |    6.109 | 
     | FE_OFC622_n1851/OUT                        |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.496 |   6.193 |    6.604 | 
     | U1950/IN2                                  |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.195 |    6.606 | 
     | U1950/OUT                                  |   v   | Booth_dataout[13]                   | NOR2X1  | 0.881 |   7.076 |    7.487 | 
     | FE_OFC679_Booth_dataout_13_/IN             |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.078 |    7.489 | 
     | FE_OFC679_Booth_dataout_13_/OUT            |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.849 |   7.927 |    8.338 | 
     | u_mul_cntrl/U69/IN                         |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.929 |    8.340 | 
     | u_mul_cntrl/U69/OUT                        |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.205 |   8.134 |    8.545 | 
     | u_mul_cntrl/U384/IN1                       |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.134 |    8.545 | 
     | u_mul_cntrl/U384/OUT                       |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.229 |   8.363 |    8.774 | 
     | u_mul_cntrl/U383/IN                        |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.363 |    8.774 | 
     | u_mul_cntrl/U383/OUT                       |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.336 |   8.699 |    9.110 | 
     | u_mul_cntrl/U380_dup/IN2                   |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.699 |    9.110 | 
     | u_mul_cntrl/U380_dup/OUT                   |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   9.009 |    9.421 | 
     | u_mul_cntrl/U379/IN2                       |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   9.010 |    9.421 | 
     | u_mul_cntrl/U379/OUT                       |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.339 |   9.349 |    9.760 | 
     | u_mul_cntrl/U378/IN                        |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.349 |    9.760 | 
     | u_mul_cntrl/U378/OUT                       |   v   | u_mul_cntrl/n187                    | INVX4   | 0.233 |   9.581 |    9.993 | 
     | u_mul_cntrl/U377/IN2                       |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.582 |    9.993 | 
     | u_mul_cntrl/U377/OUT                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.246 |   9.827 |   10.238 | 
     | u_mul_cntrl/U376/IN2                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.827 |   10.238 | 
     | u_mul_cntrl/U376/OUT                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.249 |  10.076 |   10.487 | 
     | u_mul_cntrl/U266/IN1                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.076 |   10.487 | 
     | u_mul_cntrl/U266/OUT                       |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.303 |  10.380 |   10.791 | 
     | u_mul_cntrl/U374/IN                        |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.380 |   10.791 | 
     | u_mul_cntrl/U374/OUT                       |   v   | u_mul_cntrl/n482                    | INVX4   | 0.289 |  10.669 |   11.080 | 
     | u_mul_cntrl/U229/IN2                       |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.669 |   11.081 | 
     | u_mul_cntrl/U229/OUT                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.326 |  10.995 |   11.406 | 
     | u_mul_cntrl/U228/IN1                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.995 |   11.406 | 
     | u_mul_cntrl/U228/OUT                       |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.319 |  11.314 |   11.725 | 
     | u_mul_cntrl/U512_dup/IN2                   |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.314 |   11.725 | 
     | u_mul_cntrl/U512_dup/OUT                   |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.320 |  11.634 |   12.045 | 
     | u_mul_cntrl/U371/IN2                       |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.634 |   12.045 | 
     | u_mul_cntrl/U371/OUT                       |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.383 |  12.017 |   12.428 | 
     | u_mul_cntrl/FE_RC_65_0/IN2                 |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  12.017 |   12.428 | 
     | u_mul_cntrl/FE_RC_65_0/OUT                 |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.652 |  12.668 |   13.080 | 
     | u_mul_cntrl/U84/IN                         |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.669 |   13.080 | 
     | u_mul_cntrl/U84/OUT                        |   v   | u_mul_cntrl/n233                    | INVX4   | 0.352 |  13.021 |   13.432 | 
     | u_mul_cntrl/U369/IN2                       |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  13.021 |   13.432 | 
     | u_mul_cntrl/U369/OUT                       |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.512 |  13.533 |   13.944 | 
     | u_mul_cntrl/U342/IN                        |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.534 |   13.945 | 
     | u_mul_cntrl/U342/OUT                       |   v   | u_mul_cntrl/n405                    | INVX4   | 0.415 |  13.948 |   14.359 | 
     | u_mul_cntrl/U341/IN2                       |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.948 |   14.360 | 
     | u_mul_cntrl/U341/OUT                       |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.589 |  14.537 |   14.948 | 
     | u_mul_cntrl/U258/IN2                       |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.538 |   14.949 | 
     | u_mul_cntrl/U258/OUT                       |   v   | u_mul_cntrl/n297                    | NANDX2  | 0.419 |  14.957 |   15.369 | 
     | u_mul_cntrl/FE_RC_284_0/IN1                |   v   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.958 |   15.369 | 
     | u_mul_cntrl/FE_RC_284_0/OUT                |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.703 |  15.661 |   16.072 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN    |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.661 |   16.072 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT   |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.790 |  16.451 |   16.862 | 
     | u_mul_cntrl/U4/IN                          |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.451 |   16.862 | 
     | u_mul_cntrl/U4/OUT                         |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.467 |  16.918 |   17.329 | 
     | u_mul_cntrl/FE_RC_286_0/IN1                |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.919 |   17.330 | 
     | u_mul_cntrl/FE_RC_286_0/OUT                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.183 |  17.102 |   17.513 | 
     | u_mul_cntrl/FE_RC_285_0/IN2                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.102 |   17.513 | 
     | u_mul_cntrl/FE_RC_285_0/OUT                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.365 |  17.467 |   17.878 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.469 |   17.880 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                  |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.282 |  17.750 |   18.161 | 
     | u_mul_cntrl/FE_RC_252_0/IN3                |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.750 |   18.162 | 
     | u_mul_cntrl/FE_RC_252_0/OUT                |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.506 |  18.256 |   18.667 | 
     | u_mul_cntrl/FE_RC_75_0/IN                  |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.256 |   18.668 | 
     | u_mul_cntrl/FE_RC_75_0/OUT                 |   v   | u_mul_cntrl/n56                     | INVX4   | 0.424 |  18.681 |   19.092 | 
     | u_mul_cntrl/FE_RC_84_0/IN2                 |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.000 |  18.681 |   19.092 | 
     | u_mul_cntrl/FE_RC_84_0/OUT                 |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.436 |  19.117 |   19.528 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN        |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  19.117 |   19.528 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT       |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.801 |  19.918 |   20.329 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/IN1 |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NOR2X1  | 0.003 |  19.922 |   20.333 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/OUT |   v   | u_mul_cntrl/FE_RN_11                | NOR2X1  | 0.570 |  20.492 |   20.903 | 
     | u_mul_cntrl/U37/IN3                        |   v   | u_mul_cntrl/FE_RN_11                | AOI21   | 0.000 |  20.492 |   20.903 | 
     | u_mul_cntrl/U37/OUT                        |   ^   | u_mul_cntrl/n28                     | AOI21   | 0.434 |  20.926 |   21.337 | 
     | u_mul_cntrl/FE_RC_259_0/IN                 |   ^   | u_mul_cntrl/n28                     | INVX4   | 0.000 |  20.926 |   21.337 | 
     | u_mul_cntrl/FE_RC_259_0/OUT                |   v   | u_mul_cntrl/FE_RN_191_0             | INVX4   | 0.280 |  21.206 |   21.617 | 
     | u_mul_cntrl/FE_RC_253_0/IN2                |   v   | u_mul_cntrl/FE_RN_191_0             | OAI21   | 0.000 |  21.206 |   21.617 | 
     | u_mul_cntrl/FE_RC_253_0/OUT                |   ^   | u_mul_cntrl/n329                    | OAI21   | 0.428 |  21.634 |   22.045 | 
     | u_mul_cntrl/U70/IN                         |   ^   | u_mul_cntrl/n329                    | INVX4   | 0.000 |  21.634 |   22.045 | 
     | u_mul_cntrl/U70/OUT                        |   v   | u_mul_cntrl/n94                     | INVX4   | 0.325 |  21.960 |   22.371 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/D    |   v   | u_mul_cntrl/n94                     | DFFRX1  | 0.000 |  21.960 |   22.371 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.201 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.201 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.277 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.280 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.742 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.748 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.172 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.172 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.640 | 
     | CLK__L5_I58/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.645 | 
     | CLK__L5_I58/OUT                           |   ^   | CLK__L5_N58 | BUF8X  | 0.553 |   2.609 |    2.198 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.002 |   2.611 |    2.200 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.586
- Setup                         0.567
+ Phase Shift                  20.000
= Required Time                22.019
- Arrival Time                 21.550
= Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.680 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.680 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.157 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.161 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.623 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.629 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.052 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    2.052 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.662 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.663 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    3.286 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    3.287 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.521 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.521 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.462 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.462 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.831 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.831 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    6.118 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    6.118 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.842 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.843 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.386 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.386 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    7.968 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    7.969 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.540 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.541 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    9.309 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    9.309 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.875 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.876 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |   10.161 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |   10.161 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.471 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.471 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.785 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.785 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   11.081 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   11.082 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.726 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.726 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   12.255 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.787 |   12.256 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   12.950 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   12.950 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.494 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.494 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   14.242 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.773 |   14.242 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.814 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.815 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   15.923 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   15.923 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   17.127 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   17.127 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.559 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.559 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   17.972 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   17.972 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   18.299 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   18.299 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.858 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.861 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   19.206 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   19.206 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.840 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.842 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   20.113 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   20.113 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.452 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.452 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   21.128 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.001 |  20.661 |   21.130 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.459 |  21.120 |   21.589 | 
     | u_mul_cntrl/U294/IN1                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.000 |  21.120 |   21.589 | 
     | u_mul_cntrl/U294/OUT                               |   ^   | u_mul_cntrl/n877                                | NANDX2  | 0.430 |  21.550 |   22.019 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/D            |   ^   | u_mul_cntrl/n877                                | DFFRX1  | 0.000 |  21.550 |   22.019 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.259 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.259 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.219 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.222 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.685 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.690 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.114 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.114 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.582 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.587 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.528 |   2.584 |    2.115 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.003 |   2.586 |    2.117 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.586
- Setup                         0.575
+ Phase Shift                  20.000
= Required Time                22.011
- Arrival Time                 21.513
= Slack Time                    0.498
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.709 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.709 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.187 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.190 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.652 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.658 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.082 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    2.082 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.691 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.692 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    3.315 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    3.316 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.550 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.550 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.491 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.491 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.861 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.861 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    6.148 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    6.148 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.871 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.872 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.415 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.415 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    7.997 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    7.998 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.570 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.571 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    9.338 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    9.338 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.905 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.905 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |   10.190 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |   10.190 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.500 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.501 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.814 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.814 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   11.111 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   11.111 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.755 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.755 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   12.284 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.787 |   12.286 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   12.979 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   12.980 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.523 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.523 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   14.271 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.773 |   14.272 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.844 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.844 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   15.952 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   15.952 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   17.157 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   17.157 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.588 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.588 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   18.001 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   18.001 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   18.328 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   18.328 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.888 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.890 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   19.236 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   19.236 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.869 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.871 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   20.142 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   20.142 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.482 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.482 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   21.158 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.001 |  20.661 |   21.159 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.459 |  21.120 |   21.618 | 
     | u_mul_cntrl/U72/IN2                                |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.000 |  21.120 |   21.618 | 
     | u_mul_cntrl/U72/OUT                                |   ^   | u_mul_cntrl/n879                                | NANDX2  | 0.393 |  21.513 |   22.011 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/D            |   ^   | u_mul_cntrl/n879                                | DFFRX1  | 0.000 |  21.513 |   22.011 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.288 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.288 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.190 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.193 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.655 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.661 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.084 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.085 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.553 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.558 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.528 |   2.584 |    2.085 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.002 |   2.586 |    2.088 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.611
- Setup                         0.559
+ Phase Shift                  20.000
= Required Time                22.051
- Arrival Time                 21.494
= Slack Time                    0.558
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.768 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.768 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.246 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.249 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.712 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.717 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.141 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    2.141 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.750 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.751 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    3.374 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    3.375 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.610 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.610 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.550 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.551 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    5.920 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    5.920 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    6.207 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    6.207 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    6.930 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    6.931 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.474 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.475 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    8.056 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    8.057 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.629 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.630 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    9.397 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    9.398 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |    9.964 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |    9.965 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |   10.250 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |   10.250 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.560 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.560 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   10.874 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   10.874 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   11.170 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   11.170 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   11.814 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   11.814 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   12.344 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.788 |   12.345 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   13.039 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   13.039 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.582 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.583 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   14.331 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.774 |   14.331 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   14.903 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   14.903 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   16.011 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   16.012 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   17.216 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   17.216 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.648 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.648 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   18.061 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   18.061 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   18.388 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   18.388 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   18.947 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.392 |   18.949 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.346 |  18.737 |   19.295 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.737 |   19.295 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.634 |  19.371 |   19.929 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.373 |   19.931 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.644 |   20.202 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.644 |   20.202 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.339 |  19.983 |   20.541 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.984 |   20.541 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.676 |  20.659 |   21.217 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.001 |  20.661 |   21.219 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.459 |  21.120 |   21.677 | 
     | u_mul_cntrl/U209/IN2                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.000 |  21.120 |   21.678 | 
     | u_mul_cntrl/U209/OUT                               |   ^   | u_mul_cntrl/n878                                | NANDX2  | 0.374 |  21.494 |   22.051 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/D            |   ^   | u_mul_cntrl/n878                                | DFFRX1  | 0.000 |  21.494 |   22.051 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.347 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.347 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.130 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.134 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.596 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.602 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    1.025 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    1.026 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.493 | 
     | CLK__L5_I58/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.498 | 
     | CLK__L5_I58/OUT                           |   ^   | CLK__L5_N58 | BUF8X  | 0.553 |   2.609 |    2.051 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.002 |   2.611 |    2.053 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.695
- Setup                         0.571
+ Phase Shift                  20.000
= Required Time                22.124
- Arrival Time                 21.563
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    0.772 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.772 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.250 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.253 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.715 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    1.717 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.167 | 
     | CLK__L4_I11/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.170 | 
     | CLK__L4_I11/OUT                    |   ^   | CLK__L4_N11                    | BUF8X   | 0.464 |   2.073 |    2.634 | 
     | CLK__L5_I29/IN                     |   ^   | CLK__L4_N11                    | BUF8X   | 0.003 |   2.076 |    2.637 | 
     | CLK__L5_I29/OUT                    |   ^   | CLK__L5_N29                    | BUF8X   | 0.610 |   2.685 |    3.247 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK__L5_N29                    | DFFRX1  | 0.006 |   2.691 |    3.252 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.357 |   4.048 |    4.609 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   4.048 |    4.609 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.535 |   4.583 |    5.144 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   4.583 |    5.144 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.820 |   5.403 |    5.964 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.005 |   5.408 |    5.969 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.529 |   5.937 |    6.498 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   5.937 |    6.499 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.604 |   6.541 |    7.102 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   6.541 |    7.102 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.633 |   7.174 |    7.736 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   7.174 |    7.736 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.208 |   7.383 |    7.944 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   7.383 |    7.944 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   7.580 |    8.141 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   7.580 |    8.141 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.791 |   8.372 |    8.933 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.001 |   8.373 |    8.934 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.047 |   9.420 |    9.982 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.000 |   9.421 |    9.982 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.997 |  10.418 |   10.979 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.005 |  10.422 |   10.983 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.699 |  11.121 |   11.682 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |  11.121 |   11.682 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.033 |  12.153 |   12.715 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |  12.154 |   12.715 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.215 |  13.369 |   13.930 | 
     | u_adder_cntrl/U1217/IN2            |   ^   | u_adder_cntrl/FE_OFN541_n1219  | MUX2X1  | 0.002 |  13.371 |   13.932 | 
     | u_adder_cntrl/U1217/OUT            |   ^   | u_adder_cntrl/n1208            | MUX2X1  | 0.684 |  14.055 |   14.616 | 
     | u_adder_cntrl/FE_OFC580_n1208/IN   |   ^   | u_adder_cntrl/n1208            | INVX1   | 0.000 |  14.055 |   14.616 | 
     | u_adder_cntrl/FE_OFC580_n1208/OUT  |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX1   | 1.012 |  15.067 |   15.628 | 
     | u_adder_cntrl/FE_OFC581_n1208/IN   |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX4   | 0.000 |  15.067 |   15.628 | 
     | u_adder_cntrl/FE_OFC581_n1208/OUT  |   ^   | u_adder_cntrl/FE_OFN581_n1208  | INVX4   | 1.181 |  16.248 |   16.809 | 
     | u_adder_cntrl/U1221/IN1            |   ^   | u_adder_cntrl/FE_OFN581_n1208  | MUX2X1  | 0.001 |  16.249 |   16.810 | 
     | u_adder_cntrl/U1221/OUT            |   ^   | u_adder_cntrl/n1212            | MUX2X1  | 0.653 |  16.902 |   17.463 | 
     | u_adder_cntrl/FE_OFC610_n1212/IN   |   ^   | u_adder_cntrl/n1212            | INVX1   | 0.000 |  16.902 |   17.463 | 
     | u_adder_cntrl/FE_OFC610_n1212/OUT  |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX1   | 0.909 |  17.812 |   18.373 | 
     | u_adder_cntrl/FE_OFC611_n1212/IN   |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX4   | 0.000 |  17.812 |   18.373 | 
     | u_adder_cntrl/FE_OFC611_n1212/OUT  |   ^   | u_adder_cntrl/FE_OFN611_n1212  | INVX4   | 1.146 |  18.958 |   19.519 | 
     | u_adder_cntrl/U1223/IN1            |   ^   | u_adder_cntrl/FE_OFN611_n1212  | MUX2X1  | 0.003 |  18.961 |   19.523 | 
     | u_adder_cntrl/U1223/OUT            |   ^   | u_adder_cntrl/N434             | MUX2X1  | 0.881 |  19.842 |   20.403 | 
     | u_adder_cntrl/U1162/IN2            |   ^   | u_adder_cntrl/N434             | AOI22   | 0.001 |  19.843 |   20.404 | 
     | u_adder_cntrl/U1162/OUT            |   v   | u_adder_cntrl/n1063            | AOI22   | 1.057 |  20.901 |   21.462 | 
     | u_adder_cntrl/U425/IN2             |   v   | u_adder_cntrl/n1063            | NANDX2  | 0.000 |  20.901 |   21.462 | 
     | u_adder_cntrl/U425/OUT             |   ^   | u_adder_cntrl/n1134            | NANDX2  | 0.662 |  21.563 |   22.124 | 
     | u_adder_cntrl/G_reg_reg/D          |   ^   | u_adder_cntrl/n1134            | DFFRX1  | 0.000 |  21.563 |   22.124 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -0.351 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.351 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |    0.127 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |    0.130 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.592 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.598 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    1.088 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |    1.089 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |    1.572 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |    1.577 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |    2.132 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.002 |   2.695 |    2.134 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_0_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.613
- Setup                         0.515
+ Phase Shift                  20.000
= Required Time                22.098
- Arrival Time                 21.457
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.211 |    0.852 | 
     | CLK__L1_I0/IN                            |   ^   | CLK                                 | BUF8X   | 0.000 |   0.211 |    0.852 | 
     | CLK__L1_I0/OUT                           |   ^   | CLK__L1_N0                          | BUF8X   | 0.478 |   0.688 |    1.330 | 
     | CLK__L2_I0/IN                            |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.692 |    1.333 | 
     | CLK__L2_I0/OUT                           |   ^   | CLK__L2_N0                          | BUF8X   | 0.462 |   1.154 |    1.796 | 
     | CLK__L3_I2/IN                            |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.156 |    1.798 | 
     | CLK__L3_I2/OUT                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.450 |   1.606 |    2.248 | 
     | CLK__L4_I13/IN                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.608 |    2.250 | 
     | CLK__L4_I13/OUT                          |   ^   | CLK__L4_N13                         | BUF8X   | 0.495 |   2.103 |    2.745 | 
     | CLK__L5_I44/IN                           |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.109 |    2.751 | 
     | CLK__L5_I44/OUT                          |   ^   | CLK__L5_N44                         | BUF8X   | 0.651 |   2.760 |    3.402 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK__L5_N44                         | DFFRX1  | 0.011 |   2.771 |    3.413 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.146 |   3.917 |    4.559 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.917 |    4.559 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.715 |   4.632 |    5.274 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.633 |    5.275 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.490 |   5.123 |    5.764 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.123 |    5.765 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.285 |   5.408 |    6.050 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   5.408 |    6.050 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.289 |   5.697 |    6.339 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   5.697 |    6.339 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.496 |   6.193 |    6.835 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.195 |    6.837 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.881 |   7.076 |    7.718 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.078 |    7.719 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.849 |   7.927 |    8.568 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.929 |    8.571 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.205 |   8.134 |    8.775 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.134 |    8.776 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.229 |   8.362 |    9.004 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.363 |    9.004 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.336 |   8.699 |    9.340 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.699 |    9.341 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.310 |   9.009 |    9.651 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   9.009 |    9.651 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.339 |   9.348 |    9.990 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.349 |    9.990 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.233 |   9.581 |   10.223 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.582 |   10.223 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.246 |   9.827 |   10.469 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.827 |   10.469 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.249 |  10.076 |   10.718 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.076 |   10.718 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.303 |  10.380 |   11.021 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.380 |   11.022 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.289 |  10.669 |   11.311 | 
     | u_mul_cntrl/U229/IN2                     |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.669 |   11.311 | 
     | u_mul_cntrl/U229/OUT                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.326 |  10.995 |   11.637 | 
     | u_mul_cntrl/U228/IN1                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.995 |   11.637 | 
     | u_mul_cntrl/U228/OUT                     |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.319 |  11.314 |   11.956 | 
     | u_mul_cntrl/U512_dup/IN2                 |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.314 |   11.956 | 
     | u_mul_cntrl/U512_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.320 |  11.634 |   12.275 | 
     | u_mul_cntrl/U371/IN2                     |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.634 |   12.275 | 
     | u_mul_cntrl/U371/OUT                     |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.383 |  12.017 |   12.658 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  12.017 |   12.659 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.652 |  12.668 |   13.310 | 
     | u_mul_cntrl/U84/IN                       |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.669 |   13.311 | 
     | u_mul_cntrl/U84/OUT                      |   v   | u_mul_cntrl/n233                    | INVX4   | 0.352 |  13.021 |   13.663 | 
     | u_mul_cntrl/U369/IN2                     |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  13.021 |   13.663 | 
     | u_mul_cntrl/U369/OUT                     |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.512 |  13.533 |   14.175 | 
     | u_mul_cntrl/U342/IN                      |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.534 |   14.175 | 
     | u_mul_cntrl/U342/OUT                     |   v   | u_mul_cntrl/n405                    | INVX4   | 0.415 |  13.948 |   14.590 | 
     | u_mul_cntrl/U341/IN2                     |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.948 |   14.590 | 
     | u_mul_cntrl/U341/OUT                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.589 |  14.537 |   15.179 | 
     | u_mul_cntrl/U258/IN2                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.538 |   15.180 | 
     | u_mul_cntrl/U258/OUT                     |   v   | u_mul_cntrl/n297                    | NANDX2  | 0.419 |  14.957 |   15.599 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   v   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.958 |   15.599 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.703 |  15.661 |   16.303 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.661 |   16.303 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.790 |  16.451 |   17.093 | 
     | u_mul_cntrl/U4/IN                        |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.451 |   17.093 | 
     | u_mul_cntrl/U4/OUT                       |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.467 |  16.918 |   17.560 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.919 |   17.561 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.183 |  17.102 |   17.744 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.102 |   17.744 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.365 |  17.467 |   18.109 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.469 |   18.110 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.282 |  17.750 |   18.392 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.750 |   18.392 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.506 |  18.256 |   18.898 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.256 |   18.898 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   v   | u_mul_cntrl/n56                     | INVX4   | 0.424 |  18.681 |   19.322 | 
     | u_mul_cntrl/FE_RC_84_0/IN2               |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.000 |  18.681 |   19.323 | 
     | u_mul_cntrl/FE_RC_84_0/OUT               |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.436 |  19.117 |   19.758 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN      |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  19.117 |   19.759 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT     |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.801 |  19.918 |   20.560 | 
     | u_mul_cntrl/FE_RC_278_0/IN1              |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NANDX2  | 0.004 |  19.922 |   20.564 | 
     | u_mul_cntrl/FE_RC_278_0/OUT              |   v   | u_mul_cntrl/FE_RN_210_0             | NANDX2  | 0.229 |  20.151 |   20.793 | 
     | u_mul_cntrl/FE_RC_274_0/IN2              |   v   | u_mul_cntrl/FE_RN_210_0             | NAND3X1 | 0.000 |  20.151 |   20.793 | 
     | u_mul_cntrl/FE_RC_274_0/OUT              |   ^   | u_mul_cntrl/n473                    | NAND3X1 | 0.404 |  20.555 |   21.196 | 
     | u_mul_cntrl/FE_RC_246_0/IN2              |   ^   | u_mul_cntrl/n473                    | OAI21   | 0.000 |  20.555 |   21.196 | 
     | u_mul_cntrl/FE_RC_246_0/OUT              |   v   | u_mul_cntrl/n478                    | OAI21   | 0.542 |  21.096 |   21.738 | 
     | u_mul_cntrl/U71/IN                       |   v   | u_mul_cntrl/n478                    | INVX4   | 0.000 |  21.097 |   21.738 | 
     | u_mul_cntrl/U71/OUT                      |   ^   | u_mul_cntrl/n863                    | INVX4   | 0.360 |  21.456 |   22.098 | 
     | u_mul_cntrl/Debug_reg_reg_0_/D           |   ^   | u_mul_cntrl/n863                    | DFFRX1  | 0.000 |  21.457 |   22.098 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.210 |   -0.432 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.432 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.046 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.049 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.512 | 
     | CLK__L3_I3/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.517 | 
     | CLK__L3_I3/OUT                   |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.941 | 
     | CLK__L4_I16/IN                   |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.941 | 
     | CLK__L4_I16/OUT                  |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.409 | 
     | CLK__L5_I58/IN                   |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.414 | 
     | CLK__L5_I58/OUT                  |   ^   | CLK__L5_N58 | BUF8X  | 0.553 |   2.609 |    1.967 | 
     | u_mul_cntrl/Debug_reg_reg_0_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.004 |   2.613 |    1.971 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (^) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.586
- Setup                         0.443
+ Phase Shift                  20.000
= Required Time                22.143
- Arrival Time                 21.482
= Slack Time                    0.661
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    0.872 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    0.872 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.349 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.353 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    1.815 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    1.821 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.244 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.584 |    2.245 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    2.854 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    2.855 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    3.478 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    3.479 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.859 |   3.677 |    4.338 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.677 |    4.338 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.924 |   4.601 |    5.262 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.602 |    5.263 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.627 |   5.229 |    5.890 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.229 |    5.890 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.467 |   5.696 |    6.357 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.696 |    6.357 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.310 |   7.006 |    7.667 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.007 |    7.668 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.784 |   7.791 |    8.452 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   7.791 |    8.452 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.514 |   8.305 |    8.966 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.306 |    8.967 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.527 |   8.833 |    9.494 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.834 |    9.495 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.660 |   9.494 |   10.155 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.494 |   10.155 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.103 |   10.764 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.103 |   10.764 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.202 |  10.305 |   10.966 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.305 |   10.966 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.375 |  10.680 |   11.341 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.680 |   11.341 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.244 |  10.924 |   11.585 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.924 |   11.585 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.355 |  11.280 |   11.941 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.280 |   11.941 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.598 |  11.878 |   12.539 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.878 |   12.539 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.578 |  12.456 |   13.117 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.458 |   13.119 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.606 |  13.064 |   13.725 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.064 |   13.725 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.585 |  13.648 |   14.309 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.649 |   14.310 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.643 |  14.292 |   14.953 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.292 |   14.953 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.606 |  14.898 |   15.559 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.898 |   15.559 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.906 |  15.803 |   16.464 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.804 |   16.465 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.948 |  16.751 |   17.412 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.751 |   17.412 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.659 |  17.411 |   18.072 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.411 |   18.072 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.339 |  17.750 |   18.411 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.750 |   18.411 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.374 |  18.124 |   18.785 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.124 |   18.785 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.569 |  18.693 |   19.354 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.696 |   19.357 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.334 |  19.030 |   19.691 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  19.030 |   19.691 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.660 |  19.690 |   20.351 | 
     | u_mul_cntrl/U297/IN2                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.692 |   20.353 | 
     | u_mul_cntrl/U297/OUT                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.222 |  19.914 |   20.575 | 
     | u_mul_cntrl/U254/IN2                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.914 |   20.575 | 
     | u_mul_cntrl/U254/OUT                               |   ^   | u_mul_cntrl/n271                                | NANDX2  | 0.434 |  20.348 |   21.009 | 
     | u_mul_cntrl/U408/IN                                |   ^   | u_mul_cntrl/n271                                | INVX4   | 0.000 |  20.348 |   21.009 | 
     | u_mul_cntrl/U408/OUT                               |   v   | u_mul_cntrl/n287                                | INVX4   | 0.274 |  20.622 |   21.283 | 
     | u_mul_cntrl/U9/IN3                                 |   v   | u_mul_cntrl/n287                                | AOI21   | 0.000 |  20.622 |   21.283 | 
     | u_mul_cntrl/U9/OUT                                 |   ^   | u_mul_cntrl/n6                                  | AOI21   | 0.282 |  20.904 |   21.565 | 
     | u_mul_cntrl/U10/IN3                                |   ^   | u_mul_cntrl/n6                                  | OAI21   | 0.000 |  20.904 |   21.565 | 
     | u_mul_cntrl/U10/OUT                                |   v   | u_mul_cntrl/n875                                | OAI21   | 0.578 |  21.482 |   22.143 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/D            |   v   | u_mul_cntrl/n875                                | DFFRX1  | 0.000 |  21.482 |   22.143 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.451 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.451 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.027 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.030 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.492 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.498 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.922 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.922 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    1.390 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    1.395 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.528 |   2.584 |    1.923 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.002 |   2.586 |    1.925 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.753
+ Phase Shift                  20.000
= Required Time                21.937
- Arrival Time                 21.264
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    0.884 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.884 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.361 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.365 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.827 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.006 |   1.160 |    1.833 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.424 |   1.583 |    2.256 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.583 |    2.257 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.609 |   2.193 |    2.866 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.194 |    2.867 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.652 |   2.846 |    3.520 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.004 |   2.850 |    3.524 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.384 |   4.235 |    4.908 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.235 |    4.908 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.549 |   4.783 |    5.456 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.783 |    5.456 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.808 |   5.591 |    6.264 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.007 |   5.598 |    6.271 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.499 |   6.097 |    6.770 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.097 |    6.770 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.805 |   6.902 |    7.575 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.902 |    7.575 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.705 |   7.607 |    8.280 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.607 |    8.280 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.964 |    8.637 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.964 |    8.637 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   8.574 |    9.248 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.001 |   8.576 |    9.249 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.562 |   9.138 |    9.811 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.138 |    9.811 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.413 |   9.550 |   10.224 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.550 |   10.224 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.679 |  10.230 |   10.903 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.232 |   10.905 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.803 |  11.035 |   11.708 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.035 |   11.709 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.597 |  11.632 |   12.305 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.633 |   12.306 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.766 |  12.399 |   13.072 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.399 |   13.072 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.993 |  13.392 |   14.065 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.392 |   14.065 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.575 |  13.967 |   14.640 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.967 |   14.640 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.378 |  14.345 |   15.018 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.345 |   15.018 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.717 |   15.390 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.717 |   15.390 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  15.123 |   15.797 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.123 |   15.797 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.371 |  15.495 |   16.168 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.495 |   16.168 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.722 |  16.217 |   16.890 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.003 |  16.220 |   16.893 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.533 |  16.753 |   17.426 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.753 |   17.426 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.600 |  17.353 |   18.026 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.004 |  17.357 |   18.030 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.357 |  17.713 |   18.386 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.714 |   18.387 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.481 |  18.195 |   18.868 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.195 |   18.868 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.633 |  18.829 |   19.502 | 
     | u_adder_cntrl/U1095/IN3                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.829 |   19.502 | 
     | u_adder_cntrl/U1095/OUT                 |   v   | u_adder_cntrl/n948             | AOI22   | 0.411 |  19.240 |   19.913 | 
     | u_adder_cntrl/U1096/IN3                 |   v   | u_adder_cntrl/n948             | OAI21   | 0.001 |  19.240 |   19.913 | 
     | u_adder_cntrl/U1096/OUT                 |   ^   | u_adder_cntrl/n953             | OAI21   | 0.436 |  19.676 |   20.349 | 
     | u_adder_cntrl/U1100/IN2                 |   ^   | u_adder_cntrl/n953             | AOI22   | 0.000 |  19.676 |   20.349 | 
     | u_adder_cntrl/U1100/OUT                 |   v   | u_adder_cntrl/n954             | AOI22   | 0.707 |  20.383 |   21.056 | 
     | u_adder_cntrl/U1101/IN3                 |   v   | u_adder_cntrl/n954             | NAND3X1 | 0.000 |  20.383 |   21.056 | 
     | u_adder_cntrl/U1101/OUT                 |   ^   | u_adder_cntrl/n1142            | NAND3X1 | 0.880 |  21.263 |   21.936 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   ^   | u_adder_cntrl/n1142            | DFFRX1  | 0.000 |  21.264 |   21.937 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.463 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.463 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |    0.015 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |    0.018 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.480 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |    0.486 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |    0.976 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |    0.977 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |    1.461 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |    1.466 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    2.013 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.689 |    2.016 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_adder_cntrl/StateMC_reg_1_/D            (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.676
- Setup                         0.438
+ Phase Shift                  20.000
= Required Time                22.237
- Arrival Time                 21.554
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                              |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                          |         |       |   0.211 |    0.894 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                          | BUF8X   | 0.000 |   0.211 |    0.894 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                   | BUF8X   | 0.478 |   0.688 |    1.371 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.692 |    1.375 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                   | BUF8X   | 0.462 |   1.154 |    1.837 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.160 |    1.843 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                   | BUF8X   | 0.490 |   1.649 |    2.332 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                   | BUF8X   | 0.001 |   1.650 |    2.334 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                   | BUF8X   | 0.483 |   2.134 |    2.817 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                   | BUF8X   | 0.004 |   2.138 |    2.821 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                   | BUF8X   | 0.614 |   2.752 |    3.435 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                   | DFFRX1  | 0.007 |   2.759 |    3.442 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192           | DFFRX1  | 1.497 |   4.256 |    4.939 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192           | NANDX2  | 0.000 |   4.256 |    4.939 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174           | NANDX2  | 0.781 |   5.037 |    5.720 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174           | INVX4   | 0.000 |   5.037 |    5.720 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362           | INVX4   | 0.305 |   5.342 |    6.025 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362           | NANDX2  | 0.000 |   5.342 |    6.025 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285           | NANDX2  | 0.408 |   5.750 |    6.433 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285           | INVX4   | 0.001 |   5.751 |    6.434 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275           | INVX4   | 0.266 |   6.017 |    6.700 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275           | NANDX2  | 0.000 |   6.017 |    6.700 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288           | NANDX2  | 0.417 |   6.435 |    7.118 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288           | INVX4   | 0.000 |   6.435 |    7.118 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276           | INVX4   | 0.320 |   6.755 |    7.438 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276           | NANDX2  | 0.000 |   6.755 |    7.438 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289           | NANDX2  | 0.351 |   7.106 |    7.789 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289           | INVX4   | 0.000 |   7.107 |    7.790 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278           | INVX4   | 0.329 |   7.436 |    8.119 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278           | NANDX2  | 0.000 |   7.436 |    8.119 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244           | NANDX2  | 0.356 |   7.792 |    8.475 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244           | INVX4   | 0.000 |   7.792 |    8.475 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292           | INVX4   | 0.223 |   8.015 |    8.698 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292           | NANDX2  | 0.000 |   8.015 |    8.698 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294           | NANDX2  | 0.375 |   8.390 |    9.073 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294           | INVX4   | 0.000 |   8.390 |    9.073 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279           | INVX4   | 0.293 |   8.683 |    9.366 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279           | NANDX2  | 0.000 |   8.683 |    9.366 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4        | NANDX2  | 0.386 |   9.069 |    9.752 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4        | INVX4   | 0.000 |   9.070 |    9.753 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280           | INVX4   | 0.338 |   9.408 |   10.091 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280           | NANDX2  | 0.000 |   9.408 |   10.091 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6        | NANDX2  | 0.243 |   9.651 |   10.334 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6        | NANDX2  | 0.000 |   9.651 |   10.334 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301           | NANDX2  | 0.303 |   9.954 |   10.637 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301           | NANDX2  | 0.000 |   9.954 |   10.637 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724           | NANDX2  | 0.536 |  10.490 |   11.173 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724           | INVX4   | 0.000 |  10.491 |   11.174 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457           | INVX4   | 0.398 |  10.889 |   11.572 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457           | NANDX2  | 0.000 |  10.889 |   11.572 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446           | NANDX2  | 0.407 |  11.295 |   11.978 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446           | INVX4   | 0.000 |  11.296 |   11.979 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313           | INVX4   | 0.389 |  11.685 |   12.368 | 
     | u_adder_cntrl/U549_dup1/IN2                 |   v   | u_adder_cntrl/n313           | NANDX2  | 0.000 |  11.685 |   12.368 | 
     | u_adder_cntrl/U549_dup1/OUT                 |   ^   | u_adder_cntrl/FE_RN_7        | NANDX2  | 0.361 |  12.046 |   12.729 | 
     | u_adder_cntrl/U205/IN                       |   ^   | u_adder_cntrl/FE_RN_7        | INVX4   | 0.000 |  12.046 |   12.729 | 
     | u_adder_cntrl/U205/OUT                      |   v   | u_adder_cntrl/n697           | INVX4   | 0.311 |  12.357 |   13.040 | 
     | u_adder_cntrl/U529/IN2                      |   v   | u_adder_cntrl/n697           | NANDX2  | 0.001 |  12.358 |   13.041 | 
     | u_adder_cntrl/U529/OUT                      |   ^   | u_adder_cntrl/n708           | NANDX2  | 0.610 |  12.968 |   13.651 | 
     | u_adder_cntrl/U95/IN1                       |   ^   | u_adder_cntrl/n708           | NOR2X1  | 0.002 |  12.970 |   13.653 | 
     | u_adder_cntrl/U95/OUT                       |   v   | u_adder_cntrl/n84            | NOR2X1  | 0.720 |  13.690 |   14.373 | 
     | u_adder_cntrl/U96/IN3                       |   v   | u_adder_cntrl/n84            | AOI21   | 0.000 |  13.690 |   14.373 | 
     | u_adder_cntrl/U96/OUT                       |   ^   | u_adder_cntrl/n85            | AOI21   | 0.380 |  14.070 |   14.753 | 
     | u_adder_cntrl/U97/IN2                       |   ^   | u_adder_cntrl/n85            | NAND2X1 | 0.000 |  14.070 |   14.753 | 
     | u_adder_cntrl/U97/OUT                       |   v   | u_adder_cntrl/n86            | NAND2X1 | 0.315 |  14.385 |   15.068 | 
     | u_adder_cntrl/U98/IN3                       |   v   | u_adder_cntrl/n86            | AOI21   | 0.000 |  14.385 |   15.068 | 
     | u_adder_cntrl/U98/OUT                       |   ^   | u_adder_cntrl/n87            | AOI21   | 0.355 |  14.740 |   15.423 | 
     | u_adder_cntrl/U99/IN3                       |   ^   | u_adder_cntrl/n87            | OAI21   | 0.000 |  14.740 |   15.423 | 
     | u_adder_cntrl/U99/OUT                       |   v   | u_adder_cntrl/n88            | OAI21   | 0.365 |  15.105 |   15.788 | 
     | u_adder_cntrl/U103/IN1                      |   v   | u_adder_cntrl/n88            | NOR2X1  | 0.000 |  15.105 |   15.788 | 
     | u_adder_cntrl/U103/OUT                      |   ^   | u_adder_cntrl/n677           | NOR2X1  | 0.512 |  15.616 |   16.300 | 
     | u_adder_cntrl/U833/IN1                      |   ^   | u_adder_cntrl/n677           | AOI21   | 0.000 |  15.617 |   16.300 | 
     | u_adder_cntrl/U833/OUT                      |   v   | u_adder_cntrl/n796           | AOI21   | 0.655 |  16.272 |   16.955 | 
     | u_adder_cntrl/U931/IN1                      |   v   | u_adder_cntrl/n796           | AOI21   | 0.000 |  16.272 |   16.955 | 
     | u_adder_cntrl/U931/OUT                      |   ^   | u_adder_cntrl/n795           | AOI21   | 0.487 |  16.759 |   17.442 | 
     | u_adder_cntrl/U932/IN2                      |   ^   | u_adder_cntrl/n795           | NOR2X1  | 0.000 |  16.759 |   17.442 | 
     | u_adder_cntrl/U932/OUT                      |   v   | u_adder_cntrl/n852           | NOR2X1  | 0.486 |  17.245 |   17.928 | 
     | u_adder_cntrl/FE_OFC937_n852/IN             |   v   | u_adder_cntrl/n852           | INVX1   | 0.000 |  17.245 |   17.929 | 
     | u_adder_cntrl/FE_OFC937_n852/OUT            |   ^   | u_adder_cntrl/FE_OFN937_n852 | INVX1   | 0.698 |  17.943 |   18.626 | 
     | u_adder_cntrl/FE_OFC938_n852/IN             |   ^   | u_adder_cntrl/FE_OFN937_n852 | INVX8   | 0.000 |  17.943 |   18.626 | 
     | u_adder_cntrl/FE_OFC938_n852/OUT            |   v   | u_adder_cntrl/FE_OFN938_n852 | INVX8   | 0.777 |  18.720 |   19.403 | 
     | u_adder_cntrl/U938/IN1                      |   v   | u_adder_cntrl/FE_OFN938_n852 | MUX2X1  | 0.003 |  18.723 |   19.406 | 
     | u_adder_cntrl/U938/OUT                      |   v   | u_adder_cntrl/n802           | MUX2X1  | 0.472 |  19.195 |   19.878 | 
     | u_adder_cntrl/U331/IN1                      |   v   | u_adder_cntrl/n802           | NANDX2  | 0.000 |  19.195 |   19.878 | 
     | u_adder_cntrl/U331/OUT                      |   ^   | u_adder_cntrl/n803           | NANDX2  | 0.646 |  19.842 |   20.525 | 
     | u_adder_cntrl/U837/IN4                      |   ^   | u_adder_cntrl/n803           | AOI22   | 0.002 |  19.843 |   20.526 | 
     | u_adder_cntrl/U837/OUT                      |   v   | u_adder_cntrl/n805           | AOI22   | 0.405 |  20.248 |   20.931 | 
     | u_adder_cntrl/U940/IN2                      |   v   | u_adder_cntrl/n805           | NAND3X1 | 0.000 |  20.248 |   20.931 | 
     | u_adder_cntrl/U940/OUT                      |   ^   | u_adder_cntrl/n806           | NAND3X1 | 0.608 |  20.856 |   21.539 | 
     | u_adder_cntrl/U941/IN2                      |   ^   | u_adder_cntrl/n806           | OAI21   | 0.000 |  20.856 |   21.539 | 
     | u_adder_cntrl/U941/OUT                      |   v   | u_adder_cntrl/n965           | OAI21   | 0.698 |  21.554 |   22.237 | 
     | u_adder_cntrl/StateMC_reg_1_/D              |   v   | u_adder_cntrl/n965           | DFFRX1  | 0.000 |  21.554 |   22.237 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |            |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK        |        |       |   0.210 |   -0.473 | 
     | CLK__L1_I0/IN                    |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.473 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |    0.005 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |    0.008 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.470 | 
     | CLK__L3_I0/IN                    |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.476 | 
     | CLK__L3_I0/OUT                   |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    0.966 | 
     | CLK__L4_I5/IN                    |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |    0.967 | 
     | CLK__L4_I5/OUT                   |   ^   | CLK__L4_N5 | BUF8X  | 0.513 |   2.163 |    1.480 | 
     | CLK__L5_I9/IN                    |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.170 |    1.487 | 
     | CLK__L5_I9/OUT                   |   ^   | CLK__L5_N9 | BUF8X  | 0.504 |   2.674 |    1.991 | 
     | u_adder_cntrl/StateMC_reg_1_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.001 |   2.676 |    1.993 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_adder_24b_COUT_reg/CLK 
Endpoint:   u_adder_24b_COUT_reg/D            (v) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.688
- Setup                         0.468
+ Phase Shift                  20.000
= Required Time                22.220
- Arrival Time                 21.518
= Slack Time                    0.702
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.211 |    0.912 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.211 |    0.912 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.478 |   0.688 |    1.390 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.692 |    1.393 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.462 |   1.154 |    1.856 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.156 |    1.858 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.450 |   1.606 |    2.308 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.608 |    2.310 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.523 |   2.131 |    2.833 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.141 |    2.842 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.674 |   2.814 |    3.516 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.826 |    3.528 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.455 |   4.282 |    4.983 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.001 |   4.282 |    4.984 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.789 |   5.071 |    5.773 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.072 |    5.774 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.599 |   5.671 |    6.373 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.671 |    6.373 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.757 |   6.428 |    7.129 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.003 |   6.430 |    7.132 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.493 |   6.923 |    7.625 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   6.924 |    7.625 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.343 |   7.267 |    7.968 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.000 |   7.267 |    7.969 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.861 |    8.562 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.001 |   7.862 |    8.563 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.688 |   8.550 |    9.252 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.550 |    9.252 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.599 |   9.148 |    9.850 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.150 |    9.851 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.141 |  10.291 |   10.993 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.000 |  10.291 |   10.993 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.461 |  11.752 |   12.454 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.752 |   12.454 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.402 |  13.155 |   13.856 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.155 |   13.856 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.935 |  14.090 |   14.792 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.090 |   14.792 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.572 |  14.662 |   15.364 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.663 |   15.365 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.311 |  15.974 |   16.676 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  15.975 |   16.677 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.557 |  17.532 |   18.234 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.533 |   18.235 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.454 |  18.987 |   19.689 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.000 |  18.988 |   19.689 | 
     | add_x_176_U2/COUT                  |   v   | u_adder_24b_N131          | FULLADD | 1.172 |  20.160 |   20.861 | 
     | U2191/IN2                          |   v   | u_adder_24b_N131          | AOI22   | 0.001 |  20.160 |   20.862 | 
     | U2191/OUT                          |   ^   | n2091                     | AOI22   | 0.534 |  20.694 |   21.396 | 
     | U1804/IN                           |   ^   | n2091                     | INVX1   | 0.000 |  20.695 |   21.396 | 
     | U1804/OUT                          |   v   | n597                      | INVX1   | 0.823 |  21.518 |   22.219 | 
     | u_adder_24b_COUT_reg/D             |   v   | n597                      | DFFRX1  | 0.000 |  21.518 |   22.220 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.210 |   -0.492 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.492 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.014 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.011 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.452 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |    0.454 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |    0.904 | 
     | CLK__L4_I14/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |    0.906 | 
     | CLK__L4_I14/OUT          |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |    1.417 | 
     | CLK__L5_I49/IN           |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.125 |    1.423 | 
     | CLK__L5_I49/OUT          |   ^   | CLK__L5_N49 | BUF8X  | 0.561 |   2.685 |    1.984 | 
     | u_adder_24b_COUT_reg/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.002 |   2.688 |    1.986 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.719
- Setup                         0.372
+ Phase Shift                  20.000
= Required Time                22.346
- Arrival Time                 21.628
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                   |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                               |         |       |   0.211 |    0.928 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                               | BUF8X   | 0.000 |   0.211 |    0.928 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                        | BUF8X   | 0.478 |   0.688 |    1.406 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                        | BUF8X   | 0.003 |   0.692 |    1.409 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                        | BUF8X   | 0.462 |   1.154 |    1.872 | 
     | CLK__L3_I0/IN                                      |   ^   | CLK__L2_N0                                        | BUF8X   | 0.005 |   1.160 |    1.877 | 
     | CLK__L3_I0/OUT                                     |   ^   | CLK__L3_N0                                        | BUF8X   | 0.490 |   1.649 |    2.367 | 
     | CLK__L4_I0/IN                                      |   ^   | CLK__L3_N0                                        | BUF8X   | 0.001 |   1.650 |    2.368 | 
     | CLK__L4_I0/OUT                                     |   ^   | CLK__L4_N0                                        | BUF8X   | 0.483 |   2.134 |    2.851 | 
     | CLK__L5_I0/IN                                      |   ^   | CLK__L4_N0                                        | BUF8X   | 0.004 |   2.138 |    2.856 | 
     | CLK__L5_I0/OUT                                     |   ^   | CLK__L5_N0                                        | BUF8X   | 0.614 |   2.752 |    3.470 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK        |   ^   | CLK__L5_N0                                        | DFFRX1  | 0.007 |   2.759 |    3.476 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q          |   v   | u_adder_cntrl/n192                                | DFFRX1  | 1.497 |   4.256 |    4.973 | 
     | u_adder_cntrl/U174/IN1                             |   v   | u_adder_cntrl/n192                                | NANDX2  | 0.000 |   4.256 |    4.973 | 
     | u_adder_cntrl/U174/OUT                             |   ^   | u_adder_cntrl/n174                                | NANDX2  | 0.781 |   5.037 |    5.755 | 
     | u_adder_cntrl/U175/IN                              |   ^   | u_adder_cntrl/n174                                | INVX4   | 0.000 |   5.037 |    5.755 | 
     | u_adder_cntrl/U175/OUT                             |   v   | u_adder_cntrl/n362                                | INVX4   | 0.305 |   5.342 |    6.060 | 
     | u_adder_cntrl/U414/IN2                             |   v   | u_adder_cntrl/n362                                | NANDX2  | 0.000 |   5.342 |    6.060 | 
     | u_adder_cntrl/U414/OUT                             |   ^   | u_adder_cntrl/n285                                | NANDX2  | 0.408 |   5.750 |    6.468 | 
     | u_adder_cntrl/U413/IN                              |   ^   | u_adder_cntrl/n285                                | INVX4   | 0.001 |   5.751 |    6.469 | 
     | u_adder_cntrl/U413/OUT                             |   v   | u_adder_cntrl/n275                                | INVX4   | 0.266 |   6.017 |    6.735 | 
     | u_adder_cntrl/U652/IN2                             |   v   | u_adder_cntrl/n275                                | NANDX2  | 0.000 |   6.017 |    6.735 | 
     | u_adder_cntrl/U652/OUT                             |   ^   | u_adder_cntrl/n288                                | NANDX2  | 0.417 |   6.435 |    7.152 | 
     | u_adder_cntrl/U411/IN                              |   ^   | u_adder_cntrl/n288                                | INVX4   | 0.000 |   6.435 |    7.153 | 
     | u_adder_cntrl/U411/OUT                             |   v   | u_adder_cntrl/n276                                | INVX4   | 0.320 |   6.755 |    7.472 | 
     | u_adder_cntrl/U410/IN2                             |   v   | u_adder_cntrl/n276                                | NANDX2  | 0.000 |   6.755 |    7.473 | 
     | u_adder_cntrl/U410/OUT                             |   ^   | u_adder_cntrl/n289                                | NANDX2  | 0.351 |   7.106 |    7.824 | 
     | u_adder_cntrl/U560/IN                              |   ^   | u_adder_cntrl/n289                                | INVX4   | 0.000 |   7.107 |    7.824 | 
     | u_adder_cntrl/U560/OUT                             |   v   | u_adder_cntrl/n278                                | INVX4   | 0.329 |   7.436 |    8.154 | 
     | u_adder_cntrl/U557/IN2                             |   v   | u_adder_cntrl/n278                                | NANDX2  | 0.000 |   7.436 |    8.154 | 
     | u_adder_cntrl/U557/OUT                             |   ^   | u_adder_cntrl/n244                                | NANDX2  | 0.356 |   7.792 |    8.510 | 
     | u_adder_cntrl/U556/IN                              |   ^   | u_adder_cntrl/n244                                | INVX4   | 0.000 |   7.792 |    8.510 | 
     | u_adder_cntrl/U556/OUT                             |   v   | u_adder_cntrl/n292                                | INVX4   | 0.223 |   8.015 |    8.733 | 
     | u_adder_cntrl/U408/IN2                             |   v   | u_adder_cntrl/n292                                | NANDX2  | 0.000 |   8.015 |    8.733 | 
     | u_adder_cntrl/U408/OUT                             |   ^   | u_adder_cntrl/n294                                | NANDX2  | 0.375 |   8.390 |    9.107 | 
     | u_adder_cntrl/U406/IN                              |   ^   | u_adder_cntrl/n294                                | INVX4   | 0.000 |   8.390 |    9.108 | 
     | u_adder_cntrl/U406/OUT                             |   v   | u_adder_cntrl/n279                                | INVX4   | 0.293 |   8.683 |    9.401 | 
     | u_adder_cntrl/U405_dup/IN2                         |   v   | u_adder_cntrl/n279                                | NANDX2  | 0.000 |   8.683 |    9.401 | 
     | u_adder_cntrl/U405_dup/OUT                         |   ^   | u_adder_cntrl/FE_RN_4                             | NANDX2  | 0.386 |   9.069 |    9.787 | 
     | u_adder_cntrl/U364/IN                              |   ^   | u_adder_cntrl/FE_RN_4                             | INVX4   | 0.000 |   9.070 |    9.787 | 
     | u_adder_cntrl/U364/OUT                             |   v   | u_adder_cntrl/n280                                | INVX4   | 0.338 |   9.408 |   10.126 | 
     | u_adder_cntrl/U363_dup/IN2                         |   v   | u_adder_cntrl/n280                                | NANDX2  | 0.000 |   9.408 |   10.126 | 
     | u_adder_cntrl/U363_dup/OUT                         |   ^   | u_adder_cntrl/FE_RN_6                             | NANDX2  | 0.243 |   9.651 |   10.369 | 
     | u_adder_cntrl/U177/IN2                             |   ^   | u_adder_cntrl/FE_RN_6                             | NANDX2  | 0.000 |   9.651 |   10.369 | 
     | u_adder_cntrl/U177/OUT                             |   v   | u_adder_cntrl/n301                                | NANDX2  | 0.303 |   9.954 |   10.672 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                       |   v   | u_adder_cntrl/n301                                | NANDX2  | 0.000 |   9.954 |   10.672 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                       |   ^   | u_adder_cntrl/n724                                | NANDX2  | 0.536 |  10.490 |   11.208 | 
     | u_adder_cntrl/U551/IN                              |   ^   | u_adder_cntrl/n724                                | INVX4   | 0.000 |  10.491 |   11.208 | 
     | u_adder_cntrl/U551/OUT                             |   v   | u_adder_cntrl/n457                                | INVX4   | 0.398 |  10.889 |   11.606 | 
     | u_adder_cntrl/U404/IN2                             |   v   | u_adder_cntrl/n457                                | NANDX2  | 0.000 |  10.889 |   11.606 | 
     | u_adder_cntrl/U404/OUT                             |   ^   | u_adder_cntrl/n446                                | NANDX2  | 0.407 |  11.295 |   12.013 | 
     | u_adder_cntrl/U550/IN                              |   ^   | u_adder_cntrl/n446                                | INVX4   | 0.000 |  11.296 |   12.014 | 
     | u_adder_cntrl/U550/OUT                             |   v   | u_adder_cntrl/n313                                | INVX4   | 0.389 |  11.685 |   12.403 | 
     | u_adder_cntrl/FE_RC_114_0/IN2                      |   v   | u_adder_cntrl/n313                                | NAND3X1 | 0.000 |  11.685 |   12.403 | 
     | u_adder_cntrl/FE_RC_114_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_72_0                          | NAND3X1 | 0.583 |  12.269 |   12.986 | 
     | u_adder_cntrl/FE_RC_99_0/IN                        |   ^   | u_adder_cntrl/FE_RN_72_0                          | INVX4   | 0.000 |  12.269 |   12.986 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                       |   v   | u_adder_cntrl/n334                                | INVX4   | 0.512 |  12.781 |   13.499 | 
     | u_adder_cntrl/U537/IN2                             |   v   | u_adder_cntrl/n334                                | NANDX2  | 0.000 |  12.781 |   13.499 | 
     | u_adder_cntrl/U537/OUT                             |   ^   | u_adder_cntrl/n572                                | NANDX2  | 0.576 |  13.357 |   14.075 | 
     | u_adder_cntrl/U399/IN                              |   ^   | u_adder_cntrl/n572                                | INVX4   | 0.000 |  13.357 |   14.075 | 
     | u_adder_cntrl/U399/OUT                             |   v   | u_adder_cntrl/n637                                | INVX4   | 0.363 |  13.720 |   14.438 | 
     | u_adder_cntrl/U378/IN2                             |   v   | u_adder_cntrl/n637                                | NANDX2  | 0.000 |  13.720 |   14.438 | 
     | u_adder_cntrl/U378/OUT                             |   ^   | u_adder_cntrl/n245                                | NANDX2  | 0.269 |  13.990 |   14.708 | 
     | u_adder_cntrl/U536/IN2                             |   ^   | u_adder_cntrl/n245                                | NANDX2  | 0.000 |  13.990 |   14.708 | 
     | u_adder_cntrl/U536/OUT                             |   v   | u_adder_cntrl/n675                                | NANDX2  | 0.358 |  14.348 |   15.066 | 
     | u_adder_cntrl/U535/IN2                             |   v   | u_adder_cntrl/n675                                | NANDX2  | 0.000 |  14.349 |   15.066 | 
     | u_adder_cntrl/U535/OUT                             |   ^   | u_adder_cntrl/n601                                | NANDX2  | 0.552 |  14.901 |   15.618 | 
     | u_adder_cntrl/FE_RC_133_0/IN3                      |   ^   | u_adder_cntrl/n601                                | NAND3X1 | 0.002 |  14.903 |   15.620 | 
     | u_adder_cntrl/FE_RC_133_0/OUT                      |   v   | u_adder_cntrl/FE_RN_94_0                          | NAND3X1 | 0.341 |  15.244 |   15.962 | 
     | u_adder_cntrl/FE_RC_132_0/IN                       |   v   | u_adder_cntrl/FE_RN_94_0                          | INVX1   | 0.000 |  15.244 |   15.962 | 
     | u_adder_cntrl/FE_RC_132_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_93_0                          | INVX1   | 0.358 |  15.602 |   16.320 | 
     | u_adder_cntrl/FE_RC_131_0/IN3                      |   ^   | u_adder_cntrl/FE_RN_93_0                          | NAND3X1 | 0.000 |  15.603 |   16.320 | 
     | u_adder_cntrl/FE_RC_131_0/OUT                      |   v   | u_adder_cntrl/FE_RN_87_0                          | NAND3X1 | 0.339 |  15.941 |   16.659 | 
     | u_adder_cntrl/FE_RC_121_0/IN2                      |   v   | u_adder_cntrl/FE_RN_87_0                          | NANDX2  | 0.000 |  15.941 |   16.659 | 
     | u_adder_cntrl/FE_RC_121_0/OUT                      |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30             | NANDX2  | 0.734 |  16.676 |   17.393 | 
     | u_adder_cntrl/FE_RC_309_0/IN                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30             | INVX4   | 0.000 |  16.676 |   17.394 | 
     | u_adder_cntrl/FE_RC_309_0/OUT                      |   v   | u_adder_cntrl/FE_RN_239_0                         | INVX4   | 0.437 |  17.112 |   17.830 | 
     | u_adder_cntrl/FE_RC_307_0/IN1                      |   v   | u_adder_cntrl/FE_RN_239_0                         | NANDX2  | 0.001 |  17.114 |   17.831 | 
     | u_adder_cntrl/FE_RC_307_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_241_0                         | NANDX2  | 0.394 |  17.508 |   18.226 | 
     | u_adder_cntrl/FE_RC_306_0/IN2                      |   ^   | u_adder_cntrl/FE_RN_241_0                         | NANDX2  | 0.000 |  17.508 |   18.226 | 
     | u_adder_cntrl/FE_RC_306_0/OUT                      |   v   | u_adder_cntrl/FE_RN_242_0                         | NANDX2  | 0.230 |  17.739 |   18.456 | 
     | u_adder_cntrl/FE_RC_305_0/IN2                      |   v   | u_adder_cntrl/FE_RN_242_0                         | NANDX2  | 0.000 |  17.739 |   18.456 | 
     | u_adder_cntrl/FE_RC_305_0/OUT                      |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13             | NANDX2  | 0.335 |  18.073 |   18.791 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13             | NANDX2  | 0.000 |  18.073 |   18.791 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                       |   v   | u_adder_cntrl/FE_RN_39_0                          | NANDX2  | 0.233 |  18.306 |   19.024 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                       |   v   | u_adder_cntrl/FE_RN_39_0                          | NANDX2  | 0.000 |  18.306 |   19.024 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12             | NANDX2  | 0.395 |  18.701 |   19.419 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12             | NANDX2  | 0.000 |  18.702 |   19.419 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                       |   v   | u_adder_cntrl/FE_RN_25_0                          | NANDX2  | 0.253 |  18.955 |   19.672 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                       |   v   | u_adder_cntrl/FE_RN_25_0                          | NANDX2  | 0.000 |  18.955 |   19.672 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11             | NANDX2  | 0.709 |  19.664 |   20.381 | 
     | u_adder_cntrl/FE_OCPC1123_DP_OP_1074_157_5430_n11/ |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11             | BUF4X   | 0.001 |  19.665 |   20.383 | 
     | IN                                                 |       |                                                   |         |       |         |          | 
     | u_adder_cntrl/FE_OCPC1123_DP_OP_1074_157_5430_n11/ |   ^   | u_adder_cntrl/FE_OCPN1123_DP_OP_1074_157_5430_n11 | BUF4X   | 0.748 |  20.413 |   21.131 | 
     | OUT                                                |       |                                                   |         |       |         |          | 
     | u_adder_cntrl/FE_RC_161_0/IN1                      |   ^   | u_adder_cntrl/FE_OCPN1123_DP_OP_1074_157_5430_n11 | OAI21   | 0.000 |  20.413 |   21.131 | 
     | u_adder_cntrl/FE_RC_161_0/OUT                      |   v   | u_adder_cntrl/C493_DATA2_4                        | OAI21   | 0.331 |  20.744 |   21.462 | 
     | u_adder_cntrl/U186/IN2                             |   v   | u_adder_cntrl/C493_DATA2_4                        | NAND2X1 | 0.000 |  20.744 |   21.462 | 
     | u_adder_cntrl/U186/OUT                             |   ^   | u_adder_cntrl/n543                                | NAND2X1 | 0.422 |  21.166 |   21.884 | 
     | u_adder_cntrl/U785/IN3                             |   ^   | u_adder_cntrl/n543                                | NAND3X1 | 0.000 |  21.166 |   21.884 | 
     | u_adder_cntrl/U785/OUT                             |   v   | u_adder_cntrl/n1160                               | NAND3X1 | 0.462 |  21.628 |   22.346 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/D          |   v   | u_adder_cntrl/n1160                               | DFFRX1  | 0.000 |  21.628 |   22.346 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -0.508 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.508 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.030 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.027 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.436 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.441 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    0.878 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    0.879 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |    1.396 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |    1.411 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.582 |   2.711 |    1.993 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.008 |   2.719 |    2.001 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.661
- Setup                         0.530
+ Phase Shift                  20.000
= Required Time                22.130
- Arrival Time                 21.408
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    0.933 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    0.933 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.411 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.414 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    1.876 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    1.878 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.329 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.331 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.104 |    2.826 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.110 |    2.832 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    3.483 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    3.494 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    4.640 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    4.640 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    5.354 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    5.355 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    5.845 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    5.845 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    6.130 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    6.131 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    6.419 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    6.420 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    6.915 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    6.917 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    7.851 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    7.852 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |    8.688 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |    8.689 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |    8.974 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |    8.974 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.610 |    9.333 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |    9.333 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |    9.770 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |    9.771 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |   10.066 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |   10.066 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |   10.278 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |   10.279 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |   10.474 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |   10.474 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   10.753 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   10.753 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   10.999 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   10.999 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   11.266 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   11.266 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   11.530 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   11.530 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   11.940 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.218 |   11.940 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.504 |  11.722 |   12.444 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.722 |   12.444 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.573 |  12.295 |   13.017 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  12.296 |   13.018 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.486 |  12.782 |   13.504 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.782 |   13.504 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.528 |  13.310 |   14.032 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.000 |  13.311 |   14.033 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.250 |  13.561 |   14.283 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.562 |   14.284 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.582 |  14.144 |   14.866 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.144 |   14.866 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.659 |  14.803 |   15.525 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.803 |   15.525 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.702 |  15.504 |   16.227 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.000 |  15.504 |   16.227 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.866 |  16.371 |   17.093 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.373 |   17.095 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.386 |  16.759 |   17.481 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.759 |   17.481 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.501 |  17.260 |   17.982 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.260 |   17.983 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.737 |  17.997 |   18.719 | 
     | u_mul_cntrl/U791/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.003 |  18.000 |   18.723 | 
     | u_mul_cntrl/U791/OUT                    |   v   | u_mul_cntrl/n680               | AOI22   | 0.555 |  18.555 |   19.277 | 
     | u_mul_cntrl/U277/IN1                    |   v   | u_mul_cntrl/n680               | NANDX2  | 0.001 |  18.556 |   19.278 | 
     | u_mul_cntrl/U277/OUT                    |   ^   | u_mul_cntrl/n743               | NANDX2  | 0.565 |  19.120 |   19.843 | 
     | u_mul_cntrl/U795/IN2                    |   ^   | u_mul_cntrl/n743               | AOI22   | 0.000 |  19.120 |   19.843 | 
     | u_mul_cntrl/U795/OUT                    |   v   | u_mul_cntrl/n685               | AOI22   | 0.632 |  19.752 |   20.474 | 
     | u_mul_cntrl/U797/IN2                    |   v   | u_mul_cntrl/n685               | NAND3X1 | 0.000 |  19.752 |   20.474 | 
     | u_mul_cntrl/U797/OUT                    |   ^   | u_mul_cntrl/n687               | NAND3X1 | 0.656 |  20.408 |   21.130 | 
     | u_mul_cntrl/U798/IN2                    |   ^   | u_mul_cntrl/n687               | AOI22   | 0.000 |  20.408 |   21.130 | 
     | u_mul_cntrl/U798/OUT                    |   v   | u_mul_cntrl/n688               | AOI22   | 0.602 |  21.010 |   21.732 | 
     | u_mul_cntrl/U799/IN                     |   v   | u_mul_cntrl/n688               | INVX4   | 0.000 |  21.010 |   21.732 | 
     | u_mul_cntrl/U799/OUT                    |   ^   | u_mul_cntrl/n870               | INVX4   | 0.398 |  21.408 |   22.130 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/D |   ^   | u_mul_cntrl/n870               | DFFRX1  | 0.000 |  21.408 |   22.130 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.512 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.512 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.034 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.031 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.431 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.437 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.860 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.861 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    1.367 | 
     | CLK__L5_I61/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.008 |   2.097 |    1.375 | 
     | CLK__L5_I61/OUT                           |   ^   | CLK__L5_N61 | BUF8X  | 0.562 |   2.660 |    1.937 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.001 |   2.661 |    1.939 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.418
+ Phase Shift                  20.000
= Required Time                22.236
- Arrival Time                 21.470
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.211 |    0.977 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.211 |    0.977 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.478 |   0.688 |    1.455 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.692 |    1.458 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.462 |   1.154 |    1.921 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.156 |    1.923 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.450 |   1.606 |    2.373 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.608 |    2.375 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.495 |   2.103 |    2.870 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.109 |    2.876 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.651 |   2.760 |    3.527 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.011 |   2.771 |    3.538 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.146 |   3.917 |    4.684 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.917 |    4.684 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.715 |   4.632 |    5.398 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.633 |    5.399 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.490 |   5.123 |    5.889 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.123 |    5.889 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.285 |   5.408 |    6.175 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.408 |    6.175 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.289 |   5.697 |    6.463 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.697 |    6.464 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.496 |   6.193 |    6.960 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.195 |    6.961 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]                  | NOR2X1  | 0.934 |   7.128 |    7.895 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]                  | BUF8X   | 0.002 |   7.130 |    7.897 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_        | BUF8X   | 0.836 |   7.966 |    8.733 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_        | INVX4   | 0.001 |   7.967 |    8.733 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509                   | INVX4   | 0.285 |   8.252 |    9.018 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509                   | NANDX2  | 0.000 |   8.252 |    9.019 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.358 |   8.610 |    9.377 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.001 |   8.611 |    9.378 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.437 |   9.048 |    9.815 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   9.048 |    9.815 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429                   | NANDX2  | 0.295 |   9.343 |   10.110 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.344 |   10.110 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187                   | INVX4   | 0.213 |   9.556 |   10.323 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.556 |   10.323 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.196 |   9.752 |   10.518 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.752 |   10.519 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.279 |  10.031 |   10.797 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.031 |   10.797 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204                   | NANDX2  | 0.246 |  10.276 |   11.043 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.276 |   11.043 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482                   | INVX4   | 0.267 |  10.543 |   11.310 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.543 |   11.310 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.264 |  10.808 |   11.574 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.000 |  10.808 |   11.574 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314                   | NANDX2  | 0.410 |  11.218 |   11.984 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314                   | NOR2X1  | 0.000 |  11.218 |   11.984 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.504 |  11.722 |   12.488 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.722 |   12.488 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.573 |  12.295 |   13.062 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.295 |   13.062 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.463 |  12.758 |   13.525 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.758 |   13.525 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.277 |  13.035 |   13.802 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  13.035 |   13.802 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.385 |  13.420 |   14.187 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.421 |   14.187 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.394 |  13.814 |   14.581 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.815 |   14.581 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.464 |  14.278 |   15.045 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.279 |   15.046 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.394 |  14.673 |   15.440 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.674 |   15.440 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 1.001 |  15.674 |   16.441 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.675 |   16.442 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.736 |  16.411 |   17.178 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.411 |   17.178 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.437 |  16.848 |   17.615 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.848 |   17.615 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  17.412 |   18.179 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  17.413 |   18.180 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.255 |  17.668 |   18.435 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.668 |   18.435 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.349 |  18.017 |   18.783 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  18.017 |   18.784 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.352 |  18.370 |   19.136 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.370 |   19.136 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.431 |  18.801 |   19.567 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.802 |   19.569 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.633 |  19.435 |   20.202 | 
     | u_mul_cntrl/U837/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  19.436 |   20.202 | 
     | u_mul_cntrl/U837/OUT                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.731 |  20.167 |   20.934 | 
     | u_mul_cntrl/U838/IN2                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.001 |  20.168 |   20.935 | 
     | u_mul_cntrl/U838/OUT                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.669 |  20.837 |   21.603 | 
     | u_mul_cntrl/U839/IN3                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.000 |  20.837 |   21.603 | 
     | u_mul_cntrl/U839/OUT                    |   v   | u_mul_cntrl/n867                   | OAI21   | 0.633 |  21.470 |   22.236 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/D |   v   | u_mul_cntrl/n867                   | DFFRX1  | 0.000 |  21.470 |   22.236 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.556 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.556 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.079 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.075 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.387 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.393 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.816 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.817 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    1.323 | 
     | CLK__L5_I60/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.095 |    1.328 | 
     | CLK__L5_I60/OUT                           |   ^   | CLK__L5_N60 | BUF8X  | 0.558 |   2.652 |    1.886 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N60 | DFFRX1 | 0.002 |   2.654 |    1.888 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_adder_24b_Z_reg_8_/CLK 
Endpoint:   u_adder_24b_Z_reg_8_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.688
- Setup                         0.650
+ Phase Shift                  20.000
= Required Time                22.037
- Arrival Time                 21.235
= Slack Time                    0.802
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.211 |    1.013 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.211 |    1.013 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.478 |   0.688 |    1.491 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.692 |    1.494 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.462 |   1.154 |    1.956 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.156 |    1.958 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.450 |   1.606 |    2.409 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.608 |    2.411 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.523 |   2.132 |    2.934 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.141 |    2.943 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.674 |   2.815 |    3.617 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.826 |    3.629 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.455 |   4.282 |    5.084 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.001 |   4.282 |    5.085 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.789 |   5.072 |    5.874 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.072 |    5.874 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.599 |   5.671 |    6.474 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.671 |    6.474 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.757 |   6.428 |    7.230 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.003 |   6.430 |    7.233 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.493 |   6.924 |    7.726 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   6.924 |    7.726 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.343 |   7.267 |    8.069 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.000 |   7.267 |    8.069 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.861 |    8.663 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.001 |   7.862 |    8.664 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.688 |   8.550 |    9.352 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.550 |    9.352 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.599 |   9.148 |    9.951 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.150 |    9.952 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.141 |  10.291 |   11.093 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.000 |  10.291 |   11.093 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.461 |  11.752 |   12.554 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.752 |   12.555 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.402 |  13.155 |   13.957 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.155 |   13.957 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.935 |  14.090 |   14.892 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.090 |   14.892 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.572 |  14.662 |   15.465 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.663 |   15.465 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.311 |  15.974 |   16.777 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  15.975 |   16.778 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.557 |  17.532 |   18.335 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.533 |   18.336 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.454 |  18.987 |   19.790 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.000 |  18.988 |   19.790 | 
     | add_x_176_U2/SUM                   |   ^   | u_adder_24b_N130          | FULLADD | 1.167 |  20.155 |   20.957 | 
     | U2189/IN4                          |   ^   | u_adder_24b_N130          | AOI22   | 0.000 |  20.155 |   20.957 | 
     | U2189/OUT                          |   v   | n2090                     | AOI22   | 0.388 |  20.543 |   21.346 | 
     | U2190/IN                           |   v   | n2090                     | INVX1   | 0.000 |  20.543 |   21.346 | 
     | U2190/OUT                          |   ^   | n598                      | INVX1   | 0.691 |  21.235 |   22.037 | 
     | u_adder_24b_Z_reg_8_/D             |   ^   | n598                      | DFFRX1  | 0.000 |  21.235 |   22.037 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.210 |   -0.592 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.592 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.115 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.111 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.351 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |    0.353 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |    0.803 | 
     | CLK__L4_I14/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |    0.805 | 
     | CLK__L4_I14/OUT          |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |    1.316 | 
     | CLK__L5_I49/IN           |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.125 |    1.322 | 
     | CLK__L5_I49/OUT          |   ^   | CLK__L5_N49 | BUF8X  | 0.561 |   2.685 |    1.883 | 
     | u_adder_24b_Z_reg_8_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.002 |   2.688 |    1.885 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.698
- Setup                         0.696
+ Phase Shift                  20.000
= Required Time                22.002
- Arrival Time                 21.144
= Slack Time                    0.858
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    1.069 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    1.069 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.547 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.550 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    2.012 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    2.014 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.465 | 
     | CLK__L4_I11/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.467 | 
     | CLK__L4_I11/OUT                    |   ^   | CLK__L4_N11                    | BUF8X   | 0.464 |   2.073 |    2.931 | 
     | CLK__L5_I29/IN                     |   ^   | CLK__L4_N11                    | BUF8X   | 0.003 |   2.076 |    2.934 | 
     | CLK__L5_I29/OUT                    |   ^   | CLK__L5_N29                    | BUF8X   | 0.610 |   2.685 |    3.544 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK__L5_N29                    | DFFRX1  | 0.006 |   2.691 |    3.550 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.357 |   4.048 |    4.906 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   4.048 |    4.906 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.535 |   4.583 |    5.441 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   4.583 |    5.441 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.820 |   5.403 |    6.261 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.005 |   5.408 |    6.266 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.529 |   5.937 |    6.795 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   5.937 |    6.796 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.604 |   6.541 |    7.399 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   6.541 |    7.399 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.633 |   7.174 |    8.033 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   7.174 |    8.033 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.208 |   7.383 |    8.241 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   7.383 |    8.241 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   7.580 |    8.439 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   7.580 |    8.439 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.791 |   8.372 |    9.230 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.001 |   8.373 |    9.231 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.047 |   9.420 |   10.279 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.000 |   9.421 |   10.279 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.997 |  10.418 |   11.276 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.005 |  10.422 |   11.280 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.699 |  11.121 |   11.979 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |  11.121 |   11.979 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.033 |  12.153 |   13.012 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |  12.154 |   13.012 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.215 |  13.369 |   14.227 | 
     | u_adder_cntrl/U78/IN2              |   ^   | u_adder_cntrl/FE_OFN541_n1219  | AOI22   | 0.000 |  13.369 |   14.227 | 
     | u_adder_cntrl/U78/OUT              |   v   | u_adder_cntrl/n67              | AOI22   | 0.722 |  14.090 |   14.949 | 
     | u_adder_cntrl/FE_OFC556_n67/IN     |   v   | u_adder_cntrl/n67              | INVX1   | 0.000 |  14.090 |   14.949 | 
     | u_adder_cntrl/FE_OFC556_n67/OUT    |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX1   | 0.568 |  14.659 |   15.517 | 
     | u_adder_cntrl/FE_OFC557_n67/IN     |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX4   | 0.000 |  14.659 |   15.517 | 
     | u_adder_cntrl/FE_OFC557_n67/OUT    |   v   | u_adder_cntrl/FE_OFN557_n67    | INVX4   | 1.125 |  15.785 |   16.643 | 
     | u_adder_cntrl/U83/IN1              |   v   | u_adder_cntrl/FE_OFN557_n67    | MUX2X1  | 0.005 |  15.789 |   16.648 | 
     | u_adder_cntrl/U83/OUT              |   v   | u_adder_cntrl/n72              | MUX2X1  | 0.671 |  16.460 |   17.319 | 
     | u_adder_cntrl/FE_OFC592_n72/IN     |   v   | u_adder_cntrl/n72              | INVX1   | 0.000 |  16.460 |   17.319 | 
     | u_adder_cntrl/FE_OFC592_n72/OUT    |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX1   | 0.830 |  17.290 |   18.148 | 
     | u_adder_cntrl/FE_OFC593_n72/IN     |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX4   | 0.000 |  17.290 |   18.148 | 
     | u_adder_cntrl/FE_OFC593_n72/OUT    |   v   | u_adder_cntrl/FE_OFN593_n72    | INVX4   | 1.180 |  18.470 |   19.329 | 
     | u_adder_cntrl/U89/IN1              |   v   | u_adder_cntrl/FE_OFN593_n72    | MUX2X1  | 0.003 |  18.474 |   19.332 | 
     | u_adder_cntrl/U89/OUT              |   v   | u_adder_cntrl/n79              | MUX2X1  | 0.776 |  19.250 |   20.108 | 
     | u_adder_cntrl/U90/IN2              |   v   | u_adder_cntrl/n79              | NOR2X1  | 0.001 |  19.250 |   20.108 | 
     | u_adder_cntrl/U90/OUT              |   ^   | u_adder_cntrl/n80              | NOR2X1  | 0.658 |  19.908 |   20.766 | 
     | u_adder_cntrl/U91/IN3              |   ^   | u_adder_cntrl/n80              | OAI21   | 0.000 |  19.908 |   20.766 | 
     | u_adder_cntrl/U91/OUT              |   v   | u_adder_cntrl/n81              | OAI21   | 0.488 |  20.396 |   21.254 | 
     | u_adder_cntrl/U92/IN2              |   v   | u_adder_cntrl/n81              | NAND2X1 | 0.000 |  20.396 |   21.254 | 
     | u_adder_cntrl/U92/OUT              |   ^   | u_adder_cntrl/n1133            | NAND2X1 | 0.747 |  21.143 |   22.001 | 
     | u_adder_cntrl/S_reg_reg/D          |   ^   | u_adder_cntrl/n1133            | DFFRX1  | 0.001 |  21.144 |   22.002 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -0.648 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.648 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -0.170 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -0.167 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.295 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.301 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    0.790 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |    0.792 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |    1.275 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |    1.279 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |    1.835 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.005 |   2.698 |    1.840 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.648
- Setup                         0.437
+ Phase Shift                  20.000
= Required Time                22.211
- Arrival Time                 21.350
= Slack Time                    0.861
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.211 |    1.071 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.211 |    1.071 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.478 |   0.688 |    1.549 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.692 |    1.552 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.462 |   1.154 |    2.015 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.156 |    2.017 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.450 |   1.606 |    2.467 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.608 |    2.469 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.495 |   2.103 |    2.964 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.109 |    2.970 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.651 |   2.760 |    3.621 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.011 |   2.771 |    3.632 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.146 |   3.917 |    4.778 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.917 |    4.778 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.715 |   4.632 |    5.492 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.633 |    5.493 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.490 |   5.123 |    5.983 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.123 |    5.983 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.285 |   5.408 |    6.269 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.408 |    6.269 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.289 |   5.697 |    6.557 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.697 |    6.558 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.496 |   6.193 |    7.054 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.195 |    7.055 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]                  | NOR2X1  | 0.934 |   7.128 |    7.989 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]                  | BUF8X   | 0.002 |   7.130 |    7.991 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_        | BUF8X   | 0.836 |   7.966 |    8.827 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_        | INVX4   | 0.001 |   7.967 |    8.827 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509                   | INVX4   | 0.285 |   8.252 |    9.112 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509                   | NANDX2  | 0.000 |   8.252 |    9.113 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.358 |   8.610 |    9.471 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177                   | NANDX2  | 0.001 |   8.611 |    9.472 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.437 |   9.048 |    9.909 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   9.048 |    9.909 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429                   | NANDX2  | 0.295 |   9.343 |   10.204 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.344 |   10.204 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187                   | INVX4   | 0.213 |   9.556 |   10.417 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.556 |   10.417 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.196 |   9.752 |   10.612 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.752 |   10.613 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.279 |  10.031 |   10.891 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.031 |   10.891 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204                   | NANDX2  | 0.246 |  10.276 |   11.137 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.276 |   11.137 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482                   | INVX4   | 0.267 |  10.543 |   11.404 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.543 |   11.404 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.264 |  10.808 |   11.668 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412                   | NANDX2  | 0.000 |  10.808 |   11.668 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314                   | NANDX2  | 0.410 |  11.218 |   12.078 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314                   | NOR2X1  | 0.000 |  11.218 |   12.078 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.504 |  11.722 |   12.582 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.722 |   12.582 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.573 |  12.295 |   13.156 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.295 |   13.156 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.463 |  12.758 |   13.619 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.758 |   13.619 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.277 |  13.035 |   13.896 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  13.035 |   13.896 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.385 |  13.420 |   14.281 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.421 |   14.281 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.394 |  13.814 |   14.675 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.815 |   14.675 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.464 |  14.278 |   15.139 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.279 |   15.140 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.394 |  14.673 |   15.534 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.674 |   15.534 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 1.001 |  15.674 |   16.535 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.675 |   16.536 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.736 |  16.411 |   17.272 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.411 |   17.272 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.437 |  16.848 |   17.709 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.848 |   17.709 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.564 |  17.412 |   18.273 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.001 |  17.413 |   18.274 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.255 |  17.668 |   18.529 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.668 |   18.529 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.349 |  18.017 |   18.877 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  18.017 |   18.878 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.352 |  18.370 |   19.230 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.370 |   19.230 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.431 |  18.801 |   19.661 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.802 |   19.663 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.633 |  19.435 |   20.296 | 
     | u_mul_cntrl/U826/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  19.436 |   20.296 | 
     | u_mul_cntrl/U826/OUT                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.708 |  20.143 |   21.004 | 
     | u_mul_cntrl/U827/IN2                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.000 |  20.143 |   21.004 | 
     | u_mul_cntrl/U827/OUT                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.564 |  20.707 |   21.568 | 
     | u_mul_cntrl/U828/IN3                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.000 |  20.707 |   21.568 | 
     | u_mul_cntrl/U828/OUT                    |   v   | u_mul_cntrl/n868                   | OAI21   | 0.642 |  21.349 |   22.210 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/D |   v   | u_mul_cntrl/n868                   | DFFRX1  | 0.001 |  21.350 |   22.211 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |   -0.650 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.650 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -0.173 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -0.169 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.293 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.298 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    0.788 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |    0.789 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.460 |   2.109 |    1.249 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.112 |    1.252 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.533 |   2.645 |    1.785 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.003 |   2.648 |    1.788 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.672
+ Phase Shift                  20.000
= Required Time                22.016
- Arrival Time                 21.136
= Slack Time                    0.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    1.090 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    1.090 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.568 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.571 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    2.033 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.006 |   1.160 |    2.039 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.424 |   1.583 |    2.462 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.583 |    2.463 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.609 |   2.193 |    3.072 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.194 |    3.074 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.652 |   2.846 |    3.726 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.004 |   2.850 |    3.730 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.384 |   4.235 |    5.114 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.235 |    5.114 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.549 |   4.783 |    5.663 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.783 |    5.663 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.808 |   5.591 |    6.470 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.007 |   5.598 |    6.477 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.499 |   6.097 |    6.976 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.097 |    6.976 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.805 |   6.902 |    7.781 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.902 |    7.781 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.705 |   7.607 |    8.486 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.607 |    8.486 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.964 |    8.843 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.964 |    8.843 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.611 |   8.574 |    9.454 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.001 |   8.576 |    9.455 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.562 |   9.138 |   10.017 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.138 |   10.017 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.413 |   9.550 |   10.430 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.550 |   10.430 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.679 |  10.230 |   11.109 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.232 |   11.111 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.803 |  11.035 |   11.914 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.035 |   11.915 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.597 |  11.632 |   12.511 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.633 |   12.512 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.766 |  12.399 |   13.278 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.399 |   13.278 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.993 |  13.392 |   14.271 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.392 |   14.271 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.575 |  13.967 |   14.846 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.967 |   14.846 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.378 |  14.345 |   15.224 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.345 |   15.224 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.717 |   15.596 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.717 |   15.596 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.406 |  15.123 |   16.003 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.123 |   16.003 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.371 |  15.495 |   16.374 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.495 |   16.374 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.722 |  16.217 |   17.096 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.003 |  16.220 |   17.099 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.533 |  16.753 |   17.632 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.753 |   17.632 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.600 |  17.353 |   18.232 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.004 |  17.357 |   18.236 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.357 |  17.713 |   18.592 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.714 |   18.593 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.481 |  18.195 |   19.074 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.195 |   19.074 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.633 |  18.829 |   19.708 | 
     | u_adder_cntrl/U1097/IN4                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.829 |   19.708 | 
     | u_adder_cntrl/U1097/OUT                 |   v   | u_adder_cntrl/n952             | AOI22   | 0.357 |  19.186 |   20.065 | 
     | u_adder_cntrl/U432/IN1                  |   v   | u_adder_cntrl/n952             | NANDX2  | 0.000 |  19.186 |   20.065 | 
     | u_adder_cntrl/U432/OUT                  |   ^   | u_adder_cntrl/n966             | NANDX2  | 0.604 |  19.790 |   20.669 | 
     | u_adder_cntrl/U1107/IN2                 |   ^   | u_adder_cntrl/n966             | AOI22   | 0.002 |  19.792 |   20.671 | 
     | u_adder_cntrl/U1107/OUT                 |   v   | u_adder_cntrl/n978             | AOI22   | 0.574 |  20.366 |   21.245 | 
     | u_adder_cntrl/U204/IN1                  |   v   | u_adder_cntrl/n978             | NAND2X1 | 0.000 |  20.366 |   21.245 | 
     | u_adder_cntrl/U204/OUT                  |   ^   | u_adder_cntrl/n1141            | NAND2X1 | 0.770 |  21.136 |   22.015 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   ^   | u_adder_cntrl/n1141            | DFFRX1  | 0.000 |  21.136 |   22.016 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -0.669 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.669 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.191 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.188 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.274 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |    0.280 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |    0.770 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |    0.771 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |    1.255 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |    1.260 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    1.807 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.687 |    1.808 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_2_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.646
- Setup                         0.717
+ Phase Shift                  20.000
= Required Time                21.929
- Arrival Time                 21.046
= Slack Time                    0.883
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    1.093 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    1.093 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.571 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.574 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    2.037 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    2.042 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.466 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    2.466 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    3.075 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    3.077 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    3.699 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    3.701 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    4.935 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    4.935 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    5.875 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    5.876 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    6.245 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    6.245 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    6.532 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    6.532 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    7.256 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    7.257 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    7.800 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    7.800 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    8.382 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    8.382 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    8.954 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    8.955 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |    9.723 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |    9.723 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |   10.289 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |   10.290 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |   10.575 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |   10.575 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   10.885 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   10.885 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   11.199 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   11.199 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   11.495 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   11.495 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   12.140 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   12.140 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   12.669 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.788 |   12.670 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   13.364 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   13.364 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   13.908 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   13.908 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   14.656 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.774 |   14.656 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   15.228 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   15.229 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   16.337 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   16.337 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   17.541 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   17.541 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   17.973 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   17.973 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   18.386 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   18.386 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   18.713 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   18.713 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   19.272 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  18.390 |   19.273 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.548 |  18.939 |   19.821 | 
     | u_mul_cntrl/U659/IN1                               |   v   | u_mul_cntrl/n545                                | NAND3X1 | 0.000 |  18.939 |   19.822 | 
     | u_mul_cntrl/U659/OUT                               |   ^   | u_mul_cntrl/n546                                | NAND3X1 | 0.717 |  19.656 |   20.539 | 
     | u_mul_cntrl/U660/IN3                               |   ^   | u_mul_cntrl/n546                                | AOI21   | 0.000 |  19.656 |   20.539 | 
     | u_mul_cntrl/U660/OUT                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.629 |  20.286 |   21.168 | 
     | u_mul_cntrl/U662/IN1                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.000 |  20.286 |   21.168 | 
     | u_mul_cntrl/U662/OUT                               |   ^   | u_mul_cntrl/N90                                 | AOI21   | 0.760 |  21.046 |   21.928 | 
     | u_mul_cntrl/StateMC_reg_2_/D                       |   ^   | u_mul_cntrl/N90                                 | DFFRX1  | 0.000 |  21.046 |   21.929 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.210 |   -0.673 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.673 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.195 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.192 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |    0.271 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.276 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    0.713 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    0.713 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    1.201 | 
     | CLK__L5_I23/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    1.206 | 
     | CLK__L5_I23/OUT                |   ^   | CLK__L5_N23 | BUF8X  | 0.553 |   2.641 |    1.759 | 
     | u_mul_cntrl/StateMC_reg_2_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.005 |   2.646 |    1.763 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.649
- Setup                         0.528
+ Phase Shift                  20.000
= Required Time                22.121
- Arrival Time                 21.209
= Slack Time                    0.912
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.211 |    1.123 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    1.123 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.601 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.604 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    2.066 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    2.068 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.518 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.520 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.104 |    3.016 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.110 |    3.022 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    3.673 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    3.684 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    4.829 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    4.829 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    5.544 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    5.545 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    6.035 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    6.035 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    6.320 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    6.320 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    6.609 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    6.610 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    7.105 | 
     | U1948/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    7.107 | 
     | U1948/OUT                               |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    8.041 | 
     | FE_OFC989_Booth_dataout_11_/IN          |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    8.042 | 
     | FE_OFC989_Booth_dataout_11_/OUT         |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |    8.878 | 
     | u_mul_cntrl/U382/IN                     |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |    8.879 | 
     | u_mul_cntrl/U382/OUT                    |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |    9.164 | 
     | u_mul_cntrl/U381/IN2                    |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |    9.164 | 
     | u_mul_cntrl/U381/OUT                    |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.610 |    9.523 | 
     | u_mul_cntrl/U380_dup/IN1                |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |    9.523 | 
     | u_mul_cntrl/U380_dup/OUT                |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |    9.960 | 
     | u_mul_cntrl/U379/IN2                    |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |    9.961 | 
     | u_mul_cntrl/U379/OUT                    |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |   10.256 | 
     | u_mul_cntrl/U378/IN                     |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |   10.256 | 
     | u_mul_cntrl/U378/OUT                    |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |   10.468 | 
     | u_mul_cntrl/U377/IN2                    |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |   10.469 | 
     | u_mul_cntrl/U377/OUT                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |   10.664 | 
     | u_mul_cntrl/U376/IN2                    |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |   10.664 | 
     | u_mul_cntrl/U376/OUT                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   10.943 | 
     | u_mul_cntrl/U266/IN1                    |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   10.943 | 
     | u_mul_cntrl/U266/OUT                    |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   11.188 | 
     | u_mul_cntrl/U374/IN                     |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   11.189 | 
     | u_mul_cntrl/U374/OUT                    |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   11.455 | 
     | u_mul_cntrl/U229/IN2                    |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   11.456 | 
     | u_mul_cntrl/U229/OUT                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   11.720 | 
     | u_mul_cntrl/U228/IN1                    |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   11.720 | 
     | u_mul_cntrl/U228/OUT                    |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   12.130 | 
     | u_mul_cntrl/U512_dup/IN2                |   ^   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.218 |   12.130 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.504 |  11.722 |   12.634 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.722 |   12.634 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.573 |  12.295 |   13.207 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  12.296 |   13.208 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.486 |  12.782 |   13.694 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.782 |   13.694 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.528 |  13.310 |   14.222 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.000 |  13.311 |   14.223 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.250 |  13.561 |   14.473 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.562 |   14.474 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.582 |  14.144 |   15.056 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.144 |   15.056 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.659 |  14.803 |   15.715 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.803 |   15.715 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.702 |  15.504 |   16.417 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.000 |  15.504 |   16.417 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.866 |  16.371 |   17.283 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.373 |   17.285 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.386 |  16.759 |   17.671 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.759 |   17.671 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.501 |  17.260 |   18.172 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.260 |   18.172 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.737 |  17.997 |   18.909 | 
     | u_mul_cntrl/U800/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.003 |  18.000 |   18.912 | 
     | u_mul_cntrl/U800/OUT                    |   v   | u_mul_cntrl/n690               | AOI22   | 0.515 |  18.515 |   19.428 | 
     | u_mul_cntrl/U276/IN1                    |   v   | u_mul_cntrl/n690               | NANDX2  | 0.000 |  18.515 |   19.428 | 
     | u_mul_cntrl/U276/OUT                    |   ^   | u_mul_cntrl/n761               | NANDX2  | 0.589 |  19.104 |   20.016 | 
     | u_mul_cntrl/U804/IN2                    |   ^   | u_mul_cntrl/n761               | AOI22   | 0.000 |  19.104 |   20.016 | 
     | u_mul_cntrl/U804/OUT                    |   v   | u_mul_cntrl/n702               | AOI22   | 0.648 |  19.752 |   20.665 | 
     | u_mul_cntrl/U73/IN1                     |   v   | u_mul_cntrl/n702               | NANDX2  | 0.001 |  19.753 |   20.665 | 
     | u_mul_cntrl/U73/OUT                     |   ^   | u_mul_cntrl/n705               | NANDX2  | 0.508 |  20.262 |   21.174 | 
     | u_mul_cntrl/U812/IN2                    |   ^   | u_mul_cntrl/n705               | AOI22   | 0.000 |  20.262 |   21.174 | 
     | u_mul_cntrl/U812/OUT                    |   v   | u_mul_cntrl/n706               | AOI22   | 0.542 |  20.804 |   21.717 | 
     | u_mul_cntrl/U813/IN                     |   v   | u_mul_cntrl/n706               | INVX4   | 0.000 |  20.805 |   21.717 | 
     | u_mul_cntrl/U813/OUT                    |   ^   | u_mul_cntrl/n869               | INVX4   | 0.404 |  21.209 |   22.121 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/D |   ^   | u_mul_cntrl/n869               | DFFRX1  | 0.000 |  21.209 |   22.121 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |   -0.702 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -0.702 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -0.224 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -0.221 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |    0.241 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |    0.247 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |    0.737 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |    0.737 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.460 |   2.109 |    1.197 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.112 |    1.200 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.533 |   2.645 |    1.733 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.004 |   2.649 |    1.737 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_booth_Adder_datain2_reg_6_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_6_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.612
- Setup                         0.255
+ Phase Shift                  20.000
= Required Time                22.358
- Arrival Time                 21.204
= Slack Time                    1.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.211 |    1.365 | 
     | CLK__L1_I0/IN                  |   ^   | CLK             | BUF8X  | 0.000 |   0.211 |    1.365 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0      | BUF8X  | 0.478 |   0.688 |    1.843 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0      | BUF8X  | 0.003 |   0.692 |    1.846 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0      | BUF8X  | 0.462 |   1.154 |    2.308 | 
     | CLK__L3_I2/IN                  |   ^   | CLK__L2_N0      | BUF8X  | 0.002 |   1.156 |    2.310 | 
     | CLK__L3_I2/OUT                 |   ^   | CLK__L3_N2      | BUF8X  | 0.450 |   1.606 |    2.760 | 
     | CLK__L4_I13/IN                 |   ^   | CLK__L3_N2      | BUF8X  | 0.002 |   1.608 |    2.762 | 
     | CLK__L4_I13/OUT                |   ^   | CLK__L4_N13     | BUF8X  | 0.495 |   2.103 |    3.258 | 
     | CLK__L5_I44/IN                 |   ^   | CLK__L4_N13     | BUF8X  | 0.006 |   2.109 |    3.264 | 
     | CLK__L5_I44/OUT                |   ^   | CLK__L5_N44     | BUF8X  | 0.651 |   2.760 |    3.915 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK__L5_N44     | DFFRX1 | 0.009 |   2.770 |    3.924 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.616 |   4.386 |    5.540 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   4.386 |    5.540 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.830 |   5.216 |    6.370 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.000 |   5.216 |    6.370 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.483 |   5.699 |    6.853 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   5.699 |    6.853 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.457 |   6.156 |    7.310 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   6.156 |    7.310 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.109 |   7.265 |    8.419 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.001 |   7.266 |    8.420 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.802 |   8.068 |    9.222 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   8.068 |    9.222 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.981 |   9.049 |   10.203 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.004 |   9.052 |   10.207 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.140 |  10.192 |   11.346 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |  10.192 |   11.347 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.279 |  11.471 |   12.626 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.002 |  11.473 |   12.627 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.830 |  12.303 |   13.458 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |  12.303 |   13.458 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.484 |  12.788 |   13.942 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |  12.788 |   13.942 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.155 |  13.943 |   15.097 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.003 |  13.946 |   15.100 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.450 |  15.396 |   16.550 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.000 |  15.396 |   16.550 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.139 |  16.534 |   17.688 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  16.534 |   17.688 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.260 |  17.795 |   18.949 | 
     | FE_OFC949_n2045/IN             |   ^   | n2046           | INVX4  | 0.001 |  17.796 |   18.950 | 
     | FE_OFC949_n2045/OUT            |   v   | FE_OFN949_n2045 | INVX4  | 1.435 |  19.231 |   20.385 | 
     | U2157/IN2                      |   v   | FE_OFN949_n2045 | MUX2X1 | 0.000 |  19.231 |   20.385 | 
     | U2157/OUT                      |   v   | n2047           | MUX2X1 | 0.728 |  19.958 |   21.112 | 
     | U2158/IN4                      |   v   | n2047           | AOI22  | 0.000 |  19.958 |   21.112 | 
     | U2158/OUT                      |   ^   | n2048           | AOI22  | 0.867 |  20.825 |   21.979 | 
     | U1605/IN                       |   ^   | n2048           | INVX4  | 0.000 |  20.826 |   21.980 | 
     | U1605/OUT                      |   v   | n703            | INVX4  | 0.378 |  21.204 |   22.358 | 
     | u_booth_Adder_datain2_reg_6_/D |   v   | n703            | DFFRX1 | 0.000 |  21.204 |   22.358 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.210 |   -0.944 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.944 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.466 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.463 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.001 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |    0.001 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |    0.452 | 
     | CLK__L4_I11/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |    0.454 | 
     | CLK__L4_I11/OUT                  |   ^   | CLK__L4_N11 | BUF8X  | 0.464 |   2.072 |    0.918 | 
     | CLK__L5_I30/IN                   |   ^   | CLK__L4_N11 | BUF8X  | 0.003 |   2.075 |    0.921 | 
     | CLK__L5_I30/OUT                  |   ^   | CLK__L5_N30 | BUF8X  | 0.536 |   2.611 |    1.457 | 
     | u_booth_Adder_datain2_reg_6_/CLK |   ^   | CLK__L5_N30 | DFFRX1 | 0.001 |   2.612 |    1.458 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_mul_cntrl/T_reg_reg/CLK 
Endpoint:   u_mul_cntrl/T_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.614
- Setup                         0.523
+ Phase Shift                  20.000
= Required Time                22.090
- Arrival Time                 20.935
= Slack Time                    1.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    1.366 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    1.366 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    1.844 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    1.847 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    2.310 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    2.312 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.762 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.764 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.104 |    3.259 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.110 |    3.265 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    3.916 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    3.927 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    5.073 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    5.073 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    5.788 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    5.789 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    6.278 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    6.279 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    6.564 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    6.564 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    6.853 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    6.853 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    7.349 | 
     | U1948/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    7.350 | 
     | U1948/OUT                          |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    8.284 | 
     | FE_OFC989_Booth_dataout_11_/IN     |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    8.286 | 
     | FE_OFC989_Booth_dataout_11_/OUT    |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |    9.122 | 
     | u_mul_cntrl/U382/IN                |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |    9.123 | 
     | u_mul_cntrl/U382/OUT               |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |    9.408 | 
     | u_mul_cntrl/U381/IN2               |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |    9.408 | 
     | u_mul_cntrl/U381/OUT               |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.610 |    9.766 | 
     | u_mul_cntrl/U380_dup/IN1           |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |    9.767 | 
     | u_mul_cntrl/U380_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |   10.204 | 
     | u_mul_cntrl/U379/IN2               |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |   10.204 | 
     | u_mul_cntrl/U379/OUT               |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |   10.499 | 
     | u_mul_cntrl/U378/IN                |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |   10.499 | 
     | u_mul_cntrl/U378/OUT               |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |   10.712 | 
     | u_mul_cntrl/U377/IN2               |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |   10.712 | 
     | u_mul_cntrl/U377/OUT               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |   10.908 | 
     | u_mul_cntrl/U376/IN2               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |   10.908 | 
     | u_mul_cntrl/U376/OUT               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   11.186 | 
     | u_mul_cntrl/U266/IN1               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   11.186 | 
     | u_mul_cntrl/U266/OUT               |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   11.432 | 
     | u_mul_cntrl/U374/IN                |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   11.432 | 
     | u_mul_cntrl/U374/OUT               |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   11.699 | 
     | u_mul_cntrl/U229/IN2               |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   11.699 | 
     | u_mul_cntrl/U229/OUT               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   11.964 | 
     | u_mul_cntrl/U228/IN1               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   11.964 | 
     | u_mul_cntrl/U228/OUT               |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   12.373 | 
     | u_mul_cntrl/FE_OCPC1077_n314/IN    |   ^   | u_mul_cntrl/n314               | BUF4X   | 0.000 |  11.218 |   12.373 | 
     | u_mul_cntrl/FE_OCPC1077_n314/OUT   |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | BUF4X   | 0.538 |  11.756 |   12.912 | 
     | u_mul_cntrl/U512/IN2               |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | NOR2X1  | 0.000 |  11.756 |   12.912 | 
     | u_mul_cntrl/U512/OUT               |   v   | u_mul_cntrl/n231               | NOR2X1  | 0.372 |  12.128 |   13.284 | 
     | u_mul_cntrl/FE_RC_237_0/IN2        |   v   | u_mul_cntrl/n231               | NAND3X1 | 0.000 |  12.128 |   13.284 | 
     | u_mul_cntrl/FE_RC_237_0/OUT        |   ^   | u_mul_cntrl/n449               | NAND3X1 | 0.701 |  12.829 |   13.985 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN     |   ^   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.829 |   13.985 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT    |   ^   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.637 |  13.466 |   14.622 | 
     | u_mul_cntrl/U347/IN                |   ^   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.000 |  13.467 |   14.622 | 
     | u_mul_cntrl/U347/OUT               |   v   | u_mul_cntrl/n415               | INVX4   | 0.260 |  13.727 |   14.883 | 
     | u_mul_cntrl/U585/IN1               |   v   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.728 |   14.883 | 
     | u_mul_cntrl/U585/OUT               |   ^   | u_mul_cntrl/n384               | AOI21   | 0.538 |  14.265 |   15.421 | 
     | u_mul_cntrl/FE_RC_302_0/IN3        |   ^   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.266 |   15.421 | 
     | u_mul_cntrl/FE_RC_302_0/OUT        |   v   | u_mul_cntrl/n32                | NAND3X1 | 0.393 |  14.658 |   15.814 | 
     | u_mul_cntrl/U44/IN2                |   v   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.658 |   15.814 | 
     | u_mul_cntrl/U44/OUT                |   ^   | u_mul_cntrl/n752               | AOI21   | 0.671 |  15.330 |   16.485 | 
     | u_mul_cntrl/FE_OFC712_n752/IN      |   ^   | u_mul_cntrl/n752               | BUF4X   | 0.000 |  15.330 |   16.485 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT     |   ^   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.840 |  16.170 |   17.325 | 
     | u_mul_cntrl/U290/IN2               |   ^   | u_mul_cntrl/FE_OFN712_n752     | NANDX2  | 0.001 |  16.171 |   17.327 | 
     | u_mul_cntrl/U290/OUT               |   v   | u_mul_cntrl/n760               | NANDX2  | 0.509 |  16.680 |   17.836 | 
     | u_mul_cntrl/U289/IN                |   v   | u_mul_cntrl/n760               | INVX4   | 0.001 |  16.681 |   17.837 | 
     | u_mul_cntrl/U289/OUT               |   ^   | u_mul_cntrl/n716               | INVX4   | 0.560 |  17.241 |   18.397 | 
     | u_mul_cntrl/U802/IN2               |   ^   | u_mul_cntrl/n716               | AOI22   | 0.002 |  17.243 |   18.399 | 
     | u_mul_cntrl/U802/OUT               |   v   | u_mul_cntrl/n692               | AOI22   | 0.552 |  17.796 |   18.951 | 
     | u_mul_cntrl/U283/IN1               |   v   | u_mul_cntrl/n692               | NANDX2  | 0.000 |  17.796 |   18.951 | 
     | u_mul_cntrl/U283/OUT               |   ^   | u_mul_cntrl/n756               | NANDX2  | 0.463 |  18.259 |   19.414 | 
     | u_mul_cntrl/FE_OFC627_n756/IN      |   ^   | u_mul_cntrl/n756               | INVX4   | 0.000 |  18.259 |   19.414 | 
     | u_mul_cntrl/FE_OFC627_n756/OUT     |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.223 |  18.482 |   19.638 | 
     | u_mul_cntrl/FE_OFC628_n756/IN      |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.000 |  18.482 |   19.638 | 
     | u_mul_cntrl/FE_OFC628_n756/OUT     |   ^   | u_mul_cntrl/FE_OFN628_n756     | INVX4   | 0.223 |  18.705 |   19.861 | 
     | u_mul_cntrl/FE_RC_239_0/IN2        |   ^   | u_mul_cntrl/FE_OFN628_n756     | NANDX2  | 0.002 |  18.707 |   19.863 | 
     | u_mul_cntrl/FE_RC_239_0/OUT        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.203 |  18.909 |   20.065 | 
     | u_mul_cntrl/FE_RC_238_0/IN2        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.000 |  18.910 |   20.065 | 
     | u_mul_cntrl/FE_RC_238_0/OUT        |   ^   | u_mul_cntrl/n783               | NANDX2  | 0.293 |  19.202 |   20.358 | 
     | u_mul_cntrl/U861/IN2               |   ^   | u_mul_cntrl/n783               | AOI22   | 0.000 |  19.203 |   20.359 | 
     | u_mul_cntrl/U861/OUT               |   v   | u_mul_cntrl/n784               | AOI22   | 0.496 |  19.699 |   20.855 | 
     | u_mul_cntrl/U281/IN2               |   v   | u_mul_cntrl/n784               | NANDX2  | 0.000 |  19.699 |   20.855 | 
     | u_mul_cntrl/U281/OUT               |   ^   | u_mul_cntrl/n857               | NANDX2  | 0.426 |  20.125 |   21.281 | 
     | u_mul_cntrl/U917/IN4               |   ^   | u_mul_cntrl/n857               | AOI22   | 0.000 |  20.125 |   21.281 | 
     | u_mul_cntrl/U917/OUT               |   v   | u_mul_cntrl/n860               | AOI22   | 0.423 |  20.548 |   21.704 | 
     | u_mul_cntrl/U918/IN                |   v   | u_mul_cntrl/n860               | INVX4   | 0.000 |  20.548 |   21.704 | 
     | u_mul_cntrl/U918/OUT               |   ^   | u_mul_cntrl/n124               | INVX4   | 0.386 |  20.934 |   22.090 | 
     | u_mul_cntrl/T_reg_reg/D            |   ^   | u_mul_cntrl/n124               | DFFRX1  | 0.000 |  20.935 |   22.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                           |       |             |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK         |        |       |   0.210 |   -0.946 | 
     | CLK__L1_I0/IN             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.946 | 
     | CLK__L1_I0/OUT            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.468 | 
     | CLK__L2_I0/IN             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.465 | 
     | CLK__L2_I0/OUT            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.002 | 
     | CLK__L3_I3/IN             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |    0.003 | 
     | CLK__L3_I3/OUT            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.427 | 
     | CLK__L4_I16/IN            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.427 | 
     | CLK__L4_I16/OUT           |   ^   | CLK__L4_N16 | BUF8X  | 0.468 |   2.051 |    0.895 | 
     | CLK__L5_I58/IN            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.056 |    0.900 | 
     | CLK__L5_I58/OUT           |   ^   | CLK__L5_N58 | BUF8X  | 0.553 |   2.609 |    1.453 | 
     | u_mul_cntrl/T_reg_reg/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.005 |   2.614 |    1.458 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.646
- Setup                         0.704
+ Phase Shift                  20.000
= Required Time                21.942
- Arrival Time                 20.733
= Slack Time                    1.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    1.419 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    1.419 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.896 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.900 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    2.362 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    2.368 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.791 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.583 |    2.792 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    3.401 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    3.402 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    4.025 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    4.026 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.234 |   4.052 |    5.260 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.052 |    5.260 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.940 |   4.993 |    6.201 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.993 |    6.201 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.369 |   5.362 |    6.570 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.362 |    6.570 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.287 |   5.649 |    6.857 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.649 |    6.858 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.723 |   6.373 |    7.581 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.374 |    7.582 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.543 |   6.917 |    8.125 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   6.917 |    8.125 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.582 |   7.499 |    8.707 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.500 |    8.708 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.572 |   8.071 |    9.279 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.072 |    9.280 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.768 |   8.840 |   10.048 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.840 |   10.048 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.567 |   9.407 |   10.615 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.407 |   10.615 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.285 |   9.692 |   10.900 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.692 |   10.900 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.310 |  10.002 |   11.210 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.003 |   11.211 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.313 |  10.316 |   11.524 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.316 |   11.524 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.296 |  10.612 |   11.820 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.613 |   11.821 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.644 |  11.257 |   12.465 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.257 |   12.465 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.529 |  11.786 |   12.994 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.788 |   12.996 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.694 |  12.481 |   13.689 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.481 |   13.689 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.543 |  13.025 |   14.233 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.025 |   14.233 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.748 |  13.773 |   14.981 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.774 |   14.982 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.572 |  14.346 |   15.554 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.346 |   15.554 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.108 |  15.454 |   16.662 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.454 |   16.662 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.204 |  16.658 |   17.866 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.658 |   17.866 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.432 |  17.090 |   18.298 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.090 |   18.298 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.413 |  17.503 |   18.711 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.503 |   18.711 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.327 |  17.830 |   19.038 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.830 |   19.038 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.559 |  18.389 |   19.597 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  18.390 |   19.598 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.548 |  18.939 |   20.147 | 
     | u_mul_cntrl/U404/IN                                |   v   | u_mul_cntrl/n545                                | INVX1   | 0.000 |  18.939 |   20.147 | 
     | u_mul_cntrl/U404/OUT                               |   ^   | u_mul_cntrl/n550                                | INVX1   | 0.481 |  19.420 |   20.628 | 
     | u_mul_cntrl/U667/IN2                               |   ^   | u_mul_cntrl/n550                                | NOR2X1  | 0.000 |  19.420 |   20.628 | 
     | u_mul_cntrl/U667/OUT                               |   v   | u_mul_cntrl/n552                                | NOR2X1  | 0.570 |  19.990 |   21.198 | 
     | u_mul_cntrl/U668/IN1                               |   v   | u_mul_cntrl/n552                                | AOI21   | 0.000 |  19.990 |   21.198 | 
     | u_mul_cntrl/U668/OUT                               |   ^   | u_mul_cntrl/N89                                 | AOI21   | 0.742 |  20.732 |   21.940 | 
     | u_mul_cntrl/StateMC_reg_1_/D                       |   ^   | u_mul_cntrl/N89                                 | DFFRX1  | 0.001 |  20.733 |   21.942 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.210 |   -0.998 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -0.998 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.520 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.517 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.055 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.049 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    0.387 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    0.388 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    0.876 | 
     | CLK__L5_I23/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    0.880 | 
     | CLK__L5_I23/OUT                |   ^   | CLK__L5_N23 | BUF8X  | 0.553 |   2.641 |    1.433 | 
     | u_mul_cntrl/StateMC_reg_1_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.004 |   2.646 |    1.438 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_1_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.446
+ Phase Shift                  20.000
= Required Time                22.208
- Arrival Time                 20.981
= Slack Time                    1.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    1.438 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    1.438 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    1.916 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    1.919 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    2.381 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    2.387 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.810 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.584 |    2.811 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    3.420 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    3.421 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    4.044 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    4.045 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.859 |   3.677 |    4.904 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.677 |    4.904 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.924 |   4.601 |    5.828 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.602 |    5.829 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.627 |   5.229 |    6.456 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.229 |    6.456 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.467 |   5.696 |    6.923 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.696 |    6.923 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.310 |   7.006 |    8.233 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.007 |    8.234 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.784 |   7.791 |    9.018 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   7.791 |    9.018 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.514 |   8.305 |    9.532 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.306 |    9.533 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.527 |   8.833 |   10.060 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.834 |   10.061 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.660 |   9.494 |   10.721 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.494 |   10.721 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.103 |   11.330 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.103 |   11.331 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.202 |  10.305 |   11.532 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.305 |   11.532 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.375 |  10.680 |   11.907 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.680 |   11.908 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.244 |  10.924 |   12.151 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.924 |   12.151 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.355 |  11.280 |   12.507 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.280 |   12.507 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.598 |  11.878 |   13.105 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.878 |   13.105 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.578 |  12.456 |   13.683 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.458 |   13.685 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.606 |  13.064 |   14.291 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.064 |   14.291 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.585 |  13.648 |   14.875 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.649 |   14.876 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.643 |  14.292 |   15.519 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.292 |   15.519 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.606 |  14.898 |   16.125 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.898 |   16.125 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.906 |  15.803 |   17.031 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.804 |   17.031 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.948 |  16.751 |   17.979 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.751 |   17.979 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.659 |  17.411 |   18.638 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.411 |   18.638 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.339 |  17.750 |   18.977 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.750 |   18.977 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.374 |  18.124 |   19.351 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.124 |   19.351 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.569 |  18.693 |   19.920 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.696 |   19.923 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.334 |  19.030 |   20.257 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  19.030 |   20.257 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.660 |  19.690 |   20.917 | 
     | u_mul_cntrl/U572/IN3                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NAND3X1 | 0.001 |  19.691 |   20.918 | 
     | u_mul_cntrl/U572/OUT                               |   v   | u_mul_cntrl/n606                                | NAND3X1 | 0.275 |  19.966 |   21.193 | 
     | u_mul_cntrl/U743/IN2                               |   v   | u_mul_cntrl/n606                                | AOI22   | 0.000 |  19.966 |   21.194 | 
     | u_mul_cntrl/U743/OUT                               |   ^   | u_mul_cntrl/n607                                | AOI22   | 0.429 |  20.395 |   21.622 | 
     | u_mul_cntrl/U744/IN3                               |   ^   | u_mul_cntrl/n607                                | OAI21   | 0.000 |  20.395 |   21.622 | 
     | u_mul_cntrl/U744/OUT                               |   v   | u_mul_cntrl/n883                                | OAI21   | 0.585 |  20.981 |   22.208 | 
     | u_mul_cntrl/exc_reg_reg_1_/D                       |   v   | u_mul_cntrl/n883                                | DFFRX1  | 0.000 |  20.981 |   22.208 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.210 |   -1.017 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.017 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.539 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.536 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.074 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.068 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    0.368 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    0.369 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    0.857 | 
     | CLK__L5_I22/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    0.861 | 
     | CLK__L5_I22/OUT                |   ^   | CLK__L5_N22 | BUF8X  | 0.558 |   2.646 |    1.418 | 
     | u_mul_cntrl/exc_reg_reg_1_/CLK |   ^   | CLK__L5_N22 | DFFRX1 | 0.008 |   2.654 |    1.426 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_2_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.653
- Setup                         0.429
+ Phase Shift                  20.000
= Required Time                22.224
- Arrival Time                 20.854
= Slack Time                    1.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    1.581 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    1.581 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    2.059 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    2.062 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    2.524 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    2.530 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    2.953 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.584 |    2.954 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    3.563 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    3.564 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    4.187 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    4.188 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.859 |   3.677 |    5.047 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.677 |    5.047 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.924 |   4.601 |    5.971 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.602 |    5.972 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.627 |   5.229 |    6.599 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.229 |    6.599 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.467 |   5.696 |    7.066 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.696 |    7.066 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.310 |   7.006 |    8.376 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.007 |    8.377 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.784 |   7.791 |    9.161 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   7.791 |    9.161 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.514 |   8.305 |    9.675 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.306 |    9.676 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.527 |   8.833 |   10.203 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.834 |   10.204 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.660 |   9.494 |   10.864 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.494 |   10.864 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.103 |   11.473 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.103 |   11.474 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.202 |  10.305 |   11.675 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.305 |   11.675 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.375 |  10.680 |   12.050 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.680 |   12.051 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.244 |  10.924 |   12.294 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.924 |   12.294 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.355 |  11.280 |   12.650 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.280 |   12.650 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.598 |  11.878 |   13.248 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.878 |   13.248 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.578 |  12.456 |   13.826 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.458 |   13.828 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.606 |  13.064 |   14.434 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.064 |   14.434 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.585 |  13.648 |   15.018 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.649 |   15.019 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.643 |  14.292 |   15.662 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.292 |   15.662 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.606 |  14.898 |   16.268 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.898 |   16.268 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.906 |  15.803 |   17.174 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.804 |   17.174 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.948 |  16.751 |   18.122 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.751 |   18.122 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.659 |  17.411 |   18.781 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.411 |   18.781 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.339 |  17.750 |   19.120 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.750 |   19.120 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.374 |  18.124 |   19.494 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.124 |   19.494 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.569 |  18.693 |   20.063 | 
     | u_mul_cntrl/U570/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.001 |  18.694 |   20.064 | 
     | u_mul_cntrl/U570/OUT                               |   ^   | u_mul_cntrl/n343                                | OAI21   | 0.517 |  19.211 |   20.581 | 
     | u_mul_cntrl/U571/IN4                               |   ^   | u_mul_cntrl/n343                                | AOI22   | 0.001 |  19.212 |   20.582 | 
     | u_mul_cntrl/U571/OUT                               |   v   | u_mul_cntrl/n591                                | AOI22   | 0.427 |  19.639 |   21.009 | 
     | u_mul_cntrl/U735/IN1                               |   v   | u_mul_cntrl/n591                                | NAND3X1 | 0.000 |  19.639 |   21.009 | 
     | u_mul_cntrl/U735/OUT                               |   ^   | u_mul_cntrl/n592                                | NAND3X1 | 0.603 |  20.242 |   21.612 | 
     | u_mul_cntrl/U736/IN2                               |   ^   | u_mul_cntrl/n592                                | OAI21   | 0.000 |  20.242 |   21.613 | 
     | u_mul_cntrl/U736/OUT                               |   v   | u_mul_cntrl/n667                                | OAI21   | 0.611 |  20.854 |   22.224 | 
     | u_mul_cntrl/exc_reg_reg_2_/D                       |   v   | u_mul_cntrl/n667                                | DFFRX1  | 0.000 |  20.854 |   22.224 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.210 |   -1.160 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.160 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.682 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.679 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.217 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.211 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |    0.225 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |    0.226 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |    0.714 | 
     | CLK__L5_I22/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |    0.718 | 
     | CLK__L5_I22/OUT                |   ^   | CLK__L5_N22 | BUF8X  | 0.558 |   2.646 |    1.275 | 
     | u_mul_cntrl/exc_reg_reg_2_/CLK |   ^   | CLK__L5_N22 | DFFRX1 | 0.008 |   2.653 |    1.283 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_mul_cntrl/G_reg_reg/CLK 
Endpoint:   u_mul_cntrl/G_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.661
- Setup                         0.525
+ Phase Shift                  20.000
= Required Time                22.135
- Arrival Time                 20.748
= Slack Time                    1.387
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    1.598 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    1.598 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    2.076 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    2.079 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    2.541 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    2.543 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    2.994 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    2.996 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.103 |    3.491 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.109 |    3.497 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    4.148 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    4.159 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    5.305 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    5.305 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    6.019 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    6.020 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    6.510 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    6.510 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    6.795 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    6.796 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    7.084 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    7.085 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    7.580 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    7.582 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.881 |   7.076 |    8.463 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.078 |    8.465 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.849 |   7.927 |    9.314 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.929 |    9.316 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.205 |   8.134 |    9.521 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.134 |    9.521 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.229 |   8.362 |    9.750 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.363 |    9.750 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.336 |   8.699 |   10.086 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.699 |   10.086 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.310 |   9.009 |   10.397 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.009 |   10.397 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.339 |   9.348 |   10.736 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.349 |   10.736 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.233 |   9.581 |   10.969 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.582 |   10.969 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.246 |   9.827 |   11.214 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.827 |   11.214 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.249 |  10.076 |   11.463 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.076 |   11.463 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.303 |  10.380 |   11.767 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.380 |   11.767 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.289 |  10.669 |   12.056 | 
     | u_mul_cntrl/U229/IN2               |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.669 |   12.057 | 
     | u_mul_cntrl/U229/OUT               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.326 |  10.995 |   12.382 | 
     | u_mul_cntrl/U228/IN1               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.995 |   12.382 | 
     | u_mul_cntrl/U228/OUT               |   v   | u_mul_cntrl/n314               | NANDX2  | 0.319 |  11.314 |   12.701 | 
     | u_mul_cntrl/U512_dup/IN2           |   v   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.314 |   12.701 | 
     | u_mul_cntrl/U512_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.320 |  11.634 |   13.021 | 
     | u_mul_cntrl/U371/IN2               |   ^   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.634 |   13.021 | 
     | u_mul_cntrl/U371/OUT               |   v   | u_mul_cntrl/n441               | NANDX2  | 0.383 |  12.017 |   13.404 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   v   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  12.017 |   13.404 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   ^   | u_mul_cntrl/n232               | NAND3X1 | 0.652 |  12.668 |   14.056 | 
     | u_mul_cntrl/U84/IN                 |   ^   | u_mul_cntrl/n232               | INVX4   | 0.000 |  12.669 |   14.056 | 
     | u_mul_cntrl/U84/OUT                |   v   | u_mul_cntrl/n233               | INVX4   | 0.352 |  13.021 |   14.408 | 
     | u_mul_cntrl/U369/IN2               |   v   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  13.021 |   14.408 | 
     | u_mul_cntrl/U369/OUT               |   ^   | u_mul_cntrl/n448               | NANDX2  | 0.512 |  13.533 |   14.920 | 
     | u_mul_cntrl/U342/IN                |   ^   | u_mul_cntrl/n448               | INVX4   | 0.001 |  13.534 |   14.921 | 
     | u_mul_cntrl/U342/OUT               |   v   | u_mul_cntrl/n405               | INVX4   | 0.415 |  13.948 |   15.335 | 
     | u_mul_cntrl/U341/IN2               |   v   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  13.948 |   15.336 | 
     | u_mul_cntrl/U341/OUT               |   ^   | u_mul_cntrl/n395               | NANDX2  | 0.589 |  14.537 |   15.924 | 
     | u_mul_cntrl/U587/IN3               |   ^   | u_mul_cntrl/n395               | NAND3X1 | 0.000 |  14.538 |   15.925 | 
     | u_mul_cntrl/U587/OUT               |   v   | u_mul_cntrl/n375               | NAND3X1 | 0.479 |  15.017 |   16.404 | 
     | u_mul_cntrl/U81/IN                 |   v   | u_mul_cntrl/n375               | INVX4   | 0.000 |  15.017 |   16.404 | 
     | u_mul_cntrl/U81/OUT                |   ^   | u_mul_cntrl/n376               | INVX4   | 0.309 |  15.326 |   16.714 | 
     | u_mul_cntrl/U291/IN2               |   ^   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  15.327 |   16.714 | 
     | u_mul_cntrl/U291/OUT               |   v   | u_mul_cntrl/n754               | NANDX2  | 0.536 |  15.863 |   17.251 | 
     | u_mul_cntrl/U288/IN                |   v   | u_mul_cntrl/n754               | INVX4   | 0.006 |  15.870 |   17.257 | 
     | u_mul_cntrl/U288/OUT               |   ^   | u_mul_cntrl/n652               | INVX4   | 0.392 |  16.261 |   17.649 | 
     | u_mul_cntrl/U287/IN1               |   ^   | u_mul_cntrl/n652               | NANDX2  | 0.000 |  16.262 |   17.649 | 
     | u_mul_cntrl/U287/OUT               |   v   | u_mul_cntrl/n683               | NANDX2  | 0.258 |  16.520 |   17.907 | 
     | u_mul_cntrl/U286/IN                |   v   | u_mul_cntrl/n683               | INVX4   | 0.000 |  16.520 |   17.907 | 
     | u_mul_cntrl/U286/OUT               |   ^   | u_mul_cntrl/n717               | INVX4   | 0.521 |  17.042 |   18.429 | 
     | u_mul_cntrl/U817/IN2               |   ^   | u_mul_cntrl/n717               | AOI22   | 0.000 |  17.042 |   18.429 | 
     | u_mul_cntrl/U817/OUT               |   v   | u_mul_cntrl/n710               | AOI22   | 0.610 |  17.652 |   19.039 | 
     | u_mul_cntrl/U818/IN3               |   v   | u_mul_cntrl/n710               | OAI21   | 0.000 |  17.652 |   19.039 | 
     | u_mul_cntrl/U818/OUT               |   ^   | u_mul_cntrl/n788               | OAI21   | 0.482 |  18.135 |   19.522 | 
     | u_mul_cntrl/FE_OFC680_n788/IN      |   ^   | u_mul_cntrl/n788               | INVX4   | 0.000 |  18.135 |   19.522 | 
     | u_mul_cntrl/FE_OFC680_n788/OUT     |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.306 |  18.441 |   19.828 | 
     | u_mul_cntrl/FE_OFC681_n788/IN      |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.000 |  18.441 |   19.828 | 
     | u_mul_cntrl/FE_OFC681_n788/OUT     |   ^   | u_mul_cntrl/FE_OFN681_n788     | INVX4   | 0.267 |  18.708 |   20.095 | 
     | u_mul_cntrl/FE_RC_245_0/IN2        |   ^   | u_mul_cntrl/FE_OFN681_n788     | NANDX2  | 0.001 |  18.709 |   20.096 | 
     | u_mul_cntrl/FE_RC_245_0/OUT        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.199 |  18.908 |   20.295 | 
     | u_mul_cntrl/FE_RC_242_0/IN1        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.000 |  18.908 |   20.295 | 
     | u_mul_cntrl/FE_RC_242_0/OUT        |   ^   | u_mul_cntrl/n791               | NANDX2  | 0.224 |  19.133 |   20.520 | 
     | u_mul_cntrl/FE_RC_304_0/IN4        |   ^   | u_mul_cntrl/n791               | AOI22   | 0.000 |  19.133 |   20.520 | 
     | u_mul_cntrl/FE_RC_304_0/OUT        |   v   | u_mul_cntrl/n792               | AOI22   | 0.339 |  19.471 |   20.859 | 
     | u_mul_cntrl/U284/IN2               |   v   | u_mul_cntrl/n792               | NANDX2  | 0.000 |  19.471 |   20.859 | 
     | u_mul_cntrl/U284/OUT               |   ^   | u_mul_cntrl/n855               | NANDX2  | 0.464 |  19.936 |   21.323 | 
     | u_mul_cntrl/U915/IN4               |   ^   | u_mul_cntrl/n855               | AOI22   | 0.000 |  19.936 |   21.323 | 
     | u_mul_cntrl/U915/OUT               |   v   | u_mul_cntrl/n856               | AOI22   | 0.432 |  20.368 |   21.755 | 
     | u_mul_cntrl/U916/IN                |   v   | u_mul_cntrl/n856               | INVX4   | 0.000 |  20.368 |   21.755 | 
     | u_mul_cntrl/U916/OUT               |   ^   | u_mul_cntrl/n125               | INVX4   | 0.380 |  20.748 |   22.135 | 
     | u_mul_cntrl/G_reg_reg/D            |   ^   | u_mul_cntrl/n125               | DFFRX1  | 0.000 |  20.748 |   22.135 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                           |       |             |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK         |        |       |   0.210 |   -1.177 | 
     | CLK__L1_I0/IN             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.177 | 
     | CLK__L1_I0/OUT            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.699 | 
     | CLK__L2_I0/IN             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.696 | 
     | CLK__L2_I0/OUT            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.234 | 
     | CLK__L3_I3/IN             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.228 | 
     | CLK__L3_I3/OUT            |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |    0.195 | 
     | CLK__L4_I17/IN            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.583 |    0.196 | 
     | CLK__L4_I17/OUT           |   ^   | CLK__L4_N17 | BUF8X  | 0.506 |   2.090 |    0.702 | 
     | CLK__L5_I61/IN            |   ^   | CLK__L4_N17 | BUF8X  | 0.008 |   2.097 |    0.710 | 
     | CLK__L5_I61/OUT           |   ^   | CLK__L5_N61 | BUF8X  | 0.562 |   2.660 |    1.272 | 
     | u_mul_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.001 |   2.661 |    1.273 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_booth_Adder_datain2_reg_7_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_7_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.667
+ Phase Shift                  20.000
= Required Time                22.022
- Arrival Time                 20.575
= Slack Time                    1.447
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.211 |    1.658 | 
     | CLK__L1_I0/IN                  |   ^   | CLK             | BUF8X  | 0.000 |   0.211 |    1.658 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0      | BUF8X  | 0.478 |   0.688 |    2.135 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0      | BUF8X  | 0.003 |   0.692 |    2.139 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0      | BUF8X  | 0.462 |   1.154 |    2.601 | 
     | CLK__L3_I2/IN                  |   ^   | CLK__L2_N0      | BUF8X  | 0.002 |   1.156 |    2.603 | 
     | CLK__L3_I2/OUT                 |   ^   | CLK__L3_N2      | BUF8X  | 0.450 |   1.606 |    3.053 | 
     | CLK__L4_I13/IN                 |   ^   | CLK__L3_N2      | BUF8X  | 0.002 |   1.608 |    3.055 | 
     | CLK__L4_I13/OUT                |   ^   | CLK__L4_N13     | BUF8X  | 0.495 |   2.103 |    3.551 | 
     | CLK__L5_I44/IN                 |   ^   | CLK__L4_N13     | BUF8X  | 0.006 |   2.109 |    3.557 | 
     | CLK__L5_I44/OUT                |   ^   | CLK__L5_N44     | BUF8X  | 0.651 |   2.760 |    4.207 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK__L5_N44     | DFFRX1 | 0.009 |   2.770 |    4.217 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.616 |   4.386 |    5.833 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   4.386 |    5.833 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.830 |   5.216 |    6.663 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.000 |   5.216 |    6.663 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.483 |   5.699 |    7.146 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   5.699 |    7.146 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.457 |   6.156 |    7.603 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   6.156 |    7.603 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.109 |   7.265 |    8.712 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.001 |   7.266 |    8.713 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.802 |   8.068 |    9.515 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   8.068 |    9.515 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.981 |   9.049 |   10.496 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.004 |   9.052 |   10.500 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.140 |  10.192 |   11.639 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |  10.192 |   11.639 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.279 |  11.471 |   12.918 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.002 |  11.473 |   12.920 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.830 |  12.303 |   13.750 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |  12.303 |   13.750 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.484 |  12.788 |   14.235 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |  12.788 |   14.235 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.155 |  13.943 |   15.390 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.003 |  13.946 |   15.393 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.450 |  15.396 |   16.843 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.000 |  15.396 |   16.843 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.139 |  16.534 |   17.981 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  16.534 |   17.981 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.260 |  17.795 |   19.242 | 
     | U2151/IN2                      |   ^   | n2046           | NOR2X1 | 0.001 |  17.796 |   19.243 | 
     | U2151/OUT                      |   v   | n2041           | NOR2X1 | 1.051 |  18.847 |   20.294 | 
     | U2153/IN1                      |   v   | n2041           | AOI21  | 0.000 |  18.847 |   20.294 | 
     | U2153/OUT                      |   ^   | n705            | AOI21  | 0.751 |  19.597 |   21.044 | 
     | U2155/IN3                      |   ^   | n705            | OAI21  | 0.000 |  19.597 |   21.044 | 
     | U2155/OUT                      |   v   | n2042           | OAI21  | 0.524 |  20.121 |   21.568 | 
     | U2156/IN3                      |   v   | n2042           | OAI21  | 0.000 |  20.121 |   21.568 | 
     | U2156/OUT                      |   ^   | n704            | OAI21  | 0.454 |  20.575 |   22.022 | 
     | u_booth_Adder_datain2_reg_7_/D |   ^   | n704            | DFFRX1 | 0.000 |  20.575 |   22.022 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.210 |   -1.237 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.237 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.759 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.756 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.294 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -0.292 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |    0.159 | 
     | CLK__L4_I14/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |    0.161 | 
     | CLK__L4_I14/OUT                  |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |    0.671 | 
     | CLK__L5_I49/IN                   |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.125 |    0.678 | 
     | CLK__L5_I49/OUT                  |   ^   | CLK__L5_N49 | BUF8X  | 0.561 |   2.685 |    1.238 | 
     | u_booth_Adder_datain2_reg_7_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.004 |   2.689 |    1.242 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.809
+ Phase Shift                  20.000
= Required Time                21.951
- Arrival Time                 20.352
= Slack Time                    1.599
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.211 |    1.810 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.211 |    1.810 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.478 |   0.688 |    2.288 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.692 |    2.291 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.462 |   1.154 |    2.753 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.160 |    2.759 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.490 |   1.649 |    3.248 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.651 |    3.250 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.483 |   2.134 |    3.733 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.138 |    3.737 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.614 |   2.752 |    4.351 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.007 |   2.759 |    4.358 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.497 |   4.256 |    5.855 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.256 |    5.855 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.781 |   5.037 |    6.636 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.037 |    6.636 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.305 |   5.342 |    6.941 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.342 |    6.941 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.408 |   5.750 |    7.349 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.751 |    7.350 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.266 |   6.017 |    7.616 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.017 |    7.616 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.417 |   6.435 |    8.034 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.000 |   6.435 |    8.034 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.320 |   6.755 |    8.354 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.755 |    8.354 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.351 |   7.106 |    8.705 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.107 |    8.706 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.329 |   7.436 |    9.035 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.436 |    9.035 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   7.792 |    9.391 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.792 |    9.391 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   8.015 |    9.614 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   8.015 |    9.614 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.375 |   8.390 |    9.989 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.390 |    9.989 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.293 |   8.683 |   10.283 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.683 |   10.283 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.386 |   9.069 |   10.668 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.000 |   9.070 |   10.669 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.338 |   9.408 |   11.007 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.408 |   11.007 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.243 |   9.651 |   11.251 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.651 |   11.251 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.303 |   9.954 |   11.553 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.954 |   11.554 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.536 |  10.490 |   12.090 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.491 |   12.090 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.398 |  10.889 |   12.488 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.889 |   12.488 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.407 |  11.295 |   12.895 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.296 |   12.895 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.389 |  11.685 |   13.284 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.685 |   13.285 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.583 |  12.269 |   13.868 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.269 |   13.868 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.512 |  12.781 |   14.380 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |  12.781 |   14.381 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.576 |  13.357 |   14.956 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.000 |  13.357 |   14.956 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.363 |  13.720 |   15.319 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.000 |  13.720 |   15.320 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.269 |  13.990 |   15.589 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.990 |   15.589 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.358 |  14.348 |   15.947 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.000 |  14.349 |   15.948 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.552 |  14.901 |   16.500 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.903 |   16.502 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.341 |  15.244 |   16.843 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.244 |   16.843 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.358 |  15.602 |   17.201 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.603 |   17.202 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.339 |  15.941 |   17.540 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.941 |   17.540 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.734 |  16.676 |   18.275 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.676 |   18.275 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.437 |  17.112 |   18.711 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  17.114 |   18.713 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.394 |  17.508 |   19.107 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.508 |   19.107 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.230 |  17.739 |   19.338 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.739 |   19.338 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.335 |  18.073 |   19.672 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  18.073 |   19.672 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.233 |  18.306 |   19.905 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.306 |   19.905 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.395 |  18.701 |   20.300 | 
     | u_adder_cntrl/FE_RC_24_0/IN2                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.000 |  18.702 |   20.301 | 
     | u_adder_cntrl/FE_RC_24_0/OUT                |   v   | u_adder_cntrl/FE_RN_20_0              | NANDX2  | 0.256 |  18.957 |   20.556 | 
     | u_adder_cntrl/FE_RC_23_0/IN3                |   v   | u_adder_cntrl/FE_RN_20_0              | OAI21   | 0.000 |  18.957 |   20.556 | 
     | u_adder_cntrl/FE_RC_23_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_3            | OAI21   | 0.259 |  19.217 |   20.816 | 
     | u_adder_cntrl/U188/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_3            | NAND2X1 | 0.000 |  19.217 |   20.816 | 
     | u_adder_cntrl/U188/OUT                      |   v   | u_adder_cntrl/n625                    | NAND2X1 | 0.359 |  19.576 |   21.175 | 
     | u_adder_cntrl/U826/IN3                      |   v   | u_adder_cntrl/n625                    | NAND3X1 | 0.000 |  19.576 |   21.175 | 
     | u_adder_cntrl/U826/OUT                      |   ^   | u_adder_cntrl/n1159                   | NAND3X1 | 0.776 |  20.352 |   21.951 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D   |   ^   | u_adder_cntrl/n1159                   | DFFRX1  | 0.000 |  20.352 |   21.951 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -1.389 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.389 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -0.911 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -0.908 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.446 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.440 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -0.004 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -0.003 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |    0.521 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |    0.534 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |    1.159 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |    1.162 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.698
- Setup                         0.635
+ Phase Shift                  20.000
= Required Time                22.063
- Arrival Time                 20.320
= Slack Time                    1.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                               |   ^   | CLK                           |         |       |   0.211 |    1.953 | 
     | CLK__L1_I0/IN                     |   ^   | CLK                           | BUF8X   | 0.000 |   0.211 |    1.953 | 
     | CLK__L1_I0/OUT                    |   ^   | CLK__L1_N0                    | BUF8X   | 0.478 |   0.688 |    2.431 | 
     | CLK__L2_I0/IN                     |   ^   | CLK__L1_N0                    | BUF8X   | 0.003 |   0.692 |    2.434 | 
     | CLK__L2_I0/OUT                    |   ^   | CLK__L2_N0                    | BUF8X   | 0.462 |   1.154 |    2.896 | 
     | CLK__L3_I3/IN                     |   ^   | CLK__L2_N0                    | BUF8X   | 0.006 |   1.160 |    2.902 | 
     | CLK__L3_I3/OUT                    |   ^   | CLK__L3_N3                    | BUF8X   | 0.424 |   1.583 |    3.326 | 
     | CLK__L4_I15/IN                    |   ^   | CLK__L3_N3                    | BUF4X   | 0.000 |   1.583 |    3.326 | 
     | CLK__L4_I15/OUT                   |   ^   | CLK__L4_N15                   | BUF4X   | 0.609 |   2.193 |    3.935 | 
     | CLK__L5_I55/IN                    |   ^   | CLK__L4_N15                   | BUF8X   | 0.002 |   2.194 |    3.937 | 
     | CLK__L5_I55/OUT                   |   ^   | CLK__L5_N55                   | BUF8X   | 0.652 |   2.846 |    4.589 | 
     | AdderCntrl_Op2_reg_8_/CLK         |   ^   | CLK__L5_N55                   | DFFRX1  | 0.004 |   2.850 |    4.593 | 
     | AdderCntrl_Op2_reg_8_/Q           |   v   | AdderCntrl_Op2[8]             | DFFRX1  | 1.384 |   4.235 |    5.977 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN    |   v   | AdderCntrl_Op2[8]             | INVX4   | 0.000 |   4.235 |    5.977 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT   |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX4   | 0.549 |   4.783 |    6.526 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN    |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX8   | 0.000 |   4.783 |    6.526 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT   |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX8   | 0.808 |   5.591 |    7.333 | 
     | u_adder_cntrl/U594/IN             |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX4   | 0.007 |   5.598 |    7.340 | 
     | u_adder_cntrl/U594/OUT            |   ^   | u_adder_cntrl/n935            | INVX4   | 0.499 |   6.097 |    7.839 | 
     | u_adder_cntrl/U879/IN2            |   ^   | u_adder_cntrl/n935            | NOR2X1  | 0.000 |   6.097 |    7.839 | 
     | u_adder_cntrl/U879/OUT            |   v   | u_adder_cntrl/n773            | NOR2X1  | 0.805 |   6.902 |    8.644 | 
     | u_adder_cntrl/U884/IN2            |   v   | u_adder_cntrl/n773            | OAI21   | 0.000 |   6.902 |    8.644 | 
     | u_adder_cntrl/U884/OUT            |   ^   | u_adder_cntrl/n762            | OAI21   | 0.705 |   7.607 |    9.349 | 
     | u_adder_cntrl/FE_OFC630_n762/IN   |   ^   | u_adder_cntrl/n762            | INVX4   | 0.000 |   7.607 |    9.349 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT  |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX4   | 0.357 |   7.964 |    9.706 | 
     | u_adder_cntrl/FE_OFC631_n762/IN   |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX8   | 0.000 |   7.964 |    9.706 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT  |   ^   | u_adder_cntrl/FE_OFN631_n762  | INVX8   | 0.611 |   8.574 |   10.317 | 
     | u_adder_cntrl/U889/IN4            |   ^   | u_adder_cntrl/FE_OFN631_n762  | AOI22   | 0.001 |   8.576 |   10.318 | 
     | u_adder_cntrl/U889/OUT            |   v   | u_adder_cntrl/n839            | AOI22   | 0.562 |   9.138 |   10.880 | 
     | u_adder_cntrl/FE_OFC632_n839/IN   |   v   | u_adder_cntrl/n839            | INVX4   | 0.000 |   9.138 |   10.880 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT  |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX4   | 0.413 |   9.550 |   11.293 | 
     | u_adder_cntrl/FE_OFC633_n839/IN   |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX8   | 0.000 |   9.550 |   11.293 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT  |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.679 |  10.230 |   11.972 | 
     | u_adder_cntrl/U890/IN             |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.005 |  10.234 |   11.977 | 
     | u_adder_cntrl/U890/OUT            |   ^   | u_adder_cntrl/n766            | INVX8   | 0.774 |  11.008 |   12.751 | 
     | u_adder_cntrl/U896/IN1            |   ^   | u_adder_cntrl/n766            | MUX2X1  | 0.001 |  11.009 |   12.751 | 
     | u_adder_cntrl/U896/OUT            |   ^   | u_adder_cntrl/n913            | MUX2X1  | 0.520 |  11.529 |   13.272 | 
     | u_adder_cntrl/FE_OFC634_n913/IN   |   ^   | u_adder_cntrl/n913            | INVX4   | 0.000 |  11.530 |   13.272 | 
     | u_adder_cntrl/FE_OFC634_n913/OUT  |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.549 |  12.079 |   13.821 | 
     | u_adder_cntrl/FE_OFC635_n913/IN   |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.000 |  12.079 |   13.822 | 
     | u_adder_cntrl/FE_OFC635_n913/OUT  |   ^   | u_adder_cntrl/FE_OFN635_n913  | INVX4   | 0.253 |  12.332 |   14.075 | 
     | u_adder_cntrl/U1060/IN3           |   ^   | u_adder_cntrl/FE_OFN635_n913  | AOI21   | 0.000 |  12.332 |   14.075 | 
     | u_adder_cntrl/U1060/OUT           |   v   | u_adder_cntrl/n914            | AOI21   | 0.404 |  12.736 |   14.479 | 
     | u_adder_cntrl/U1061/IN3           |   v   | u_adder_cntrl/n914            | OAI21   | 0.000 |  12.736 |   14.479 | 
     | u_adder_cntrl/U1061/OUT           |   ^   | u_adder_cntrl/n917            | OAI21   | 0.427 |  13.163 |   14.905 | 
     | u_adder_cntrl/U1062/IN3           |   ^   | u_adder_cntrl/n917            | AOI21   | 0.001 |  13.164 |   14.906 | 
     | u_adder_cntrl/U1062/OUT           |   v   | u_adder_cntrl/n918            | AOI21   | 0.582 |  13.746 |   15.489 | 
     | u_adder_cntrl/U1063/IN3           |   v   | u_adder_cntrl/n918            | OAI21   | 0.000 |  13.746 |   15.489 | 
     | u_adder_cntrl/U1063/OUT           |   ^   | u_adder_cntrl/n921            | OAI21   | 0.353 |  14.099 |   15.842 | 
     | u_adder_cntrl/U1064/IN3           |   ^   | u_adder_cntrl/n921            | AOI21   | 0.000 |  14.099 |   15.842 | 
     | u_adder_cntrl/U1064/OUT           |   v   | u_adder_cntrl/n922            | AOI21   | 0.534 |  14.633 |   16.375 | 
     | u_adder_cntrl/U1065/IN3           |   v   | u_adder_cntrl/n922            | OAI21   | 0.000 |  14.633 |   16.375 | 
     | u_adder_cntrl/U1065/OUT           |   ^   | u_adder_cntrl/n925            | OAI21   | 0.368 |  15.001 |   16.743 | 
     | u_adder_cntrl/U1066/IN3           |   ^   | u_adder_cntrl/n925            | AOI21   | 0.000 |  15.001 |   16.743 | 
     | u_adder_cntrl/U1066/OUT           |   v   | u_adder_cntrl/n926            | AOI21   | 0.526 |  15.527 |   17.269 | 
     | u_adder_cntrl/U1067/IN3           |   v   | u_adder_cntrl/n926            | OAI21   | 0.000 |  15.527 |   17.269 | 
     | u_adder_cntrl/U1067/OUT           |   ^   | u_adder_cntrl/n994            | OAI21   | 0.557 |  16.084 |   17.826 | 
     | u_adder_cntrl/U1092/IN2           |   ^   | u_adder_cntrl/n994            | NOR2X1  | 0.003 |  16.087 |   17.829 | 
     | u_adder_cntrl/U1092/OUT           |   v   | u_adder_cntrl/n1067           | NOR2X1  | 0.735 |  16.822 |   18.565 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN  |   v   | u_adder_cntrl/n1067           | BUF8X   | 0.000 |  16.822 |   18.565 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT |   v   | u_adder_cntrl/FE_OFN605_n1067 | BUF8X   | 0.630 |  17.452 |   19.195 | 
     | u_adder_cntrl/U446/IN2            |   v   | u_adder_cntrl/FE_OFN605_n1067 | NANDX2  | 0.003 |  17.455 |   19.198 | 
     | u_adder_cntrl/U446/OUT            |   ^   | u_adder_cntrl/n1047           | NANDX2  | 0.289 |  17.744 |   19.487 | 
     | u_adder_cntrl/U211/IN             |   ^   | u_adder_cntrl/n1047           | INVX1   | 0.000 |  17.745 |   19.487 | 
     | u_adder_cntrl/U211/OUT            |   v   | u_adder_cntrl/n1072           | INVX1   | 0.719 |  18.464 |   20.206 | 
     | u_adder_cntrl/U128/IN1            |   v   | u_adder_cntrl/n1072           | NOR2X1  | 0.000 |  18.464 |   20.206 | 
     | u_adder_cntrl/U128/OUT            |   ^   | u_adder_cntrl/n130            | NOR2X1  | 0.444 |  18.908 |   20.650 | 
     | u_adder_cntrl/U168/IN1            |   ^   | u_adder_cntrl/n130            | AOI22   | 0.000 |  18.908 |   20.651 | 
     | u_adder_cntrl/U168/OUT            |   v   | u_adder_cntrl/n170            | AOI22   | 0.643 |  19.551 |   21.293 | 
     | u_adder_cntrl/U171/IN1            |   v   | u_adder_cntrl/n170            | NAND2X1 | 0.001 |  19.552 |   21.294 | 
     | u_adder_cntrl/U171/OUT            |   ^   | u_adder_cntrl/n1132           | NAND2X1 | 0.769 |  20.320 |   22.063 | 
     | u_adder_cntrl/R_reg_reg/D         |   ^   | u_adder_cntrl/n1132           | DFFRX1  | 0.000 |  20.320 |   22.063 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -1.532 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -1.532 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -1.055 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -1.051 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -0.589 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -0.583 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -0.094 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -0.092 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |    0.391 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |    0.395 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |    0.951 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.004 |   2.698 |    0.955 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.772
- Setup                         0.679
+ Phase Shift                  20.000
= Required Time                22.093
- Arrival Time                 20.200
= Slack Time                    1.892
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.211 |    2.103 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.211 |    2.103 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.478 |   0.688 |    2.581 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.692 |    2.584 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.462 |   1.154 |    3.046 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.006 |   1.160 |    3.052 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.424 |   1.583 |    3.476 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.584 |    3.476 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.609 |   2.193 |    4.085 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.194 |    4.086 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.623 |   2.817 |    4.709 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.818 |    4.710 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.859 |   3.677 |    5.569 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.677 |    5.569 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.924 |   4.601 |    6.494 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.000 |   4.602 |    6.494 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.627 |   5.229 |    7.121 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.229 |    7.121 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.467 |   5.696 |    7.588 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.696 |    7.588 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.310 |   7.006 |    8.898 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.007 |    8.899 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.784 |   7.791 |    9.683 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.000 |   7.791 |    9.683 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.514 |   8.305 |   10.197 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.305 |   10.198 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.527 |   8.833 |   10.725 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.001 |   8.834 |   10.726 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.660 |   9.494 |   11.386 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.494 |   11.386 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.103 |   11.995 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.103 |   11.996 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.202 |  10.305 |   12.197 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.305 |   12.197 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.375 |  10.680 |   12.572 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.680 |   12.573 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.244 |  10.924 |   12.817 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.924 |   12.817 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.355 |  11.279 |   13.172 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.280 |   13.172 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.598 |  11.878 |   13.770 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.878 |   13.770 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.578 |  12.456 |   14.349 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.458 |   14.350 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.606 |  13.063 |   14.956 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.064 |   14.956 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.585 |  13.648 |   15.541 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.649 |   15.541 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.643 |  14.292 |   16.184 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.292 |   16.184 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.606 |  14.898 |   16.790 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.898 |   16.790 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.906 |  15.803 |   17.696 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.804 |   17.696 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.948 |  16.751 |   18.644 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.751 |   18.644 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.659 |  17.411 |   19.303 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.411 |   19.303 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.339 |  17.750 |   19.642 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.750 |   19.642 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.374 |  18.124 |   20.017 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.124 |   20.017 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.569 |  18.693 |   20.586 | 
     | u_mul_cntrl/U573/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.001 |  18.694 |   20.587 | 
     | u_mul_cntrl/U573/OUT                               |   ^   | u_mul_cntrl/n348                                | OAI21   | 0.410 |  19.104 |   20.997 | 
     | u_mul_cntrl/U574/IN1                               |   ^   | u_mul_cntrl/n348                                | AOI21   | 0.000 |  19.104 |   20.997 | 
     | u_mul_cntrl/U574/OUT                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.461 |  19.565 |   21.457 | 
     | u_mul_cntrl/U748/IN1                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.000 |  19.565 |   21.458 | 
     | u_mul_cntrl/U748/OUT                               |   ^   | u_mul_cntrl/n882                                | AOI21   | 0.635 |  20.200 |   22.092 | 
     | u_mul_cntrl/exc_reg_reg_0_/D                       |   ^   | u_mul_cntrl/n882                                | DFFRX1  | 0.000 |  20.200 |   22.093 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.210 |   -1.682 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.682 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.205 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.201 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -0.739 | 
     | CLK__L3_I3/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -0.733 | 
     | CLK__L3_I3/OUT                 |   ^   | CLK__L3_N3  | BUF8X  | 0.424 |   1.583 |   -0.310 | 
     | CLK__L4_I15/IN                 |   ^   | CLK__L3_N3  | BUF4X  | 0.000 |   1.583 |   -0.310 | 
     | CLK__L4_I15/OUT                |   ^   | CLK__L4_N15 | BUF4X  | 0.609 |   2.192 |    0.300 | 
     | CLK__L5_I53/IN                 |   ^   | CLK__L4_N15 | BUF8X  | 0.001 |   2.193 |    0.301 | 
     | CLK__L5_I53/OUT                |   ^   | CLK__L5_N53 | BUF8X  | 0.575 |   2.768 |    0.875 | 
     | u_mul_cntrl/exc_reg_reg_0_/CLK |   ^   | CLK__L5_N53 | DFFRX1 | 0.004 |   2.772 |    0.879 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Mantissa_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.771
- Setup                         0.659
+ Phase Shift                  20.000
= Required Time                22.112
- Arrival Time                 20.137
= Slack Time                    1.976
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.211 |    2.186 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                           | BUF8X   | 0.000 |   0.211 |    2.186 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                    | BUF8X   | 0.478 |   0.688 |    2.664 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                    | BUF8X   | 0.003 |   0.692 |    2.667 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                    | BUF8X   | 0.462 |   1.154 |    3.130 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                    | BUF8X   | 0.005 |   1.160 |    3.135 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                    | BUF8X   | 0.490 |   1.649 |    3.625 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                    | BUF8X   | 0.001 |   1.650 |    3.626 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                    | BUF8X   | 0.483 |   2.134 |    4.109 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                    | BUF8X   | 0.004 |   2.138 |    4.114 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                    | BUF8X   | 0.614 |   2.752 |    4.728 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                    | DFFRX1  | 0.007 |   2.759 |    4.734 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.497 |   4.256 |    6.231 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   4.256 |    6.231 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.781 |   5.037 |    7.013 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   5.037 |    7.013 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.305 |   5.342 |    7.318 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   5.342 |    7.318 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.408 |   5.750 |    7.726 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   5.751 |    7.727 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.266 |   6.017 |    7.993 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   6.017 |    7.993 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.417 |   6.435 |    8.410 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.000 |   6.435 |    8.411 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.320 |   6.755 |    8.730 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   6.755 |    8.730 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.351 |   7.106 |    9.082 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   7.107 |    9.082 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.329 |   7.436 |    9.412 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   7.436 |    9.412 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   7.792 |    9.767 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   7.792 |    9.767 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.223 |   8.015 |    9.990 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   8.015 |    9.990 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.375 |   8.389 |   10.365 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   8.390 |   10.365 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.293 |   8.683 |   10.659 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   8.683 |   10.659 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.386 |   9.069 |   11.045 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.000 |   9.069 |   11.045 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.338 |   9.408 |   11.383 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   9.408 |   11.384 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.243 |   9.651 |   11.627 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   9.651 |   11.627 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.303 |   9.954 |   11.930 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   9.954 |   11.930 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.536 |  10.490 |   12.466 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.000 |  10.491 |   12.466 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.398 |  10.888 |   12.864 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |  10.889 |   12.864 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.407 |  11.295 |   13.271 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |  11.296 |   13.271 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.389 |  11.685 |   13.660 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313            | NAND3X1 | 0.000 |  11.685 |   13.661 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0      | NAND3X1 | 0.583 |  12.268 |   14.244 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0      | INVX4   | 0.000 |  12.269 |   14.244 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334            | INVX4   | 0.512 |  12.781 |   14.757 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334            | NANDX2  | 0.000 |  12.781 |   14.757 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636            | NANDX2  | 0.559 |  13.340 |   15.316 | 
     | u_adder_cntrl/FE_OCPC773_n636/IN            |   ^   | u_adder_cntrl/n636            | BUF4X   | 0.000 |  13.341 |   15.316 | 
     | u_adder_cntrl/FE_OCPC773_n636/OUT           |   ^   | u_adder_cntrl/FE_OCPN773_n636 | BUF4X   | 0.689 |  14.030 |   16.006 | 
     | u_adder_cntrl/U661/IN3                      |   ^   | u_adder_cntrl/FE_OCPN773_n636 | NAND3X1 | 0.000 |  14.031 |   16.006 | 
     | u_adder_cntrl/U661/OUT                      |   v   | u_adder_cntrl/n315            | NAND3X1 | 0.300 |  14.330 |   16.306 | 
     | u_adder_cntrl/U201/IN                       |   v   | u_adder_cntrl/n315            | INVX1   | 0.000 |  14.331 |   16.306 | 
     | u_adder_cntrl/U201/OUT                      |   ^   | u_adder_cntrl/n316            | INVX1   | 0.445 |  14.775 |   16.751 | 
     | u_adder_cntrl/U504/IN2                      |   ^   | u_adder_cntrl/n316            | NANDX2  | 0.000 |  14.776 |   16.751 | 
     | u_adder_cntrl/U504/OUT                      |   v   | u_adder_cntrl/n365            | NANDX2  | 0.421 |  15.197 |   17.172 | 
     | u_adder_cntrl/U666/IN                       |   v   | u_adder_cntrl/n365            | INVX4   | 0.000 |  15.197 |   17.172 | 
     | u_adder_cntrl/U666/OUT                      |   ^   | u_adder_cntrl/n727            | INVX4   | 0.433 |  15.629 |   17.605 | 
     | u_adder_cntrl/U500/IN2                      |   ^   | u_adder_cntrl/n727            | NANDX2  | 0.001 |  15.630 |   17.606 | 
     | u_adder_cntrl/U500/OUT                      |   v   | u_adder_cntrl/n473            | NANDX2  | 0.444 |  16.074 |   18.050 | 
     | u_adder_cntrl/U667/IN                       |   v   | u_adder_cntrl/n473            | INVX4   | 0.001 |  16.075 |   18.050 | 
     | u_adder_cntrl/U667/OUT                      |   ^   | u_adder_cntrl/n751            | INVX4   | 0.598 |  16.672 |   18.648 | 
     | u_adder_cntrl/U842/IN1                      |   ^   | u_adder_cntrl/n751            | AOI22   | 0.003 |  16.675 |   18.651 | 
     | u_adder_cntrl/U842/OUT                      |   v   | u_adder_cntrl/n1083           | AOI22   | 0.599 |  17.274 |   19.250 | 
     | u_adder_cntrl/U474/IN1                      |   v   | u_adder_cntrl/n1083           | NANDX2  | 0.000 |  17.274 |   19.250 | 
     | u_adder_cntrl/U474/OUT                      |   ^   | u_adder_cntrl/n1084           | NANDX2  | 0.444 |  17.718 |   19.693 | 
     | u_adder_cntrl/U24/IN                        |   ^   | u_adder_cntrl/n1084           | INVX1   | 0.000 |  17.718 |   19.694 | 
     | u_adder_cntrl/U24/OUT                       |   v   | u_adder_cntrl/n17             | INVX1   | 0.438 |  18.156 |   20.131 | 
     | u_adder_cntrl/U33/IN2                       |   v   | u_adder_cntrl/n17             | OAI21   | 0.000 |  18.156 |   20.131 | 
     | u_adder_cntrl/U33/OUT                       |   ^   | u_adder_cntrl/n26             | OAI21   | 0.412 |  18.568 |   20.544 | 
     | u_adder_cntrl/U34/IN3                       |   ^   | u_adder_cntrl/n26             | AOI21   | 0.000 |  18.568 |   20.544 | 
     | u_adder_cntrl/U34/OUT                       |   v   | u_adder_cntrl/n27             | AOI21   | 0.815 |  19.384 |   21.359 | 
     | u_adder_cntrl/U36/IN2                       |   v   | u_adder_cntrl/n27             | OAI21   | 0.000 |  19.384 |   21.359 | 
     | u_adder_cntrl/U36/OUT                       |   ^   | u_adder_cntrl/n1129           | OAI21   | 0.753 |  20.136 |   22.112 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/D   |   ^   | u_adder_cntrl/n1129           | DFFRX1  | 0.000 |  20.137 |   22.112 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.210 |   -1.765 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -1.765 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -1.288 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -1.284 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -0.822 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -0.817 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -0.327 | 
     | CLK__L4_I2/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -0.326 | 
     | CLK__L4_I2/OUT                              |   ^   | CLK__L4_N2 | BUF8X  | 0.528 |   2.178 |    0.202 | 
     | CLK__L5_I2/IN                               |   ^   | CLK__L4_N2 | BUF8X  | 0.010 |   2.188 |    0.212 | 
     | CLK__L5_I2/OUT                              |   ^   | CLK__L5_N2 | BUF8X  | 0.575 |   2.763 |    0.787 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N2 | DFFRX1 | 0.008 |   2.771 |    0.795 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.694
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                22.345
- Arrival Time                 20.262
= Slack Time                    2.083
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.211 |    2.294 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.211 |    2.294 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.478 |   0.688 |    2.772 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.692 |    2.775 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.462 |   1.154 |    3.237 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.006 |   1.160 |    3.243 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                   | BUF8X   | 0.424 |   1.583 |    3.667 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                   | BUF4X   | 0.000 |   1.583 |    3.667 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                  | BUF4X   | 0.609 |   2.193 |    4.276 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                  | BUF8X   | 0.002 |   2.194 |    4.278 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                  | BUF8X   | 0.652 |   2.846 |    4.930 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                  | DFFRX1  | 0.004 |   2.850 |    4.934 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]            | DFFRX1  | 1.384 |   4.235 |    6.318 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]            | INVX4   | 0.000 |   4.235 |    6.318 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX4   | 0.549 |   4.783 |    6.867 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX8   | 0.000 |   4.783 |    6.867 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX8   | 0.808 |   5.591 |    7.674 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX4   | 0.007 |   5.598 |    7.681 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935           | INVX4   | 0.499 |   6.097 |    8.180 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935           | NOR2X1  | 0.000 |   6.097 |    8.180 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773           | NOR2X1  | 0.805 |   6.902 |    8.985 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773           | OAI21   | 0.000 |   6.902 |    8.985 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762           | OAI21   | 0.705 |   7.607 |    9.690 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762           | INVX4   | 0.000 |   7.607 |    9.690 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX4   | 0.357 |   7.964 |   10.047 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX8   | 0.000 |   7.964 |   10.047 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762 | INVX8   | 0.611 |   8.574 |   10.658 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762 | AOI22   | 0.001 |   8.576 |   10.659 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839           | AOI22   | 0.562 |   9.138 |   11.221 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839           | INVX4   | 0.000 |   9.138 |   11.221 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX4   | 0.413 |   9.550 |   11.634 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX8   | 0.000 |   9.550 |   11.634 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839 | INVX8   | 0.679 |  10.230 |   12.313 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839 | OAI21   | 0.003 |  10.232 |   12.316 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916           | OAI21   | 0.803 |  11.035 |   13.118 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916           | AOI22   | 0.000 |  11.035 |   13.119 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.597 |  11.632 |   13.716 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.000 |  11.633 |   13.716 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.766 |  12.399 |   14.482 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.000 |  12.399 |   14.482 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.993 |  13.392 |   15.475 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.000 |  13.392 |   15.475 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844           | AOI22   | 1.075 |  14.466 |   16.550 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844           | INVX1   | 0.002 |  14.468 |   16.552 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529           | INVX1   | 0.756 |  15.224 |   17.307 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529           | NANDX2  | 0.000 |  15.224 |   17.307 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073          | NANDX2  | 0.864 |  16.088 |   18.171 | 
     | u_adder_cntrl/U365/IN                   |   ^   | u_adder_cntrl/n1073          | INVX8   | 0.001 |  16.089 |   18.173 | 
     | u_adder_cntrl/U365/OUT                  |   v   | u_adder_cntrl/n746           | INVX8   | 0.883 |  16.973 |   19.056 | 
     | u_adder_cntrl/U219/IN1                  |   v   | u_adder_cntrl/n746           | NAND2X1 | 0.007 |  16.979 |   19.063 | 
     | u_adder_cntrl/U219/OUT                  |   ^   | u_adder_cntrl/n1014          | NAND2X1 | 0.966 |  17.945 |   20.028 | 
     | u_adder_cntrl/U1137/IN2                 |   ^   | u_adder_cntrl/n1014          | NOR2X1  | 0.000 |  17.945 |   20.028 | 
     | u_adder_cntrl/U1137/OUT                 |   v   | u_adder_cntrl/n1038          | NOR2X1  | 1.079 |  19.024 |   21.107 | 
     | u_adder_cntrl/U1149/IN3                 |   v   | u_adder_cntrl/n1038          | AOI22   | 0.000 |  19.024 |   21.107 | 
     | u_adder_cntrl/U1149/OUT                 |   ^   | u_adder_cntrl/n1041          | AOI22   | 0.725 |  19.749 |   21.833 | 
     | u_adder_cntrl/U208/IN2                  |   ^   | u_adder_cntrl/n1041          | NAND2X1 | 0.000 |  19.750 |   21.833 | 
     | u_adder_cntrl/U208/OUT                  |   v   | u_adder_cntrl/n1137          | NAND2X1 | 0.512 |  20.262 |   22.345 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1137          | DFFRX1  | 0.000 |  20.262 |   22.345 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |   -1.873 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -1.873 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -1.396 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -1.392 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -0.930 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -0.924 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -0.435 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -0.433 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |    0.050 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |    0.054 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |    0.610 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.000 |   2.694 |    0.610 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_adder_24b_Z_reg_7_/CLK 
Endpoint:   u_adder_24b_Z_reg_7_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.720
- Setup                         0.659
+ Phase Shift                  20.000
= Required Time                22.061
- Arrival Time                 19.899
= Slack Time                    2.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.211 |    2.372 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.211 |    2.372 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.478 |   0.688 |    2.850 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.692 |    2.853 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.462 |   1.154 |    3.315 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.156 |    3.317 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.450 |   1.606 |    3.767 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.608 |    3.770 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.523 |   2.132 |    4.293 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.141 |    4.302 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.674 |   2.815 |    4.976 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.826 |    4.988 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.455 |   4.282 |    6.443 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.001 |   4.282 |    6.443 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.789 |   5.072 |    7.233 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.072 |    7.233 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.599 |   5.671 |    7.832 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.671 |    7.832 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.757 |   6.428 |    8.589 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.003 |   6.430 |    8.592 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.493 |   6.924 |    9.085 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   6.924 |    9.085 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.343 |   7.267 |    9.428 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.000 |   7.267 |    9.428 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.861 |   10.022 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.001 |   7.862 |   10.023 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.688 |   8.550 |   10.711 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.550 |   10.711 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.599 |   9.148 |   11.310 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.150 |   11.311 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.141 |  10.291 |   12.452 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.000 |  10.291 |   12.452 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.461 |  11.752 |   13.913 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.752 |   13.914 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.402 |  13.155 |   15.316 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.155 |   15.316 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.935 |  14.090 |   16.251 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.090 |   16.251 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.572 |  14.662 |   16.823 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.663 |   16.824 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.311 |  15.974 |   18.135 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  15.975 |   18.136 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.557 |  17.532 |   19.694 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.533 |   19.694 | 
     | add_x_176_U3/SUM                   |   ^   | u_adder_24b_N129          | FULLADD | 1.314 |  18.847 |   21.008 | 
     | U2187/IN4                          |   ^   | u_adder_24b_N129          | AOI22   | 0.000 |  18.847 |   21.008 | 
     | U2187/OUT                          |   v   | n2089                     | AOI22   | 0.373 |  19.220 |   21.381 | 
     | U2188/IN                           |   v   | n2089                     | INVX1   | 0.000 |  19.220 |   21.381 | 
     | U2188/OUT                          |   ^   | n599                      | INVX1   | 0.679 |  19.899 |   22.060 | 
     | u_adder_24b_Z_reg_7_/D             |   ^   | n599                      | DFFRX1  | 0.000 |  19.899 |   22.061 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.210 |   -1.951 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -1.951 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.473 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.470 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -1.008 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -1.006 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -0.555 | 
     | CLK__L4_I12/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -0.553 | 
     | CLK__L4_I12/OUT          |   ^   | CLK__L4_N12 | BUF8X  | 0.523 |   2.131 |   -0.030 | 
     | CLK__L5_I35/IN           |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.138 |   -0.023 | 
     | CLK__L5_I35/OUT          |   ^   | CLK__L5_N35 | BUF8X  | 0.581 |   2.719 |    0.558 | 
     | u_adder_24b_Z_reg_7_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.001 |   2.720 |    0.559 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_adder_cntrl/Final_Mantissa_reg_reg_9_/CLK 
Endpoint:   u_adder_cntrl/Final_Mantissa_reg_reg_9_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.769
- Setup                         0.674
+ Phase Shift                  20.000
= Required Time                22.095
- Arrival Time                 19.884
= Slack Time                    2.211
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.211 |    2.421 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                           | BUF8X   | 0.000 |   0.211 |    2.421 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                    | BUF8X   | 0.478 |   0.688 |    2.899 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                    | BUF8X   | 0.003 |   0.692 |    2.902 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                    | BUF8X   | 0.462 |   1.154 |    3.365 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                    | BUF8X   | 0.005 |   1.160 |    3.370 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                    | BUF8X   | 0.490 |   1.649 |    3.860 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                    | BUF8X   | 0.001 |   1.650 |    3.861 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                    | BUF8X   | 0.483 |   2.134 |    4.344 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                    | BUF8X   | 0.004 |   2.138 |    4.349 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                    | BUF8X   | 0.614 |   2.752 |    4.963 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                    | DFFRX1  | 0.007 |   2.759 |    4.969 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.497 |   4.256 |    6.466 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   4.256 |    6.466 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.781 |   5.037 |    7.248 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   5.037 |    7.248 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.305 |   5.342 |    7.553 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   5.342 |    7.553 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.408 |   5.750 |    7.961 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   5.751 |    7.962 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.266 |   6.017 |    8.228 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   6.017 |    8.228 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.417 |   6.435 |    8.645 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.000 |   6.435 |    8.646 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.320 |   6.755 |    8.965 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   6.755 |    8.965 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.351 |   7.106 |    9.317 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   7.107 |    9.317 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.329 |   7.436 |    9.647 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   7.436 |    9.647 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.356 |   7.792 |   10.002 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   7.792 |   10.002 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.223 |   8.015 |   10.225 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   8.015 |   10.225 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.375 |   8.390 |   10.600 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   8.390 |   10.600 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.293 |   8.683 |   10.894 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   8.683 |   10.894 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.386 |   9.069 |   11.280 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.000 |   9.070 |   11.280 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.338 |   9.408 |   11.618 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   9.408 |   11.619 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.243 |   9.651 |   11.862 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   9.651 |   11.862 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.303 |   9.954 |   12.165 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   9.954 |   12.165 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.536 |  10.490 |   12.701 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.000 |  10.491 |   12.701 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.398 |  10.889 |   13.099 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |  10.889 |   13.099 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.407 |  11.295 |   13.506 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |  11.296 |   13.506 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.389 |  11.685 |   13.895 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313            | NAND3X1 | 0.000 |  11.685 |   13.896 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0      | NAND3X1 | 0.583 |  12.269 |   14.479 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0      | INVX4   | 0.000 |  12.269 |   14.479 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334            | INVX4   | 0.512 |  12.781 |   14.992 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334            | NANDX2  | 0.000 |  12.781 |   14.992 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636            | NANDX2  | 0.559 |  13.341 |   15.551 | 
     | u_adder_cntrl/FE_OCPC773_n636/IN            |   ^   | u_adder_cntrl/n636            | BUF4X   | 0.000 |  13.341 |   15.551 | 
     | u_adder_cntrl/FE_OCPC773_n636/OUT           |   ^   | u_adder_cntrl/FE_OCPN773_n636 | BUF4X   | 0.689 |  14.030 |   16.241 | 
     | u_adder_cntrl/U661/IN3                      |   ^   | u_adder_cntrl/FE_OCPN773_n636 | NAND3X1 | 0.000 |  14.031 |   16.241 | 
     | u_adder_cntrl/U661/OUT                      |   v   | u_adder_cntrl/n315            | NAND3X1 | 0.300 |  14.330 |   16.541 | 
     | u_adder_cntrl/U201/IN                       |   v   | u_adder_cntrl/n315            | INVX1   | 0.000 |  14.331 |   16.541 | 
     | u_adder_cntrl/U201/OUT                      |   ^   | u_adder_cntrl/n316            | INVX1   | 0.445 |  14.775 |   16.986 | 
     | u_adder_cntrl/U504/IN2                      |   ^   | u_adder_cntrl/n316            | NANDX2  | 0.000 |  14.776 |   16.986 | 
     | u_adder_cntrl/U504/OUT                      |   v   | u_adder_cntrl/n365            | NANDX2  | 0.421 |  15.197 |   17.407 | 
     | u_adder_cntrl/U666/IN                       |   v   | u_adder_cntrl/n365            | INVX4   | 0.000 |  15.197 |   17.407 | 
     | u_adder_cntrl/U666/OUT                      |   ^   | u_adder_cntrl/n727            | INVX4   | 0.433 |  15.629 |   17.840 | 
     | u_adder_cntrl/U500/IN2                      |   ^   | u_adder_cntrl/n727            | NANDX2  | 0.001 |  15.630 |   17.841 | 
     | u_adder_cntrl/U500/OUT                      |   v   | u_adder_cntrl/n473            | NANDX2  | 0.444 |  16.074 |   18.285 | 
     | u_adder_cntrl/U667/IN                       |   v   | u_adder_cntrl/n473            | INVX4   | 0.001 |  16.075 |   18.285 | 
     | u_adder_cntrl/U667/OUT                      |   ^   | u_adder_cntrl/n751            | INVX4   | 0.598 |  16.672 |   18.883 | 
     | u_adder_cntrl/U842/IN1                      |   ^   | u_adder_cntrl/n751            | AOI22   | 0.003 |  16.675 |   18.886 | 
     | u_adder_cntrl/U842/OUT                      |   v   | u_adder_cntrl/n1083           | AOI22   | 0.599 |  17.274 |   19.485 | 
     | u_adder_cntrl/U474/IN1                      |   v   | u_adder_cntrl/n1083           | NANDX2  | 0.000 |  17.274 |   19.485 | 
     | u_adder_cntrl/U474/OUT                      |   ^   | u_adder_cntrl/n1084           | NANDX2  | 0.444 |  17.718 |   19.928 | 
     | u_adder_cntrl/U119/IN1                      |   ^   | u_adder_cntrl/n1084           | NAND2X1 | 0.000 |  17.718 |   19.928 | 
     | u_adder_cntrl/U119/OUT                      |   v   | u_adder_cntrl/n117            | NAND2X1 | 0.278 |  17.996 |   20.206 | 
     | u_adder_cntrl/U120/IN3                      |   v   | u_adder_cntrl/n117            | NAND3X1 | 0.000 |  17.996 |   20.206 | 
     | u_adder_cntrl/U120/OUT                      |   ^   | u_adder_cntrl/n122            | NAND3X1 | 0.414 |  18.410 |   20.621 | 
     | u_adder_cntrl/U122/IN1                      |   ^   | u_adder_cntrl/n122            | NOR2X1  | 0.000 |  18.410 |   20.621 | 
     | u_adder_cntrl/U122/OUT                      |   v   | u_adder_cntrl/n124            | NOR2X1  | 0.769 |  19.179 |   21.390 | 
     | u_adder_cntrl/U127/IN2                      |   v   | u_adder_cntrl/n124            | OAI21   | 0.000 |  19.180 |   21.390 | 
     | u_adder_cntrl/U127/OUT                      |   ^   | u_adder_cntrl/n1125           | OAI21   | 0.704 |  19.883 |   22.094 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_9_/D   |   ^   | u_adder_cntrl/n1125           | DFFRX1  | 0.000 |  19.884 |   22.095 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.210 |   -2.000 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -2.000 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -1.523 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -1.519 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -1.057 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -1.052 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -0.562 | 
     | CLK__L4_I2/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -0.561 | 
     | CLK__L4_I2/OUT                              |   ^   | CLK__L4_N2 | BUF8X  | 0.528 |   2.178 |   -0.033 | 
     | CLK__L5_I2/IN                               |   ^   | CLK__L4_N2 | BUF8X  | 0.010 |   2.188 |   -0.023 | 
     | CLK__L5_I2/OUT                              |   ^   | CLK__L5_N2 | BUF8X  | 0.575 |   2.763 |    0.552 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_9_/CLK |   ^   | CLK__L5_N2 | DFFRX1 | 0.006 |   2.769 |    0.558 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.289
+ Phase Shift                  20.000
= Required Time                22.400
- Arrival Time                 20.182
= Slack Time                    2.219
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.211 |    2.430 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.211 |    2.430 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.478 |   0.688 |    2.907 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.692 |    2.911 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.462 |   1.154 |    3.373 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.006 |   1.160 |    3.379 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                   | BUF8X   | 0.424 |   1.583 |    3.802 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                   | BUF4X   | 0.000 |   1.583 |    3.802 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                  | BUF4X   | 0.609 |   2.193 |    4.412 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                  | BUF8X   | 0.002 |   2.194 |    4.413 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                  | BUF8X   | 0.652 |   2.846 |    5.065 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                  | DFFRX1  | 0.004 |   2.850 |    5.069 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]            | DFFRX1  | 1.384 |   4.235 |    6.454 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]            | INVX4   | 0.000 |   4.235 |    6.454 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX4   | 0.549 |   4.783 |    7.002 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX8   | 0.000 |   4.783 |    7.002 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX8   | 0.808 |   5.591 |    7.810 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX4   | 0.007 |   5.598 |    7.817 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935           | INVX4   | 0.499 |   6.097 |    8.316 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935           | NOR2X1  | 0.000 |   6.097 |    8.316 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773           | NOR2X1  | 0.805 |   6.902 |    9.121 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773           | OAI21   | 0.000 |   6.902 |    9.121 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762           | OAI21   | 0.705 |   7.607 |    9.826 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762           | INVX4   | 0.000 |   7.607 |    9.826 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX4   | 0.357 |   7.964 |   10.183 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX8   | 0.000 |   7.964 |   10.183 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762 | INVX8   | 0.611 |   8.574 |   10.793 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762 | AOI22   | 0.001 |   8.576 |   10.795 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839           | AOI22   | 0.562 |   9.138 |   11.357 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839           | INVX4   | 0.000 |   9.138 |   11.357 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX4   | 0.413 |   9.550 |   11.769 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX8   | 0.000 |   9.550 |   11.769 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839 | INVX8   | 0.679 |  10.230 |   12.448 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839 | OAI21   | 0.003 |  10.232 |   12.451 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916           | OAI21   | 0.803 |  11.035 |   13.254 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916           | AOI22   | 0.000 |  11.035 |   13.254 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.597 |  11.632 |   13.851 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.000 |  11.633 |   13.851 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.766 |  12.399 |   14.618 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.000 |  12.399 |   14.618 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.993 |  13.392 |   15.611 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.000 |  13.392 |   15.611 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844           | AOI22   | 1.075 |  14.466 |   16.685 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844           | INVX1   | 0.002 |  14.468 |   16.687 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529           | INVX1   | 0.756 |  15.224 |   17.443 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529           | NANDX2  | 0.000 |  15.224 |   17.443 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073          | NANDX2  | 0.864 |  16.088 |   18.307 | 
     | u_adder_cntrl/U365/IN                   |   ^   | u_adder_cntrl/n1073          | INVX8   | 0.001 |  16.089 |   18.308 | 
     | u_adder_cntrl/U365/OUT                  |   v   | u_adder_cntrl/n746           | INVX8   | 0.883 |  16.973 |   19.192 | 
     | u_adder_cntrl/U219/IN1                  |   v   | u_adder_cntrl/n746           | NAND2X1 | 0.007 |  16.979 |   19.198 | 
     | u_adder_cntrl/U219/OUT                  |   ^   | u_adder_cntrl/n1014          | NAND2X1 | 0.966 |  17.945 |   20.164 | 
     | u_adder_cntrl/U1137/IN2                 |   ^   | u_adder_cntrl/n1014          | NOR2X1  | 0.000 |  17.945 |   20.164 | 
     | u_adder_cntrl/U1137/OUT                 |   v   | u_adder_cntrl/n1038          | NOR2X1  | 1.079 |  19.024 |   21.243 | 
     | u_adder_cntrl/U1147/IN3                 |   v   | u_adder_cntrl/n1038          | AOI22   | 0.000 |  19.024 |   21.243 | 
     | u_adder_cntrl/U1147/OUT                 |   ^   | u_adder_cntrl/n1033          | AOI22   | 0.744 |  19.768 |   21.987 | 
     | u_adder_cntrl/U424/IN2                  |   ^   | u_adder_cntrl/n1033          | NANDX2  | 0.000 |  19.768 |   21.987 | 
     | u_adder_cntrl/U424/OUT                  |   v   | u_adder_cntrl/n1138          | NANDX2  | 0.413 |  20.181 |   22.400 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1138          | DFFRX1  | 0.000 |  20.182 |   22.400 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -2.009 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -2.009 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.531 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.528 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -1.065 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -1.060 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -0.570 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -0.569 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -0.085 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -0.080 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    0.467 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.689 |    0.471 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.746
+ Phase Shift                  20.000
= Required Time                22.015
- Arrival Time                 19.768
= Slack Time                    2.247
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.211 |    2.458 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.211 |    2.458 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.478 |   0.688 |    2.935 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.692 |    2.939 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.462 |   1.154 |    3.401 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.160 |    3.407 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.490 |   1.649 |    3.896 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.651 |    3.897 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.483 |   2.134 |    4.381 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.138 |    4.385 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.614 |   2.752 |    4.999 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.007 |   2.759 |    5.006 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.497 |   4.256 |    6.503 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.256 |    6.503 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.781 |   5.037 |    7.284 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.037 |    7.284 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.305 |   5.342 |    7.589 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.342 |    7.589 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.408 |   5.750 |    7.997 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.751 |    7.998 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.266 |   6.017 |    8.264 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.017 |    8.264 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.417 |   6.435 |    8.682 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.000 |   6.435 |    8.682 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.320 |   6.755 |    9.002 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.755 |    9.002 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.351 |   7.106 |    9.353 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.107 |    9.354 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.329 |   7.436 |    9.683 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.436 |    9.683 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.356 |   7.792 |   10.039 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.792 |   10.039 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   8.015 |   10.262 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   8.015 |   10.262 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.375 |   8.390 |   10.636 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.390 |   10.637 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.293 |   8.683 |   10.930 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.683 |   10.930 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.386 |   9.069 |   11.316 | 
     | u_adder_cntrl/U653/S                        |   ^   | u_adder_cntrl/FE_RN_4                 | MUX2X1  | 0.000 |   9.070 |   11.316 | 
     | u_adder_cntrl/U653/OUT                      |   v   | u_adder_cntrl/n302                    | MUX2X1  | 0.900 |   9.970 |   12.217 | 
     | u_adder_cntrl/U555/IN2                      |   v   | u_adder_cntrl/n302                    | NANDX2  | 0.000 |   9.970 |   12.217 | 
     | u_adder_cntrl/U555/OUT                      |   ^   | u_adder_cntrl/n598                    | NANDX2  | 0.973 |  10.943 |   13.190 | 
     | u_adder_cntrl/FE_RC_116_0/IN3               |   ^   | u_adder_cntrl/n598                    | NAND3X1 | 0.001 |  10.944 |   13.191 | 
     | u_adder_cntrl/FE_RC_116_0/OUT               |   v   | u_adder_cntrl/FE_RN_84_0              | NAND3X1 | 0.536 |  11.480 |   13.727 | 
     | u_adder_cntrl/FE_RC_115_0/IN                |   v   | u_adder_cntrl/FE_RN_84_0              | INVX4   | 0.000 |  11.480 |   13.727 | 
     | u_adder_cntrl/FE_RC_115_0/OUT               |   ^   | u_adder_cntrl/FE_RN_83_0              | INVX4   | 0.312 |  11.792 |   14.039 | 
     | u_adder_cntrl/FE_RC_114_0/IN3               |   ^   | u_adder_cntrl/FE_RN_83_0              | NAND3X1 | 0.000 |  11.792 |   14.039 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   v   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.340 |  12.132 |   14.379 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   v   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.132 |   14.379 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   ^   | u_adder_cntrl/n334                    | INVX4   | 0.437 |  12.570 |   14.816 | 
     | u_adder_cntrl/U537/IN2                      |   ^   | u_adder_cntrl/n334                    | NANDX2  | 0.000 |  12.570 |   14.817 | 
     | u_adder_cntrl/U537/OUT                      |   v   | u_adder_cntrl/n572                    | NANDX2  | 0.442 |  13.011 |   15.258 | 
     | u_adder_cntrl/U399/IN                       |   v   | u_adder_cntrl/n572                    | INVX4   | 0.000 |  13.011 |   15.258 | 
     | u_adder_cntrl/U399/OUT                      |   ^   | u_adder_cntrl/n637                    | INVX4   | 0.320 |  13.332 |   15.579 | 
     | u_adder_cntrl/U378/IN2                      |   ^   | u_adder_cntrl/n637                    | NANDX2  | 0.000 |  13.332 |   15.579 | 
     | u_adder_cntrl/U378/OUT                      |   v   | u_adder_cntrl/n245                    | NANDX2  | 0.204 |  13.536 |   15.783 | 
     | u_adder_cntrl/U536/IN2                      |   v   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.536 |   15.783 | 
     | u_adder_cntrl/U536/OUT                      |   ^   | u_adder_cntrl/n675                    | NANDX2  | 0.422 |  13.958 |   16.205 | 
     | u_adder_cntrl/U535/IN2                      |   ^   | u_adder_cntrl/n675                    | NANDX2  | 0.000 |  13.959 |   16.206 | 
     | u_adder_cntrl/U535/OUT                      |   v   | u_adder_cntrl/n601                    | NANDX2  | 0.487 |  14.446 |   16.693 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   v   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.448 |   16.695 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   ^   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.425 |  14.873 |   17.120 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   ^   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  14.873 |   17.120 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   v   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.484 |  15.357 |   17.604 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   v   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.357 |   17.604 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   ^   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.502 |  15.859 |   18.106 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   ^   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.859 |   18.106 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.665 |  16.524 |   18.771 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.524 |   18.771 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   ^   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.405 |  16.929 |   19.176 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   ^   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.931 |   19.177 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   v   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.267 |  17.197 |   19.444 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   v   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.197 |   19.444 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   ^   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.242 |  17.440 |   19.687 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   ^   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.440 |   19.687 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.282 |  17.722 |   19.969 | 
     | u_adder_cntrl/FE_OCPC865_n187/IN            |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | BUF4X   | 0.000 |  17.722 |   19.969 | 
     | u_adder_cntrl/FE_OCPC865_n187/OUT           |   v   | u_adder_cntrl/FE_OCPN865_n187         | BUF4X   | 0.453 |  18.175 |   20.422 | 
     | u_adder_cntrl/FE_RC_42_0/IN                 |   v   | u_adder_cntrl/FE_OCPN865_n187         | INVX4   | 0.000 |  18.176 |   20.423 | 
     | u_adder_cntrl/FE_RC_42_0/OUT                |   ^   | u_adder_cntrl/FE_RN_30_0              | INVX4   | 0.166 |  18.342 |   20.589 | 
     | u_adder_cntrl/FE_RC_41_0/IN2                |   ^   | u_adder_cntrl/FE_RN_30_0              | NANDX2  | 0.000 |  18.342 |   20.589 | 
     | u_adder_cntrl/FE_RC_41_0/OUT                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.150 |  18.493 |   20.740 | 
     | u_adder_cntrl/FE_RC_37_0/IN1                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.000 |  18.493 |   20.740 | 
     | u_adder_cntrl/FE_RC_37_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.364 |  18.857 |   21.104 | 
     | u_adder_cntrl/U189/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.001 |  18.858 |   21.105 | 
     | u_adder_cntrl/U189/OUT                      |   v   | u_adder_cntrl/n540                    | NANDX2  | 0.274 |  19.133 |   21.379 | 
     | u_adder_cntrl/U783/IN3                      |   v   | u_adder_cntrl/n540                    | NAND3X1 | 0.000 |  19.133 |   21.380 | 
     | u_adder_cntrl/U783/OUT                      |   ^   | u_adder_cntrl/n1158                   | NAND3X1 | 0.635 |  19.768 |   22.015 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/D   |   ^   | u_adder_cntrl/n1158                   | DFFRX1  | 0.000 |  19.768 |   22.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -2.037 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -2.037 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.559 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.556 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -1.093 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -1.088 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -0.652 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -0.651 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |   -0.126 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |   -0.113 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |    0.511 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |    0.514 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.426
+ Phase Shift                  20.000
= Required Time                22.261
- Arrival Time                 19.991
= Slack Time                    2.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                           |        |       |   0.211 |    2.480 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                           | BUF8X  | 0.000 |   0.211 |    2.480 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                    | BUF8X  | 0.478 |   0.688 |    2.958 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                    | BUF8X  | 0.003 |   0.692 |    2.961 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                    | BUF8X  | 0.462 |   1.154 |    3.424 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                    | BUF8X  | 0.006 |   1.160 |    3.429 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                    | BUF8X  | 0.424 |   1.583 |    3.853 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                    | BUF4X  | 0.000 |   1.583 |    3.853 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                   | BUF4X  | 0.609 |   2.193 |    4.462 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                   | BUF8X  | 0.002 |   2.194 |    4.464 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                   | BUF8X  | 0.652 |   2.846 |    5.116 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                   | DFFRX1 | 0.004 |   2.850 |    5.120 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]             | DFFRX1 | 1.384 |   4.235 |    6.504 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]             | INVX4  | 0.000 |   4.235 |    6.504 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX4  | 0.549 |   4.783 |    7.053 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX8  | 0.000 |   4.783 |    7.053 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX8  | 0.808 |   5.591 |    7.860 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX4  | 0.007 |   5.598 |    7.868 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935            | INVX4  | 0.499 |   6.097 |    8.366 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935            | NOR2X1 | 0.000 |   6.097 |    8.367 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773            | NOR2X1 | 0.805 |   6.902 |    9.171 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773            | OAI21  | 0.000 |   6.902 |    9.172 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762            | OAI21  | 0.705 |   7.607 |    9.876 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762            | INVX4  | 0.000 |   7.607 |    9.876 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX4  | 0.357 |   7.964 |   10.233 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX8  | 0.000 |   7.964 |   10.233 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762  | INVX8  | 0.611 |   8.574 |   10.844 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762  | AOI22  | 0.001 |   8.576 |   10.845 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839            | AOI22  | 0.562 |   9.138 |   11.407 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839            | INVX4  | 0.000 |   9.138 |   11.407 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX4  | 0.413 |   9.550 |   11.820 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX8  | 0.000 |   9.550 |   11.820 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8  | 0.679 |  10.230 |   12.499 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839  | OAI21  | 0.003 |  10.232 |   12.502 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916            | OAI21  | 0.803 |  11.035 |   13.305 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916            | AOI22  | 0.000 |  11.035 |   13.305 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928            | AOI22  | 0.597 |  11.632 |   13.902 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928            | AOI22  | 0.000 |  11.633 |   13.902 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924            | AOI22  | 0.766 |  12.399 |   14.668 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924            | AOI22  | 0.000 |  12.399 |   14.668 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920            | AOI22  | 0.993 |  13.392 |   15.661 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920            | AOI22  | 0.000 |  13.392 |   15.661 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844            | AOI22  | 1.075 |  14.466 |   16.736 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844            | INVX1  | 0.002 |  14.468 |   16.738 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529            | INVX1  | 0.756 |  15.224 |   17.493 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529            | NANDX2 | 0.000 |  15.224 |   17.494 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073           | NANDX2 | 0.864 |  16.088 |   18.357 | 
     | u_adder_cntrl/U1084/IN2                 |   ^   | u_adder_cntrl/n1073           | NOR2X1 | 0.004 |  16.092 |   18.361 | 
     | u_adder_cntrl/U1084/OUT                 |   v   | u_adder_cntrl/n947            | NOR2X1 | 1.116 |  17.207 |   19.477 | 
     | u_adder_cntrl/U450/IN2                  |   v   | u_adder_cntrl/n947            | NANDX2 | 0.000 |  17.207 |   19.477 | 
     | u_adder_cntrl/U450/OUT                  |   ^   | u_adder_cntrl/n950            | NANDX2 | 0.671 |  17.878 |   20.147 | 
     | u_adder_cntrl/U1098/IN2                 |   ^   | u_adder_cntrl/n950            | NOR2X1 | 0.000 |  17.878 |   20.148 | 
     | u_adder_cntrl/U1098/OUT                 |   v   | u_adder_cntrl/n1044           | NOR2X1 | 0.429 |  18.307 |   20.577 | 
     | u_adder_cntrl/FE_OFC713_n1044/IN        |   v   | u_adder_cntrl/n1044           | BUF4X  | 0.000 |  18.307 |   20.577 | 
     | u_adder_cntrl/FE_OFC713_n1044/OUT       |   v   | u_adder_cntrl/FE_OFN713_n1044 | BUF4X  | 0.678 |  18.985 |   21.255 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/FE_OFN713_n1044 | AOI21  | 0.000 |  18.986 |   21.255 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n1045           | AOI21  | 0.389 |  19.375 |   21.644 | 
     | u_adder_cntrl/U1152/IN3                 |   ^   | u_adder_cntrl/n1045           | OAI21  | 0.000 |  19.375 |   21.644 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136           | OAI21  | 0.616 |  19.991 |   22.260 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136           | DFFRX1 | 0.000 |  19.991 |   22.261 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -2.059 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -2.059 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.582 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.578 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -1.116 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -1.110 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -0.621 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -0.620 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -0.135 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -0.130 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |    0.417 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.000 |   2.687 |    0.417 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_mul_cntrl/Debug_valid_reg_reg/CLK 
Endpoint:   u_mul_cntrl/Debug_valid_reg_reg/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.663
- Setup                         0.527
+ Phase Shift                  20.000
= Required Time                22.135
- Arrival Time                 19.827
= Slack Time                    2.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.211
     = Beginpoint Arrival Time            0.211
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.211 |    2.519 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.211 |    2.519 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.478 |   0.688 |    2.997 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.692 |    3.000 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.462 |   1.154 |    3.462 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.156 |    3.464 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.450 |   1.606 |    3.915 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.608 |    3.917 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.495 |   2.104 |    4.412 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.110 |    4.418 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.651 |   2.760 |    5.069 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.011 |   2.771 |    5.080 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.146 |   3.917 |    6.226 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.917 |    6.226 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.715 |   4.632 |    6.940 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.633 |    6.941 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.490 |   5.123 |    7.431 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.123 |    7.431 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.285 |   5.408 |    7.716 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.408 |    7.717 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.289 |   5.697 |    8.005 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.697 |    8.006 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.496 |   6.193 |    8.501 | 
     | U1948/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.195 |    8.503 | 
     | U1948/OUT                          |   v   | Booth_dataout[11]              | NOR2X1  | 0.934 |   7.128 |    9.437 | 
     | FE_OFC989_Booth_dataout_11_/IN     |   v   | Booth_dataout[11]              | BUF8X   | 0.002 |   7.130 |    9.438 | 
     | FE_OFC989_Booth_dataout_11_/OUT    |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.836 |   7.966 |   10.274 | 
     | u_mul_cntrl/U382/IN                |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.967 |   10.275 | 
     | u_mul_cntrl/U382/OUT               |   ^   | u_mul_cntrl/n509               | INVX4   | 0.285 |   8.252 |   10.560 | 
     | u_mul_cntrl/U381/IN2               |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.252 |   10.560 | 
     | u_mul_cntrl/U381/OUT               |   v   | u_mul_cntrl/n177               | NANDX2  | 0.358 |   8.611 |   10.919 | 
     | u_mul_cntrl/U380_dup/IN1           |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.611 |   10.919 | 
     | u_mul_cntrl/U380_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.437 |   9.048 |   11.356 | 
     | u_mul_cntrl/U379/IN2               |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   9.048 |   11.357 | 
     | u_mul_cntrl/U379/OUT               |   v   | u_mul_cntrl/n429               | NANDX2  | 0.295 |   9.344 |   11.652 | 
     | u_mul_cntrl/U378/IN                |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.344 |   11.652 | 
     | u_mul_cntrl/U378/OUT               |   ^   | u_mul_cntrl/n187               | INVX4   | 0.213 |   9.556 |   11.864 | 
     | u_mul_cntrl/U377/IN2               |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.556 |   11.865 | 
     | u_mul_cntrl/U377/OUT               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.752 |   12.060 | 
     | u_mul_cntrl/U376/IN2               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.752 |   12.060 | 
     | u_mul_cntrl/U376/OUT               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.279 |  10.031 |   12.339 | 
     | u_mul_cntrl/U266/IN1               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.031 |   12.339 | 
     | u_mul_cntrl/U266/OUT               |   v   | u_mul_cntrl/n204               | NANDX2  | 0.246 |  10.276 |   12.585 | 
     | u_mul_cntrl/U374/IN                |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.276 |   12.585 | 
     | u_mul_cntrl/U374/OUT               |   ^   | u_mul_cntrl/n482               | INVX4   | 0.267 |  10.543 |   12.851 | 
     | u_mul_cntrl/U229/IN2               |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.544 |   12.852 | 
     | u_mul_cntrl/U229/OUT               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.264 |  10.808 |   13.116 | 
     | u_mul_cntrl/U228/IN1               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.808 |   13.116 | 
     | u_mul_cntrl/U228/OUT               |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.410 |  11.218 |   13.526 | 
     | u_mul_cntrl/U512_dup/IN2           |   ^   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.218 |   13.526 | 
     | u_mul_cntrl/U512_dup/OUT           |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.504 |  11.722 |   14.030 | 
     | u_mul_cntrl/U371/IN2               |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.722 |   14.030 | 
     | u_mul_cntrl/U371/OUT               |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.573 |  12.295 |   14.603 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  12.295 |   14.603 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   v   | u_mul_cntrl/n232               | NAND3X1 | 0.463 |  12.758 |   15.066 | 
     | u_mul_cntrl/U84/IN                 |   v   | u_mul_cntrl/n232               | INVX4   | 0.000 |  12.758 |   15.067 | 
     | u_mul_cntrl/U84/OUT                |   ^   | u_mul_cntrl/n233               | INVX4   | 0.277 |  13.035 |   15.344 | 
     | u_mul_cntrl/U369/IN2               |   ^   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  13.035 |   15.344 | 
     | u_mul_cntrl/U369/OUT               |   v   | u_mul_cntrl/n448               | NANDX2  | 0.385 |  13.420 |   15.728 | 
     | u_mul_cntrl/U29/IN3                |   v   | u_mul_cntrl/n448               | NAND3X1 | 0.000 |  13.421 |   15.729 | 
     | u_mul_cntrl/U29/OUT                |   ^   | u_mul_cntrl/n464               | NAND3X1 | 0.962 |  14.383 |   16.691 | 
     | u_mul_cntrl/U556/IN2               |   ^   | u_mul_cntrl/n464               | NOR2X1  | 0.001 |  14.383 |   16.691 | 
     | u_mul_cntrl/U556/OUT               |   v   | u_mul_cntrl/n433               | NOR2X1  | 1.126 |  15.510 |   17.818 | 
     | u_mul_cntrl/U394/IN                |   v   | u_mul_cntrl/n433               | INVX1   | 0.000 |  15.510 |   17.818 | 
     | u_mul_cntrl/U394/OUT               |   ^   | u_mul_cntrl/n434               | INVX1   | 0.878 |  16.388 |   18.696 | 
     | u_mul_cntrl/U252/IN2               |   ^   | u_mul_cntrl/n434               | NANDX2  | 0.000 |  16.388 |   18.697 | 
     | u_mul_cntrl/U252/OUT               |   v   | u_mul_cntrl/n480               | NANDX2  | 0.411 |  16.799 |   19.108 | 
     | u_mul_cntrl/U626/IN3               |   v   | u_mul_cntrl/n480               | OAI21   | 0.000 |  16.800 |   19.108 | 
     | u_mul_cntrl/U626/OUT               |   ^   | u_mul_cntrl/n487               | OAI21   | 0.377 |  17.176 |   19.484 | 
     | u_mul_cntrl/U627/IN1               |   ^   | u_mul_cntrl/n487               | AOI21   | 0.001 |  17.177 |   19.485 | 
     | u_mul_cntrl/U627/OUT               |   v   | u_mul_cntrl/n488               | AOI21   | 0.813 |  17.989 |   20.298 | 
     | u_mul_cntrl/U628/IN2               |   v   | u_mul_cntrl/n488               | NOR2X1  | 0.002 |  17.991 |   20.299 | 
     | u_mul_cntrl/U628/OUT               |   ^   | u_mul_cntrl/n96                | NOR2X1  | 0.979 |  18.970 |   21.278 | 
     | u_mul_cntrl/FE_OFC1020_n96/IN      |   ^   | u_mul_cntrl/n96                | BUF4X   | 0.002 |  18.971 |   21.280 | 
     | u_mul_cntrl/FE_OFC1020_n96/OUT     |   ^   | u_mul_cntrl/FE_OFN1020_n96     | BUF4X   | 0.854 |  19.826 |   22.134 | 
     | u_mul_cntrl/Debug_valid_reg_reg/D  |   ^   | u_mul_cntrl/FE_OFN1020_n96     | DFFRX1  | 0.002 |  19.827 |   22.135 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                     |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                 |   ^   | CLK         |        |       |   0.210 |   -2.098 | 
     | CLK__L1_I0/IN                       |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -2.098 | 
     | CLK__L1_I0/OUT                      |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -1.620 | 
     | CLK__L2_I0/IN                       |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -1.617 | 
     | CLK__L2_I0/OUT                      |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -1.155 | 
     | CLK__L3_I1/IN                       |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -1.149 | 
     | CLK__L3_I1/OUT                      |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -0.713 | 
     | CLK__L4_I9/IN                       |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -0.712 | 
     | CLK__L4_I9/OUT                      |   ^   | CLK__L4_N9  | BUF8X  | 0.488 |   2.084 |   -0.224 | 
     | CLK__L5_I21/IN                      |   ^   | CLK__L4_N9  | BUF8X  | 0.004 |   2.088 |   -0.220 | 
     | CLK__L5_I21/OUT                     |   ^   | CLK__L5_N21 | BUF8X  | 0.569 |   2.657 |    0.349 | 
     | u_mul_cntrl/Debug_valid_reg_reg/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.006 |   2.663 |    0.355 | 
     +-------------------------------------------------------------------------------------------------+ 

