#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 23:57:50 2025
# Process ID         : 37132
# Current directory  : D:/FPGA/zybo/pcam_hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10320 D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/pcam_hw/vivado.log
# Journal file       : D:/FPGA/zybo/pcam_hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 30564 MB
# Total Virtual      : 47519 MB
# Available Virtual  : 9653 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.xpr
INFO: [Project 1-313] Project file moved from 'D:/Zybo-Z7-HW/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

INFO: [Project 1-230] Project 'Zybo-Z7-HW.xpr' upgraded for this version of Vivado.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1375.836 ; gain = 256.918
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  7 00:00:44 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/runme.log
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_0
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_1
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_1
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Successfully read diagram <system> from block design file <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.594 ; gain = 124.148
write_hw_platform -fixed -include_bit -force -file D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa ...
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.660 ; gain = 199.355
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
ipx::get_ipfiles: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.660 ; gain = 0.000
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
create_bd_cell: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.660 ; gain = 0.000
endgroup
set_property location {5 1513 1179} [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
set_property CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
set_property -dict [list \
  CONFIG.C_NUM_MONITOR_SLOTS {3} \
  CONFIG.C_SLOT {2} \
  CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
  CONFIG.C_SLOT_2_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
] [get_bd_cells system_ila_0]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins MIPI_CSI_2_RX_0/m_axis_video]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
set_property location {6 1926 1187} [get_bd_cells system_ila_0]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_1_AXIS] [get_bd_intf_pins AXI_GammaCorrection_1/m_axis_video]
set_property location {8 2637 1207} [get_bd_cells system_ila_0]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C5_0000 [ 64K ]>.
Slave segment '/axi_mem_intercon/s00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_mem_intercon/s00_couplers/auto_pc/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_mem_intercon/s00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_mem_intercon_1/s00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_mem_intercon_1/s00_couplers/auto_pc/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_mem_intercon_1/s00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_auto_pc_1
system_MIPI_CSI_2_RX_0_0
system_rst_vid_clk_dyn_0
system_v_axi4s_vid_out_0_0
system_MIPI_D_PHY_RX_0_0
system_auto_pc_0
system_rst_clk_wiz_0_50M_0
system_axi_mem_intercon_0
system_axi_mem_intercon_1_0
system_axi_vdma_0_0
system_clk_wiz_0_0
system_xbar_0
system_auto_pc_2
system_ps7_0_axi_periph_0
system_video_dynclk_0
system_vtg_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_vtg_0 system_ps7_0_axi_periph_0 system_axi_mem_intercon_0 system_v_axi4s_vid_out_0_0 system_rst_clk_wiz_0_50M_0 system_video_dynclk_0 system_axi_mem_intercon_1_0 system_axi_vdma_0_0 system_rst_vid_clk_dyn_0 system_clk_wiz_0_0 system_MIPI_CSI_2_RX_0_0 system_MIPI_D_PHY_RX_0_0}] -log ip_upgrade.log
Upgrading 'D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_MIPI_CSI_2_RX_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_MIPI_D_PHY_RX_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 32 to revision 34
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_1_0 (AXI Interconnect 2.1) from revision 32 to revision 34
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 19 to revision 21
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded system_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 32 to revision 34
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_clk_wiz_0_50M_0 (Processor System Reset 5.0) from revision 15 to revision 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_vid_clk_dyn_0 (Processor System Reset 5.0) from revision 15 to revision 16
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_video_dynclk_0 (Clocking Wizard 6.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded system_vtg_0 (Video Timing Controller 6.2) from revision 8 to revision 9
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/zybo/pcam_hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1919.324 ; gain = 174.664
export_ip_user_files -of_objects [get_ips {system_vtg_0 system_ps7_0_axi_periph_0 system_axi_mem_intercon_0 system_v_axi4s_vid_out_0_0 system_rst_clk_wiz_0_50M_0 system_video_dynclk_0 system_axi_mem_intercon_1_0 system_axi_vdma_0_0 system_rst_vid_clk_dyn_0 system_clk_wiz_0_0 system_MIPI_CSI_2_RX_0_0 system_MIPI_D_PHY_RX_0_0}] -no_script -sync -force -quiet
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2022.398 ; gain = 103.074
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/synth_1/system_wrapper.dcp to D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run system_DVIClocking_1_0_synth_1
reset_run system_AXI_BayerToRGB_0_0_synth_1
reset_run system_rgb2dvi_0_0_synth_1
reset_run system_AXI_GammaCorrection_1_0_synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 4 to revision 11
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 16
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 16
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 16
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 2.0) from revision 1 to revision 15
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 16
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0_ooc.xdc'
Exporting to file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Hardware Definition File d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/system_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_mem_intercon_1_imp_auto_pc_0/system_axi_mem_intercon_1_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File d:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_mem_intercon_1_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_system_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_video_dynclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_vtg_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_video_dynclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_mem_intercon_1_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_system_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ps7_0_axi_periph_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_vtg_0
[Fri Nov  7 14:31:48 2025] Launched system_DVIClocking_1_0_synth_1, system_AXI_BayerToRGB_0_0_synth_1, system_rgb2dvi_0_0_synth_1, system_AXI_GammaCorrection_1_0_synth_1, system_processing_system7_0_0_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_MIPI_D_PHY_RX_0_0_synth_1, system_MIPI_CSI_2_RX_0_0_synth_1, system_axi_mem_intercon_1_imp_auto_pc_0_synth_1, system_ps7_0_axi_periph_imp_auto_pc_0_synth_1, system_vtg_0_synth_1, system_video_dynclk_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_system_ila_0_0_synth_1, system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1, system_axi_mem_intercon_imp_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_DVIClocking_1_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_DVIClocking_1_0_synth_1/runme.log
system_AXI_BayerToRGB_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_AXI_BayerToRGB_0_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_AXI_GammaCorrection_1_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_AXI_GammaCorrection_1_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_MIPI_D_PHY_RX_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_MIPI_D_PHY_RX_0_0_synth_1/runme.log
system_MIPI_CSI_2_RX_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_axi_mem_intercon_1_imp_auto_pc_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_axi_mem_intercon_1_imp_auto_pc_0_synth_1/runme.log
system_ps7_0_axi_periph_imp_auto_pc_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_ps7_0_axi_periph_imp_auto_pc_0_synth_1/runme.log
system_vtg_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_vtg_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_video_dynclk_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_axi_vdma_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_clk_wiz_0_0_synth_1/runme.log
system_system_ila_0_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_system_ila_0_0_synth_1/runme.log
system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1/runme.log
system_axi_mem_intercon_imp_auto_pc_0_synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/system_axi_mem_intercon_imp_auto_pc_0_synth_1/runme.log
synth_1: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/synth_1/runme.log
[Fri Nov  7 14:31:49 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:14 ; elapsed = 00:02:42 . Memory (MB): peak = 2345.852 ; gain = 277.949
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/zybo/pcam_hw/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3114.773 ; gain = 0.000
regenerate_bd_layout
set_property location {8 2686 149} [get_bd_cells system_ila_0]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-23:49:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7807CA
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.773 ; gain = 0.000
set_property PROGRAM.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
Processing Interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processing Interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processing Interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:48:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:48:38
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:48:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:48:59
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:49:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:49:10
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:49:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:49:14
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:49:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:49:25
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:49:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:49:29
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:49:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:49:32
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:51:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:51:30
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:55:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:55:28
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 09:55:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 09:55:32
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:04:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:04:03
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:04:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:04:05
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:04:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:04:08
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:04:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:04:11
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:04:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:04:14
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:05:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:05:35
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:05:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:05:38
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:05:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:05:42
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:05:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:05:47
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:38:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:38:28
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 10:38:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 10:38:33
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Nov-08 11:26:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Nov-08 11:26:26
Processed interface MIPI_CSI_2_RX_0_m_axis_video_ila1_slot0
Processed interface AXI_GammaCorrection_1_m_axis_video_ila1_slot1
Processed interface axi_vdma_0_M_AXIS_MM2S_ila1_slot2
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A7807CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A7807CA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 12:35:54 2025...
