

================================================================
== Synthesis Summary Report of 'hyperspectral_hw_wrapped'
================================================================
+ General Information: 
    * Date:           Thu Oct 10 03:40:20 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        Hyperspectral_DataFlow
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |             |             |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |+ hyperspectral_hw_wrapped                            |     -|  0.13|   184618|  1.846e+06|         -|   184619|     -|        no|  1 (~0%)|  180 (50%)|  14482 (10%)|  19273 (27%)|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_50_1  |     -|  5.09|       92|    920.000|         -|       92|     -|        no|        -|          -|     10 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_50_1                                   |     -|  7.30|       90|    900.000|         1|        1|    90|       yes|        -|          -|            -|            -|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2  |     -|  0.13|   184333|  1.843e+06|         -|   184333|     -|        no|        -|  180 (50%)|    8550 (6%)|   8673 (12%)|    -|
    |  o VITIS_LOOP_60_2                                   |    II|  7.30|   184331|  1.843e+06|       101|       90|  2048|       yes|        -|          -|            -|            -|    -|
    |   + sqrt_fixed_33_33_s                               |    II|  0.13|        3|     30.000|         -|        1|     -|       yes|        -|          -|    245 (~0%)|    1402 (1%)|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_88_4  |     -|  5.01|       92|    920.000|         -|       92|     -|        no|        -|          -|     19 (~0%)|    1980 (2%)|    -|
    |  o VITIS_LOOP_88_4                                   |     -|  7.30|       90|    900.000|         2|        1|    90|       yes|        -|          -|            -|            -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| s_axi_CONTROL_BUS | 32         | 4             |
+-------------------+------------+---------------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| in_stream  | both          | 32    | 5     | 5   | 4     | 1     | 1      | 4     | 4     | 1      |
| out_stream | both          | 32    | 5     | 5   | 4     | 1     | 1      | 4     | 4     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------+
| Argument   | Direction | Datatype                                    |
+------------+-----------+---------------------------------------------+
| in_stream  | in        | stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>& |
| out_stream | out       | stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>& |
+------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + hyperspectral_hw_wrapped                           | 180 |        |               |     |        |         |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_50_1 | 0   |        |               |     |        |         |
|    add_ln50_fu_155_p2                                | -   |        | add_ln50      | add | fabric | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2 | 180 |        |               |     |        |         |
|    idx_2_fu_5132_p2                                  | -   |        | idx_2         | add | fabric | 0       |
|    closest_idx_fu_8190_p2                            | -   |        | closest_idx   | sub | fabric | 0       |
|    ret_V_fu_5210_p2                                  | -   |        | ret_V         | sub | fabric | 0       |
|    ret_V_1_fu_5158_p2                                | -   |        | ret_V_1       | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U13                 | 1   |        | mul_ln886     | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U10                        | 1   |        | mul_ln886_1   | mul | dsp48  | 3       |
|    ret_V_2_fu_5181_p2                                | -   |        | ret_V_2       | sub | fabric | 0       |
|    ret_V_3_fu_5222_p2                                | -   |        | ret_V_3       | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U11                        | 1   |        | mul_ln886_2   | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U14                | 1   |        | mul_ln886_3   | mul | dsp48  | 3       |
|    ret_V_4_fu_5198_p2                                | -   |        | ret_V_4       | sub | fabric | 0       |
|    ret_V_5_fu_5297_p2                                | -   |        | ret_V_5       | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U12                 | 1   |        | mul_ln886_4   | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U19                | 1   |        | mul_ln886_5   | mul | dsp48  | 3       |
|    ret_V_6_fu_5239_p2                                | -   |        | ret_V_6       | sub | fabric | 0       |
|    ret_V_7_fu_5251_p2                                | -   |        | ret_V_7       | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U15                        | 1   |        | mul_ln886_6   | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U16                 | 1   |        | mul_ln886_7   | mul | dsp48  | 3       |
|    ret_V_8_fu_5330_p2                                | -   |        | ret_V_8       | sub | fabric | 0       |
|    ret_V_9_fu_5268_p2                                | -   |        | ret_V_9       | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U21                | 1   |        | mul_ln886_8   | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U17                        | 1   |        | mul_ln886_9   | mul | dsp48  | 3       |
|    ret_V_10_fu_5285_p2                               | -   |        | ret_V_10      | sub | fabric | 0       |
|    ret_V_11_fu_5418_p2                               | -   |        | ret_V_11      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U18                 | 1   |        | mul_ln886_10  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U27                | 1   |        | mul_ln886_11  | mul | dsp48  | 3       |
|    ret_V_12_fu_5372_p2                               | -   |        | ret_V_12      | sub | fabric | 0       |
|    ret_V_13_fu_5314_p2                               | -   |        | ret_V_13      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U24                 | 1   |        | mul_ln886_12  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U20                        | 1   |        | mul_ln886_13  | mul | dsp48  | 3       |
|    ret_V_14_fu_5347_p2                               | -   |        | ret_V_14      | sub | fabric | 0       |
|    ret_V_15_fu_5360_p2                               | -   |        | ret_V_15      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U22                        | 1   |        | mul_ln886_14  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U23                 | 1   |        | mul_ln886_15  | mul | dsp48  | 3       |
|    ret_V_16_fu_5483_p2                               | -   |        | ret_V_16      | sub | fabric | 0       |
|    ret_V_17_fu_5389_p2                               | -   |        | ret_V_17      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U29                | 1   |        | mul_ln886_16  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U25                        | 1   |        | mul_ln886_17  | mul | dsp48  | 3       |
|    ret_V_18_fu_5406_p2                               | -   |        | ret_V_18      | sub | fabric | 0       |
|    ret_V_19_fu_5495_p2                               | -   |        | ret_V_19      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U26                 | 1   |        | mul_ln886_18  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U32                | 1   |        | mul_ln886_19  | mul | dsp48  | 3       |
|    ret_V_20_fu_5435_p2                               | -   |        | ret_V_20      | sub | fabric | 0       |
|    ret_V_21_fu_5503_p2                               | -   |        | ret_V_21      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U28                        | 1   |        | mul_ln886_20  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U30                 | 1   |        | mul_ln886_21  | mul | dsp48  | 3       |
|    ret_V_22_fu_5521_p2                               | -   |        | ret_V_22      | sub | fabric | 0       |
|    ret_V_23_fu_5534_p2                               | -   |        | ret_V_23      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U31                        | 1   |        | mul_ln886_22  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U35                 | 1   |        | mul_ln886_23  | mul | dsp48  | 3       |
|    ret_V_24_fu_5551_p2                               | -   |        | ret_V_24      | sub | fabric | 0       |
|    ret_V_25_fu_5560_p2                               | -   |        | ret_V_25      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U36                | 1   |        | mul_ln886_24  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U33                        | 1   |        | mul_ln886_25  | mul | dsp48  | 3       |
|    ret_V_26_fu_5578_p2                               | -   |        | ret_V_26      | sub | fabric | 0       |
|    ret_V_27_fu_5591_p2                               | -   |        | ret_V_27      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U34                 | 1   |        | mul_ln886_26  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U41                | 1   |        | mul_ln886_27  | mul | dsp48  | 3       |
|    ret_V_28_fu_5611_p2                               | -   |        | ret_V_28      | sub | fabric | 0       |
|    ret_V_29_fu_5624_p2                               | -   |        | ret_V_29      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U37                        | 1   |        | mul_ln886_28  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U38                 | 1   |        | mul_ln886_29  | mul | dsp48  | 3       |
|    ret_V_30_fu_5641_p2                               | -   |        | ret_V_30      | sub | fabric | 0       |
|    ret_V_31_fu_5650_p2                               | -   |        | ret_V_31      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U42                | 1   |        | mul_ln886_30  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U39                        | 1   |        | mul_ln886_31  | mul | dsp48  | 3       |
|    ret_V_32_fu_5692_p2                               | -   |        | ret_V_32      | sub | fabric | 0       |
|    ret_V_33_fu_5705_p2                               | -   |        | ret_V_33      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U40                 | 1   |        | mul_ln886_32  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U47                | 1   |        | mul_ln886_33  | mul | dsp48  | 3       |
|    ret_V_34_fu_5725_p2                               | -   |        | ret_V_34      | sub | fabric | 0       |
|    ret_V_35_fu_5738_p2                               | -   |        | ret_V_35      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U43                        | 1   |        | mul_ln886_34  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U44                 | 1   |        | mul_ln886_35  | mul | dsp48  | 3       |
|    ret_V_36_fu_5759_p2                               | -   |        | ret_V_36      | sub | fabric | 0       |
|    ret_V_37_fu_5768_p2                               | -   |        | ret_V_37      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U49                | 1   |        | mul_ln886_36  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U45                        | 1   |        | mul_ln886_37  | mul | dsp48  | 3       |
|    ret_V_38_fu_5786_p2                               | -   |        | ret_V_38      | sub | fabric | 0       |
|    ret_V_39_fu_5799_p2                               | -   |        | ret_V_39      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U46                 | 1   |        | mul_ln886_38  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U54                | 1   |        | mul_ln886_39  | mul | dsp48  | 3       |
|    ret_V_40_fu_5816_p2                               | -   |        | ret_V_40      | sub | fabric | 0       |
|    ret_V_41_fu_5829_p2                               | -   |        | ret_V_41      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U48                        | 1   |        | mul_ln886_40  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U50                 | 1   |        | mul_ln886_41  | mul | dsp48  | 3       |
|    ret_V_42_fu_5853_p2                               | -   |        | ret_V_42      | sub | fabric | 0       |
|    ret_V_43_fu_5862_p2                               | -   |        | ret_V_43      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U55                | 1   |        | mul_ln886_42  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U51                        | 1   |        | mul_ln886_43  | mul | dsp48  | 3       |
|    ret_V_44_fu_5880_p2                               | -   |        | ret_V_44      | sub | fabric | 0       |
|    ret_V_45_fu_5893_p2                               | -   |        | ret_V_45      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U52                 | 1   |        | mul_ln886_44  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U53                        | 1   |        | mul_ln886_45  | mul | dsp48  | 3       |
|    ret_V_46_fu_5914_p2                               | -   |        | ret_V_46      | sub | fabric | 0       |
|    ret_V_47_fu_5923_p2                               | -   |        | ret_V_47      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U56                 | 1   |        | mul_ln886_46  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U63                | 1   |        | mul_ln886_47  | mul | dsp48  | 3       |
|    ret_V_48_fu_5943_p2                               | -   |        | ret_V_48      | sub | fabric | 0       |
|    ret_V_49_fu_5956_p2                               | -   |        | ret_V_49      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U57                        | 1   |        | mul_ln886_48  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U58                 | 1   |        | mul_ln886_49  | mul | dsp48  | 3       |
|    ret_V_50_fu_5973_p2                               | -   |        | ret_V_50      | sub | fabric | 0       |
|    ret_V_51_fu_5982_p2                               | -   |        | ret_V_51      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U61                | 1   |        | mul_ln886_50  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U59                        | 1   |        | mul_ln886_51  | mul | dsp48  | 3       |
|    ret_V_52_fu_6000_p2                               | -   |        | ret_V_52      | sub | fabric | 0       |
|    ret_V_53_fu_6013_p2                               | -   |        | ret_V_53      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U60                 | 1   |        | mul_ln886_52  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U66                | 1   |        | mul_ln886_53  | mul | dsp48  | 3       |
|    ret_V_54_fu_6030_p2                               | -   |        | ret_V_54      | sub | fabric | 0       |
|    ret_V_55_fu_6043_p2                               | -   |        | ret_V_55      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U62                        | 1   |        | mul_ln886_54  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U64                 | 1   |        | mul_ln886_55  | mul | dsp48  | 3       |
|    ret_V_56_fu_6097_p2                               | -   |        | ret_V_56      | sub | fabric | 0       |
|    ret_V_57_fu_6110_p2                               | -   |        | ret_V_57      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U65                        | 1   |        | mul_ln886_56  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U69                 | 1   |        | mul_ln886_57  | mul | dsp48  | 3       |
|    ret_V_58_fu_6127_p2                               | -   |        | ret_V_58      | sub | fabric | 0       |
|    ret_V_59_fu_6136_p2                               | -   |        | ret_V_59      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U71                | 1   |        | mul_ln886_58  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U67                        | 1   |        | mul_ln886_59  | mul | dsp48  | 3       |
|    ret_V_60_fu_6154_p2                               | -   |        | ret_V_60      | sub | fabric | 0       |
|    ret_V_61_fu_6167_p2                               | -   |        | ret_V_61      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U68                 | 1   |        | mul_ln886_60  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U76                | 1   |        | mul_ln886_61  | mul | dsp48  | 3       |
|    ret_V_62_fu_6184_p2                               | -   |        | ret_V_62      | sub | fabric | 0       |
|    ret_V_63_fu_6197_p2                               | -   |        | ret_V_63      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U70                        | 1   |        | mul_ln886_62  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U72                 | 1   |        | mul_ln886_63  | mul | dsp48  | 3       |
|    ret_V_64_fu_6217_p2                               | -   |        | ret_V_64      | sub | fabric | 0       |
|    ret_V_65_fu_6226_p2                               | -   |        | ret_V_65      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U77                | 1   |        | mul_ln886_64  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U73                        | 1   |        | mul_ln886_65  | mul | dsp48  | 3       |
|    ret_V_66_fu_6258_p2                               | -   |        | ret_V_66      | sub | fabric | 0       |
|    ret_V_67_fu_6271_p2                               | -   |        | ret_V_67      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U74                 | 1   |        | mul_ln886_66  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U75                        | 1   |        | mul_ln886_67  | mul | dsp48  | 3       |
|    ret_V_68_fu_6292_p2                               | -   |        | ret_V_68      | sub | fabric | 0       |
|    ret_V_69_fu_6301_p2                               | -   |        | ret_V_69      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U78                 | 1   |        | mul_ln886_68  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U83                | 1   |        | mul_ln886_69  | mul | dsp48  | 3       |
|    ret_V_70_fu_6321_p2                               | -   |        | ret_V_70      | sub | fabric | 0       |
|    ret_V_71_fu_6334_p2                               | -   |        | ret_V_71      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U79                        | 1   |        | mul_ln886_70  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U80                 | 1   |        | mul_ln886_71  | mul | dsp48  | 3       |
|    ret_V_72_fu_6351_p2                               | -   |        | ret_V_72      | sub | fabric | 0       |
|    ret_V_73_fu_6360_p2                               | -   |        | ret_V_73      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U84                | 1   |        | mul_ln886_72  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U81                        | 1   |        | mul_ln886_73  | mul | dsp48  | 3       |
|    ret_V_74_fu_6378_p2                               | -   |        | ret_V_74      | sub | fabric | 0       |
|    ret_V_75_fu_6391_p2                               | -   |        | ret_V_75      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U82                 | 1   |        | mul_ln886_74  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U89                | 1   |        | mul_ln886_75  | mul | dsp48  | 3       |
|    ret_V_76_fu_6411_p2                               | -   |        | ret_V_76      | sub | fabric | 0       |
|    ret_V_77_fu_6424_p2                               | -   |        | ret_V_77      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U85                        | 1   |        | mul_ln886_76  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U86                 | 1   |        | mul_ln886_77  | mul | dsp48  | 3       |
|    ret_V_78_fu_6455_p2                               | -   |        | ret_V_78      | sub | fabric | 0       |
|    ret_V_79_fu_6464_p2                               | -   |        | ret_V_79      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U90                | 1   |        | mul_ln886_78  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U87                        | 1   |        | mul_ln886_79  | mul | dsp48  | 3       |
|    ret_V_80_fu_6482_p2                               | -   |        | ret_V_80      | sub | fabric | 0       |
|    ret_V_81_fu_6495_p2                               | -   |        | ret_V_81      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U88                 | 1   |        | mul_ln886_80  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U95                | 1   |        | mul_ln886_81  | mul | dsp48  | 3       |
|    ret_V_82_fu_6515_p2                               | -   |        | ret_V_82      | sub | fabric | 0       |
|    ret_V_83_fu_6528_p2                               | -   |        | ret_V_83      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U91                        | 1   |        | mul_ln886_82  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U92                 | 1   |        | mul_ln886_83  | mul | dsp48  | 3       |
|    ret_V_84_fu_6549_p2                               | -   |        | ret_V_84      | sub | fabric | 0       |
|    ret_V_85_fu_6558_p2                               | -   |        | ret_V_85      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U97                | 1   |        | mul_ln886_84  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U93                        | 1   |        | mul_ln886_85  | mul | dsp48  | 3       |
|    ret_V_86_fu_6576_p2                               | -   |        | ret_V_86      | sub | fabric | 0       |
|    ret_V_87_fu_6589_p2                               | -   |        | ret_V_87      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U94                 | 1   |        | mul_ln886_86  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U100               | 1   |        | mul_ln886_87  | mul | dsp48  | 3       |
|    ret_V_88_fu_6606_p2                               | -   |        | ret_V_88      | sub | fabric | 0       |
|    ret_V_89_fu_6619_p2                               | -   |        | ret_V_89      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U96                        | 1   |        | mul_ln886_88  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U98                 | 1   |        | mul_ln886_89  | mul | dsp48  | 3       |
|    ret_V_90_fu_6643_p2                               | -   |        | ret_V_90      | sub | fabric | 0       |
|    ret_V_91_fu_6656_p2                               | -   |        | ret_V_91      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U99                        | 1   |        | mul_ln886_90  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U103                | 1   |        | mul_ln886_91  | mul | dsp48  | 3       |
|    ret_V_92_fu_6673_p2                               | -   |        | ret_V_92      | sub | fabric | 0       |
|    ret_V_93_fu_6682_p2                               | -   |        | ret_V_93      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U105               | 1   |        | mul_ln886_92  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U101                       | 1   |        | mul_ln886_93  | mul | dsp48  | 3       |
|    ret_V_94_fu_6700_p2                               | -   |        | ret_V_94      | sub | fabric | 0       |
|    ret_V_95_fu_6713_p2                               | -   |        | ret_V_95      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U102                | 1   |        | mul_ln886_94  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U110               | 1   |        | mul_ln886_95  | mul | dsp48  | 3       |
|    ret_V_96_fu_6730_p2                               | -   |        | ret_V_96      | sub | fabric | 0       |
|    ret_V_97_fu_6743_p2                               | -   |        | ret_V_97      | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U104                       | 1   |        | mul_ln886_96  | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U106                | 1   |        | mul_ln886_97  | mul | dsp48  | 3       |
|    ret_V_98_fu_6763_p2                               | -   |        | ret_V_98      | sub | fabric | 0       |
|    ret_V_99_fu_6772_p2                               | -   |        | ret_V_99      | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U111               | 1   |        | mul_ln886_98  | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U107                       | 1   |        | mul_ln886_99  | mul | dsp48  | 3       |
|    ret_V_100_fu_6824_p2                              | -   |        | ret_V_100     | sub | fabric | 0       |
|    ret_V_101_fu_6837_p2                              | -   |        | ret_V_101     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U108                | 1   |        | mul_ln886_100 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U109                       | 1   |        | mul_ln886_101 | mul | dsp48  | 3       |
|    ret_V_102_fu_6858_p2                              | -   |        | ret_V_102     | sub | fabric | 0       |
|    ret_V_103_fu_6867_p2                              | -   |        | ret_V_103     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U112                | 1   |        | mul_ln886_102 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U117               | 1   |        | mul_ln886_103 | mul | dsp48  | 3       |
|    ret_V_104_fu_6887_p2                              | -   |        | ret_V_104     | sub | fabric | 0       |
|    ret_V_105_fu_6900_p2                              | -   |        | ret_V_105     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U113                       | 1   |        | mul_ln886_104 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U114                | 1   |        | mul_ln886_105 | mul | dsp48  | 3       |
|    ret_V_106_fu_6921_p2                              | -   |        | ret_V_106     | sub | fabric | 0       |
|    ret_V_107_fu_6930_p2                              | -   |        | ret_V_107     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U119               | 1   |        | mul_ln886_106 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U115                       | 1   |        | mul_ln886_107 | mul | dsp48  | 3       |
|    ret_V_108_fu_6948_p2                              | -   |        | ret_V_108     | sub | fabric | 0       |
|    ret_V_109_fu_6961_p2                              | -   |        | ret_V_109     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U116                | 1   |        | mul_ln886_108 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U122               | 1   |        | mul_ln886_109 | mul | dsp48  | 3       |
|    ret_V_110_fu_6978_p2                              | -   |        | ret_V_110     | sub | fabric | 0       |
|    ret_V_111_fu_6991_p2                              | -   |        | ret_V_111     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U118                       | 1   |        | mul_ln886_110 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U120                | 1   |        | mul_ln886_111 | mul | dsp48  | 3       |
|    ret_V_112_fu_7015_p2                              | -   |        | ret_V_112     | sub | fabric | 0       |
|    ret_V_113_fu_7028_p2                              | -   |        | ret_V_113     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U121                       | 1   |        | mul_ln886_112 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U125                | 1   |        | mul_ln886_113 | mul | dsp48  | 3       |
|    ret_V_114_fu_7045_p2                              | -   |        | ret_V_114     | sub | fabric | 0       |
|    ret_V_115_fu_7054_p2                              | -   |        | ret_V_115     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U126               | 1   |        | mul_ln886_114 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U123                       | 1   |        | mul_ln886_115 | mul | dsp48  | 3       |
|    ret_V_116_fu_7072_p2                              | -   |        | ret_V_116     | sub | fabric | 0       |
|    ret_V_117_fu_7085_p2                              | -   |        | ret_V_117     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U124                | 1   |        | mul_ln886_116 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U131               | 1   |        | mul_ln886_117 | mul | dsp48  | 3       |
|    ret_V_118_fu_7105_p2                              | -   |        | ret_V_118     | sub | fabric | 0       |
|    ret_V_119_fu_7118_p2                              | -   |        | ret_V_119     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U127                       | 1   |        | mul_ln886_118 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U128                | 1   |        | mul_ln886_119 | mul | dsp48  | 3       |
|    ret_V_120_fu_7135_p2                              | -   |        | ret_V_120     | sub | fabric | 0       |
|    ret_V_121_fu_7144_p2                              | -   |        | ret_V_121     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U132               | 1   |        | mul_ln886_120 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U129                       | 1   |        | mul_ln886_121 | mul | dsp48  | 3       |
|    ret_V_122_fu_7186_p2                              | -   |        | ret_V_122     | sub | fabric | 0       |
|    ret_V_123_fu_7199_p2                              | -   |        | ret_V_123     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U130                | 1   |        | mul_ln886_122 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U137               | 1   |        | mul_ln886_123 | mul | dsp48  | 3       |
|    ret_V_124_fu_7219_p2                              | -   |        | ret_V_124     | sub | fabric | 0       |
|    ret_V_125_fu_7232_p2                              | -   |        | ret_V_125     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U133                       | 1   |        | mul_ln886_124 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U134                | 1   |        | mul_ln886_125 | mul | dsp48  | 3       |
|    ret_V_126_fu_7253_p2                              | -   |        | ret_V_126     | sub | fabric | 0       |
|    ret_V_127_fu_7262_p2                              | -   |        | ret_V_127     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U139               | 1   |        | mul_ln886_126 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U135                       | 1   |        | mul_ln886_127 | mul | dsp48  | 3       |
|    ret_V_128_fu_7280_p2                              | -   |        | ret_V_128     | sub | fabric | 0       |
|    ret_V_129_fu_7293_p2                              | -   |        | ret_V_129     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U136                | 1   |        | mul_ln886_128 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U144               | 1   |        | mul_ln886_129 | mul | dsp48  | 3       |
|    ret_V_130_fu_7310_p2                              | -   |        | ret_V_130     | sub | fabric | 0       |
|    ret_V_131_fu_7323_p2                              | -   |        | ret_V_131     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U138                       | 1   |        | mul_ln886_130 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U140                | 1   |        | mul_ln886_131 | mul | dsp48  | 3       |
|    ret_V_132_fu_7347_p2                              | -   |        | ret_V_132     | sub | fabric | 0       |
|    ret_V_133_fu_7356_p2                              | -   |        | ret_V_133     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U145               | 1   |        | mul_ln886_132 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U141                       | 1   |        | mul_ln886_133 | mul | dsp48  | 3       |
|    ret_V_134_fu_7374_p2                              | -   |        | ret_V_134     | sub | fabric | 0       |
|    ret_V_135_fu_7387_p2                              | -   |        | ret_V_135     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U142                | 1   |        | mul_ln886_134 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U143                       | 1   |        | mul_ln886_135 | mul | dsp48  | 3       |
|    ret_V_136_fu_7408_p2                              | -   |        | ret_V_136     | sub | fabric | 0       |
|    ret_V_137_fu_7417_p2                              | -   |        | ret_V_137     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U146                | 1   |        | mul_ln886_136 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U151               | 1   |        | mul_ln886_137 | mul | dsp48  | 3       |
|    ret_V_138_fu_7437_p2                              | -   |        | ret_V_138     | sub | fabric | 0       |
|    ret_V_139_fu_7450_p2                              | -   |        | ret_V_139     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U147                       | 1   |        | mul_ln886_138 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U148                | 1   |        | mul_ln886_139 | mul | dsp48  | 3       |
|    ret_V_140_fu_7467_p2                              | -   |        | ret_V_140     | sub | fabric | 0       |
|    ret_V_141_fu_7476_p2                              | -   |        | ret_V_141     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U153               | 1   |        | mul_ln886_140 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U149                       | 1   |        | mul_ln886_141 | mul | dsp48  | 3       |
|    ret_V_142_fu_7494_p2                              | -   |        | ret_V_142     | sub | fabric | 0       |
|    ret_V_143_fu_7507_p2                              | -   |        | ret_V_143     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U150                | 1   |        | mul_ln886_142 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U156               | 1   |        | mul_ln886_143 | mul | dsp48  | 3       |
|    ret_V_144_fu_7524_p2                              | -   |        | ret_V_144     | sub | fabric | 0       |
|    ret_V_145_fu_7537_p2                              | -   |        | ret_V_145     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U152                       | 1   |        | mul_ln886_144 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U154                | 1   |        | mul_ln886_145 | mul | dsp48  | 3       |
|    ret_V_146_fu_7581_p2                              | -   |        | ret_V_146     | sub | fabric | 0       |
|    ret_V_147_fu_7594_p2                              | -   |        | ret_V_147     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U155                       | 1   |        | mul_ln886_146 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U159                | 1   |        | mul_ln886_147 | mul | dsp48  | 3       |
|    ret_V_148_fu_7611_p2                              | -   |        | ret_V_148     | sub | fabric | 0       |
|    ret_V_149_fu_7620_p2                              | -   |        | ret_V_149     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U161               | 1   |        | mul_ln886_148 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U157                       | 1   |        | mul_ln886_149 | mul | dsp48  | 3       |
|    ret_V_150_fu_7638_p2                              | -   |        | ret_V_150     | sub | fabric | 0       |
|    ret_V_151_fu_7651_p2                              | -   |        | ret_V_151     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U158                | 1   |        | mul_ln886_150 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U166               | 1   |        | mul_ln886_151 | mul | dsp48  | 3       |
|    ret_V_152_fu_7668_p2                              | -   |        | ret_V_152     | sub | fabric | 0       |
|    ret_V_153_fu_7681_p2                              | -   |        | ret_V_153     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U160                       | 1   |        | mul_ln886_152 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U162                | 1   |        | mul_ln886_153 | mul | dsp48  | 3       |
|    ret_V_154_fu_7701_p2                              | -   |        | ret_V_154     | sub | fabric | 0       |
|    ret_V_155_fu_7710_p2                              | -   |        | ret_V_155     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U167               | 1   |        | mul_ln886_154 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U163                       | 1   |        | mul_ln886_155 | mul | dsp48  | 3       |
|    ret_V_156_fu_7742_p2                              | -   |        | ret_V_156     | sub | fabric | 0       |
|    ret_V_157_fu_7755_p2                              | -   |        | ret_V_157     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U164                | 1   |        | mul_ln886_156 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U165                       | 1   |        | mul_ln886_157 | mul | dsp48  | 3       |
|    ret_V_158_fu_7776_p2                              | -   |        | ret_V_158     | sub | fabric | 0       |
|    ret_V_159_fu_7785_p2                              | -   |        | ret_V_159     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U168                | 1   |        | mul_ln886_158 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U173               | 1   |        | mul_ln886_159 | mul | dsp48  | 3       |
|    ret_V_160_fu_7805_p2                              | -   |        | ret_V_160     | sub | fabric | 0       |
|    ret_V_161_fu_7818_p2                              | -   |        | ret_V_161     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U169                       | 1   |        | mul_ln886_160 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U170                | 1   |        | mul_ln886_161 | mul | dsp48  | 3       |
|    ret_V_162_fu_7835_p2                              | -   |        | ret_V_162     | sub | fabric | 0       |
|    ret_V_163_fu_7844_p2                              | -   |        | ret_V_163     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U174               | 1   |        | mul_ln886_162 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U171                       | 1   |        | mul_ln886_163 | mul | dsp48  | 3       |
|    ret_V_164_fu_7862_p2                              | -   |        | ret_V_164     | sub | fabric | 0       |
|    ret_V_165_fu_7875_p2                              | -   |        | ret_V_165     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U172                | 1   |        | mul_ln886_164 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U179               | 1   |        | mul_ln886_165 | mul | dsp48  | 3       |
|    ret_V_166_fu_7895_p2                              | -   |        | ret_V_166     | sub | fabric | 0       |
|    ret_V_167_fu_7908_p2                              | -   |        | ret_V_167     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U175                       | 1   |        | mul_ln886_166 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U176                | 1   |        | mul_ln886_167 | mul | dsp48  | 3       |
|    ret_V_168_fu_7939_p2                              | -   |        | ret_V_168     | sub | fabric | 0       |
|    ret_V_169_fu_7948_p2                              | -   |        | ret_V_169     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U180               | 1   |        | mul_ln886_168 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U177                       | 1   |        | mul_ln886_169 | mul | dsp48  | 3       |
|    ret_V_170_fu_7966_p2                              | -   |        | ret_V_170     | sub | fabric | 0       |
|    ret_V_171_fu_7979_p2                              | -   |        | ret_V_171     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U178                | 1   |        | mul_ln886_170 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U185               | 1   |        | mul_ln886_171 | mul | dsp48  | 3       |
|    ret_V_172_fu_7999_p2                              | -   |        | ret_V_172     | sub | fabric | 0       |
|    ret_V_173_fu_8012_p2                              | -   |        | ret_V_173     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U181                       | 1   |        | mul_ln886_172 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U182                | 1   |        | mul_ln886_173 | mul | dsp48  | 3       |
|    ret_V_174_fu_8033_p2                              | -   |        | ret_V_174     | sub | fabric | 0       |
|    ret_V_175_fu_8042_p2                              | -   |        | ret_V_175     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32ns_32_4_1_U187               | 1   |        | mul_ln886_174 | mul | dsp48  | 3       |
|    mul_mul_17s_17s_32_4_1_U183                       | 1   |        | mul_ln886_175 | mul | dsp48  | 3       |
|    ret_V_176_fu_8060_p2                              | -   |        | ret_V_176     | sub | fabric | 0       |
|    ret_V_177_fu_8073_p2                              | -   |        | ret_V_177     | sub | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U184                | 1   |        | mul_ln886_176 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U189               | 1   |        | mul_ln886_177 | mul | dsp48  | 3       |
|    ret_V_178_fu_8090_p2                              | -   |        | ret_V_178     | sub | fabric | 0       |
|    ret_V_179_fu_8103_p2                              | -   |        | ret_V_179     | sub | fabric | 0       |
|    mul_mul_17s_17s_32_4_1_U186                       | 1   |        | mul_ln886_178 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U188                | 1   |        | mul_ln886_179 | mul | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U13                 | 1   |        | add_ln886     | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U12                 | 1   |        | add_ln886_1   | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U18                 | 1   |        | add_ln886_6   | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U21                | 1   |        | add_ln886_7   | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U16                 | 1   |        | add_ln886_4   | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U19                | 1   |        | add_ln886_5   | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U14                | 1   |        | add_ln886_2   | add | dsp48  | 3       |
|    add_ln886_3_fu_5323_p2                            | -   |        | add_ln886_3   | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U23                 | 1   |        | add_ln886_11  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U24                 | 1   |        | add_ln886_10  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U27                | 1   |        | add_ln886_12  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U26                 | 1   |        | add_ln886_14  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U29                | 1   |        | add_ln886_15  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U30                 | 1   |        | add_ln886_16  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U32                | 1   |        | add_ln886_17  | add | dsp48  | 3       |
|    add_ln886_18_fu_5663_p2                           | -   |        | add_ln886_18  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U35                 | 1   |        | add_ln886_21  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U34                 | 1   |        | add_ln886_22  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U36                | 1   |        | add_ln886_23  | add | dsp48  | 3       |
|    add_ln886_24_fu_5743_p2                           | -   |        | add_ln886_24  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U38                 | 1   |        | add_ln886_25  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U41                | 1   |        | add_ln886_26  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U40                 | 1   |        | add_ln886_27  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U42                | 1   |        | add_ln886_28  | add | dsp48  | 3       |
|    add_ln886_29_fu_5834_p2                           | -   |        | add_ln886_29  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U44                 | 1   |        | add_ln886_31  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U47                | 1   |        | add_ln886_32  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U46                 | 1   |        | add_ln886_33  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U49                | 1   |        | add_ln886_34  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U50                 | 1   |        | add_ln886_36  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U54                | 1   |        | add_ln886_37  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U52                 | 1   |        | add_ln886_38  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U55                | 1   |        | add_ln886_39  | add | dsp48  | 3       |
|    add_ln886_40_fu_6060_p2                           | -   |        | add_ln886_40  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U56                 | 1   |        | add_ln886_44  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U58                 | 1   |        | add_ln886_45  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U63                | 1   |        | add_ln886_46  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U60                 | 1   |        | add_ln886_48  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U61                | 1   |        | add_ln886_49  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U64                 | 1   |        | add_ln886_50  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U66                | 1   |        | add_ln886_51  | add | dsp48  | 3       |
|    add_ln886_52_fu_6239_p2                           | -   |        | add_ln886_52  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U69                 | 1   |        | add_ln886_54  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U68                 | 1   |        | add_ln886_55  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U71                | 1   |        | add_ln886_56  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U72                 | 1   |        | add_ln886_58  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U76                | 1   |        | add_ln886_59  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U74                 | 1   |        | add_ln886_60  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U77                | 1   |        | add_ln886_61  | add | dsp48  | 3       |
|    add_ln886_62_fu_6433_p2                           | -   |        | add_ln886_62  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U78                 | 1   |        | add_ln886_65  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U80                 | 1   |        | add_ln886_66  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U83                | 1   |        | add_ln886_67  | add | dsp48  | 3       |
|    add_ln886_68_fu_6533_p2                           | -   |        | add_ln886_68  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U82                 | 1   |        | add_ln886_69  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U84                | 1   |        | add_ln886_70  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U86                 | 1   |        | add_ln886_71  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U89                | 1   |        | add_ln886_72  | add | dsp48  | 3       |
|    add_ln886_73_fu_6624_p2                           | -   |        | add_ln886_73  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U88                 | 1   |        | add_ln886_75  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U90                | 1   |        | add_ln886_76  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U92                 | 1   |        | add_ln886_77  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U95                | 1   |        | add_ln886_78  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U94                 | 1   |        | add_ln886_80  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U97                | 1   |        | add_ln886_81  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U98                 | 1   |        | add_ln886_82  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U100               | 1   |        | add_ln886_83  | add | dsp48  | 3       |
|    add_ln886_84_fu_6793_p2                           | -   |        | add_ln886_84  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U103                | 1   |        | add_ln886_89  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U102                | 1   |        | add_ln886_90  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U105               | 1   |        | add_ln886_91  | add | dsp48  | 3       |
|    add_ln886_92_fu_6905_p2                           | -   |        | add_ln886_92  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U106                | 1   |        | add_ln886_93  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U110               | 1   |        | add_ln886_94  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U108                | 1   |        | add_ln886_95  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U111               | 1   |        | add_ln886_96  | add | dsp48  | 3       |
|    add_ln886_97_fu_6996_p2                           | -   |        | add_ln886_97  | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U112                | 1   |        | add_ln886_99  | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U114                | 1   |        | add_ln886_100 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U117               | 1   |        | add_ln886_101 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U116                | 1   |        | add_ln886_103 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U119               | 1   |        | add_ln886_104 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U120                | 1   |        | add_ln886_105 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U122               | 1   |        | add_ln886_106 | add | dsp48  | 3       |
|    add_ln886_107_fu_7161_p2                          | -   |        | add_ln886_107 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U125                | 1   |        | add_ln886_110 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U124                | 1   |        | add_ln886_111 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U126               | 1   |        | add_ln886_112 | add | dsp48  | 3       |
|    add_ln886_113_fu_7237_p2                          | -   |        | add_ln886_113 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U128                | 1   |        | add_ln886_114 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U131               | 1   |        | add_ln886_115 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U130                | 1   |        | add_ln886_116 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U132               | 1   |        | add_ln886_117 | add | dsp48  | 3       |
|    add_ln886_118_fu_7328_p2                          | -   |        | add_ln886_118 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U134                | 1   |        | add_ln886_120 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U137               | 1   |        | add_ln886_121 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U136                | 1   |        | add_ln886_122 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U139               | 1   |        | add_ln886_123 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U140                | 1   |        | add_ln886_125 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U144               | 1   |        | add_ln886_126 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U142                | 1   |        | add_ln886_127 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U145               | 1   |        | add_ln886_128 | add | dsp48  | 3       |
|    add_ln886_129_fu_7550_p2                          | -   |        | add_ln886_129 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U146                | 1   |        | add_ln886_133 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U148                | 1   |        | add_ln886_134 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U151               | 1   |        | add_ln886_135 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U150                | 1   |        | add_ln886_137 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U153               | 1   |        | add_ln886_138 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U154                | 1   |        | add_ln886_139 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U156               | 1   |        | add_ln886_140 | add | dsp48  | 3       |
|    add_ln886_141_fu_7723_p2                          | -   |        | add_ln886_141 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U159                | 1   |        | add_ln886_143 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U158                | 1   |        | add_ln886_144 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U161               | 1   |        | add_ln886_145 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U162                | 1   |        | add_ln886_147 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U166               | 1   |        | add_ln886_148 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U164                | 1   |        | add_ln886_149 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U167               | 1   |        | add_ln886_150 | add | dsp48  | 3       |
|    add_ln886_151_fu_7917_p2                          | -   |        | add_ln886_151 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U168                | 1   |        | add_ln886_154 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U170                | 1   |        | add_ln886_155 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U173               | 1   |        | add_ln886_156 | add | dsp48  | 3       |
|    add_ln886_157_fu_8017_p2                          | -   |        | add_ln886_157 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U172                | 1   |        | add_ln886_158 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U174               | 1   |        | add_ln886_159 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U176                | 1   |        | add_ln886_160 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U179               | 1   |        | add_ln886_161 | add | dsp48  | 3       |
|    add_ln886_162_fu_8108_p2                          | -   |        | add_ln886_162 | add | fabric | 0       |
|    mac_muladd_17s_17s_32s_32_4_1_U178                | 1   |        | add_ln886_164 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U180               | 1   |        | add_ln886_165 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U182                | 1   |        | add_ln886_166 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U185               | 1   |        | add_ln886_167 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U184                | 1   |        | add_ln886_169 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U187               | 1   |        | add_ln886_170 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32s_32_4_1_U188                | 1   |        | add_ln886_171 | add | dsp48  | 3       |
|    mac_muladd_17s_17s_32ns_32_4_1_U189               | 1   |        | add_ln886_172 | add | dsp48  | 3       |
|    add_ln886_173_fu_8141_p2                          | -   |        | add_ln886_173 | add | fabric | 0       |
|   + sqrt_fixed_33_33_s                               | 0   |        |               |     |        |         |
|     add_ln323_fu_242_p2                              | -   |        | add_ln323     | add | fabric | 0       |
|     sub_ln323_fu_316_p2                              | -   |        | sub_ln323     | sub | fabric | 0       |
|     sub_ln323_1_fu_398_p2                            | -   |        | sub_ln323_1   | sub | fabric | 0       |
|     sub_ln323_2_fu_473_p2                            | -   |        | sub_ln323_2   | sub | fabric | 0       |
|     sub_ln323_3_fu_555_p2                            | -   |        | sub_ln323_3   | sub | fabric | 0       |
|     sub_ln323_4_fu_637_p2                            | -   |        | sub_ln323_4   | sub | fabric | 0       |
|     sub_ln323_5_fu_719_p2                            | -   |        | sub_ln323_5   | sub | fabric | 0       |
|     sub_ln323_6_fu_801_p2                            | -   |        | sub_ln323_6   | sub | fabric | 0       |
|     sub_ln323_7_fu_876_p2                            | -   |        | sub_ln323_7   | sub | fabric | 0       |
|     sub_ln323_8_fu_958_p2                            | -   |        | sub_ln323_8   | sub | fabric | 0       |
|     sub_ln323_9_fu_1040_p2                           | -   |        | sub_ln323_9   | sub | fabric | 0       |
|     sub_ln323_10_fu_1122_p2                          | -   |        | sub_ln323_10  | sub | fabric | 0       |
|     sub_ln323_11_fu_1204_p2                          | -   |        | sub_ln323_11  | sub | fabric | 0       |
|     sub_ln323_12_fu_1279_p2                          | -   |        | sub_ln323_12  | sub | fabric | 0       |
|     sub_ln323_13_fu_1361_p2                          | -   |        | sub_ln323_13  | sub | fabric | 0       |
|     sub_ln323_14_fu_1427_p2                          | -   |        | sub_ln323_14  | sub | fabric | 0       |
|     res_I_V_29_fu_1489_p2                            | -   |        | res_I_V_29    | add | fabric | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_88_4 | 0   |        |               |     |        |         |
|    add_ln88_fu_3006_p2                               | -   |        | add_ln88      | add | fabric | 0       |
+------------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------+------+------+--------+-------------+---------+------+---------+
| Name                       | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+----------------------------+------+------+--------+-------------+---------+------+---------+
| + hyperspectral_hw_wrapped | 1    | 0    |        |             |         |      |         |
|   pixels_U                 | -    | -    |        | pixels      | ram_1p  | auto | 1       |
|   pixels_1_U               | -    | -    |        | pixels_1    | ram_1p  | auto | 1       |
|   pixels_2_U               | -    | -    |        | pixels_2    | ram_1p  | auto | 1       |
|   pixels_3_U               | -    | -    |        | pixels_3    | ram_1p  | auto | 1       |
|   pixels_4_U               | -    | -    |        | pixels_4    | ram_1p  | auto | 1       |
|   pixels_5_U               | -    | -    |        | pixels_5    | ram_1p  | auto | 1       |
|   pixels_6_U               | -    | -    |        | pixels_6    | ram_1p  | auto | 1       |
|   pixels_7_U               | -    | -    |        | pixels_7    | ram_1p  | auto | 1       |
|   pixels_8_U               | -    | -    |        | pixels_8    | ram_1p  | auto | 1       |
|   pixels_9_U               | -    | -    |        | pixels_9    | ram_1p  | auto | 1       |
|   pixels_10_U              | -    | -    |        | pixels_10   | ram_1p  | auto | 1       |
|   pixels_11_U              | -    | -    |        | pixels_11   | ram_1p  | auto | 1       |
|   pixels_12_U              | -    | -    |        | pixels_12   | ram_1p  | auto | 1       |
|   pixels_13_U              | -    | -    |        | pixels_13   | ram_1p  | auto | 1       |
|   pixels_14_U              | -    | -    |        | pixels_14   | ram_1p  | auto | 1       |
|   pixels_15_U              | -    | -    |        | pixels_15   | ram_1p  | auto | 1       |
|   pixels_16_U              | -    | -    |        | pixels_16   | ram_1p  | auto | 1       |
|   pixels_17_U              | -    | -    |        | pixels_17   | ram_1p  | auto | 1       |
|   pixels_18_U              | -    | -    |        | pixels_18   | ram_1p  | auto | 1       |
|   pixels_19_U              | -    | -    |        | pixels_19   | ram_1p  | auto | 1       |
|   pixels_20_U              | -    | -    |        | pixels_20   | ram_1p  | auto | 1       |
|   pixels_21_U              | -    | -    |        | pixels_21   | ram_1p  | auto | 1       |
|   pixels_22_U              | -    | -    |        | pixels_22   | ram_1p  | auto | 1       |
|   pixels_23_U              | -    | -    |        | pixels_23   | ram_1p  | auto | 1       |
|   pixels_24_U              | -    | -    |        | pixels_24   | ram_1p  | auto | 1       |
|   pixels_25_U              | -    | -    |        | pixels_25   | ram_1p  | auto | 1       |
|   pixels_26_U              | -    | -    |        | pixels_26   | ram_1p  | auto | 1       |
|   pixels_27_U              | -    | -    |        | pixels_27   | ram_1p  | auto | 1       |
|   pixels_28_U              | -    | -    |        | pixels_28   | ram_1p  | auto | 1       |
|   pixels_29_U              | -    | -    |        | pixels_29   | ram_1p  | auto | 1       |
|   pixels_30_U              | -    | -    |        | pixels_30   | ram_1p  | auto | 1       |
|   pixels_31_U              | -    | -    |        | pixels_31   | ram_1p  | auto | 1       |
|   pixels_32_U              | -    | -    |        | pixels_32   | ram_1p  | auto | 1       |
|   pixels_33_U              | -    | -    |        | pixels_33   | ram_1p  | auto | 1       |
|   pixels_34_U              | -    | -    |        | pixels_34   | ram_1p  | auto | 1       |
|   pixels_35_U              | -    | -    |        | pixels_35   | ram_1p  | auto | 1       |
|   pixels_36_U              | -    | -    |        | pixels_36   | ram_1p  | auto | 1       |
|   pixels_37_U              | -    | -    |        | pixels_37   | ram_1p  | auto | 1       |
|   pixels_38_U              | -    | -    |        | pixels_38   | ram_1p  | auto | 1       |
|   pixels_39_U              | -    | -    |        | pixels_39   | ram_1p  | auto | 1       |
|   pixels_40_U              | -    | -    |        | pixels_40   | ram_1p  | auto | 1       |
|   pixels_41_U              | -    | -    |        | pixels_41   | ram_1p  | auto | 1       |
|   pixels_42_U              | -    | -    |        | pixels_42   | ram_1p  | auto | 1       |
|   pixels_43_U              | -    | -    |        | pixels_43   | ram_1p  | auto | 1       |
|   pixels_44_U              | -    | -    |        | pixels_44   | ram_1p  | auto | 1       |
|   pixels_45_U              | -    | -    |        | pixels_45   | ram_1p  | auto | 1       |
|   pixels_46_U              | -    | -    |        | pixels_46   | ram_1p  | auto | 1       |
|   pixels_47_U              | -    | -    |        | pixels_47   | ram_1p  | auto | 1       |
|   pixels_48_U              | -    | -    |        | pixels_48   | ram_1p  | auto | 1       |
|   pixels_49_U              | -    | -    |        | pixels_49   | ram_1p  | auto | 1       |
|   pixels_50_U              | -    | -    |        | pixels_50   | ram_1p  | auto | 1       |
|   pixels_51_U              | -    | -    |        | pixels_51   | ram_1p  | auto | 1       |
|   pixels_52_U              | -    | -    |        | pixels_52   | ram_1p  | auto | 1       |
|   pixels_53_U              | -    | -    |        | pixels_53   | ram_1p  | auto | 1       |
|   pixels_54_U              | -    | -    |        | pixels_54   | ram_1p  | auto | 1       |
|   pixels_55_U              | -    | -    |        | pixels_55   | ram_1p  | auto | 1       |
|   pixels_56_U              | -    | -    |        | pixels_56   | ram_1p  | auto | 1       |
|   pixels_57_U              | -    | -    |        | pixels_57   | ram_1p  | auto | 1       |
|   pixels_58_U              | -    | -    |        | pixels_58   | ram_1p  | auto | 1       |
|   pixels_59_U              | -    | -    |        | pixels_59   | ram_1p  | auto | 1       |
|   pixels_60_U              | -    | -    |        | pixels_60   | ram_1p  | auto | 1       |
|   pixels_61_U              | -    | -    |        | pixels_61   | ram_1p  | auto | 1       |
|   pixels_62_U              | -    | -    |        | pixels_62   | ram_1p  | auto | 1       |
|   pixels_63_U              | -    | -    |        | pixels_63   | ram_1p  | auto | 1       |
|   pixels_64_U              | -    | -    |        | pixels_64   | ram_1p  | auto | 1       |
|   pixels_65_U              | -    | -    |        | pixels_65   | ram_1p  | auto | 1       |
|   pixels_66_U              | -    | -    |        | pixels_66   | ram_1p  | auto | 1       |
|   pixels_67_U              | -    | -    |        | pixels_67   | ram_1p  | auto | 1       |
|   pixels_68_U              | -    | -    |        | pixels_68   | ram_1p  | auto | 1       |
|   pixels_69_U              | -    | -    |        | pixels_69   | ram_1p  | auto | 1       |
|   pixels_70_U              | -    | -    |        | pixels_70   | ram_1p  | auto | 1       |
|   pixels_71_U              | -    | -    |        | pixels_71   | ram_1p  | auto | 1       |
|   pixels_72_U              | -    | -    |        | pixels_72   | ram_1p  | auto | 1       |
|   pixels_73_U              | -    | -    |        | pixels_73   | ram_1p  | auto | 1       |
|   pixels_74_U              | -    | -    |        | pixels_74   | ram_1p  | auto | 1       |
|   pixels_75_U              | -    | -    |        | pixels_75   | ram_1p  | auto | 1       |
|   pixels_76_U              | -    | -    |        | pixels_76   | ram_1p  | auto | 1       |
|   pixels_77_U              | -    | -    |        | pixels_77   | ram_1p  | auto | 1       |
|   pixels_78_U              | -    | -    |        | pixels_78   | ram_1p  | auto | 1       |
|   pixels_79_U              | -    | -    |        | pixels_79   | ram_1p  | auto | 1       |
|   pixels_80_U              | -    | -    |        | pixels_80   | ram_1p  | auto | 1       |
|   pixels_81_U              | -    | -    |        | pixels_81   | ram_1p  | auto | 1       |
|   pixels_82_U              | -    | -    |        | pixels_82   | ram_1p  | auto | 1       |
|   pixels_83_U              | -    | -    |        | pixels_83   | ram_1p  | auto | 1       |
|   pixels_84_U              | -    | -    |        | pixels_84   | ram_1p  | auto | 1       |
|   pixels_85_U              | -    | -    |        | pixels_85   | ram_1p  | auto | 1       |
|   pixels_86_U              | -    | -    |        | pixels_86   | ram_1p  | auto | 1       |
|   pixels_87_U              | -    | -    |        | pixels_87   | ram_1p  | auto | 1       |
|   pixels_88_U              | -    | -    |        | pixels_88   | ram_1p  | auto | 1       |
|   pixels_89_U              | -    | -    |        | pixels_89   | ram_1p  | auto | 1       |
|   pixels_90_U              | -    | -    |        | pixels_90   | ram_1p  | auto | 1       |
|   pixels_91_U              | -    | -    |        | pixels_91   | ram_1p  | auto | 1       |
|   pixels_92_U              | -    | -    |        | pixels_92   | ram_1p  | auto | 1       |
|   pixels_93_U              | -    | -    |        | pixels_93   | ram_1p  | auto | 1       |
|   pixels_94_U              | -    | -    |        | pixels_94   | ram_1p  | auto | 1       |
|   pixels_95_U              | -    | -    |        | pixels_95   | ram_1p  | auto | 1       |
|   pixels_96_U              | -    | -    |        | pixels_96   | ram_1p  | auto | 1       |
|   pixels_97_U              | -    | -    |        | pixels_97   | ram_1p  | auto | 1       |
|   pixels_98_U              | -    | -    |        | pixels_98   | ram_1p  | auto | 1       |
|   pixels_99_U              | -    | -    |        | pixels_99   | ram_1p  | auto | 1       |
|   pixels_100_U             | -    | -    |        | pixels_100  | ram_1p  | auto | 1       |
|   pixels_101_U             | -    | -    |        | pixels_101  | ram_1p  | auto | 1       |
|   pixels_102_U             | -    | -    |        | pixels_102  | ram_1p  | auto | 1       |
|   pixels_103_U             | -    | -    |        | pixels_103  | ram_1p  | auto | 1       |
|   pixels_104_U             | -    | -    |        | pixels_104  | ram_1p  | auto | 1       |
|   pixels_105_U             | -    | -    |        | pixels_105  | ram_1p  | auto | 1       |
|   pixels_106_U             | -    | -    |        | pixels_106  | ram_1p  | auto | 1       |
|   pixels_107_U             | -    | -    |        | pixels_107  | ram_1p  | auto | 1       |
|   pixels_108_U             | -    | -    |        | pixels_108  | ram_1p  | auto | 1       |
|   pixels_109_U             | -    | -    |        | pixels_109  | ram_1p  | auto | 1       |
|   pixels_110_U             | -    | -    |        | pixels_110  | ram_1p  | auto | 1       |
|   pixels_111_U             | -    | -    |        | pixels_111  | ram_1p  | auto | 1       |
|   pixels_112_U             | -    | -    |        | pixels_112  | ram_1p  | auto | 1       |
|   pixels_113_U             | -    | -    |        | pixels_113  | ram_1p  | auto | 1       |
|   pixels_114_U             | -    | -    |        | pixels_114  | ram_1p  | auto | 1       |
|   pixels_115_U             | -    | -    |        | pixels_115  | ram_1p  | auto | 1       |
|   pixels_116_U             | -    | -    |        | pixels_116  | ram_1p  | auto | 1       |
|   pixels_117_U             | -    | -    |        | pixels_117  | ram_1p  | auto | 1       |
|   pixels_118_U             | -    | -    |        | pixels_118  | ram_1p  | auto | 1       |
|   pixels_119_U             | -    | -    |        | pixels_119  | ram_1p  | auto | 1       |
|   pixels_120_U             | -    | -    |        | pixels_120  | ram_1p  | auto | 1       |
|   pixels_121_U             | -    | -    |        | pixels_121  | ram_1p  | auto | 1       |
|   pixels_122_U             | -    | -    |        | pixels_122  | ram_1p  | auto | 1       |
|   pixels_123_U             | -    | -    |        | pixels_123  | ram_1p  | auto | 1       |
|   pixels_124_U             | -    | -    |        | pixels_124  | ram_1p  | auto | 1       |
|   pixels_125_U             | -    | -    |        | pixels_125  | ram_1p  | auto | 1       |
|   pixels_126_U             | -    | -    |        | pixels_126  | ram_1p  | auto | 1       |
|   pixels_127_U             | -    | -    |        | pixels_127  | ram_1p  | auto | 1       |
|   pixels_128_U             | -    | -    |        | pixels_128  | ram_1p  | auto | 1       |
|   pixels_129_U             | -    | -    |        | pixels_129  | ram_1p  | auto | 1       |
|   pixels_130_U             | -    | -    |        | pixels_130  | ram_1p  | auto | 1       |
|   pixels_131_U             | -    | -    |        | pixels_131  | ram_1p  | auto | 1       |
|   pixels_132_U             | -    | -    |        | pixels_132  | ram_1p  | auto | 1       |
|   pixels_133_U             | -    | -    |        | pixels_133  | ram_1p  | auto | 1       |
|   pixels_134_U             | -    | -    |        | pixels_134  | ram_1p  | auto | 1       |
|   pixels_135_U             | -    | -    |        | pixels_135  | ram_1p  | auto | 1       |
|   pixels_136_U             | -    | -    |        | pixels_136  | ram_1p  | auto | 1       |
|   pixels_137_U             | -    | -    |        | pixels_137  | ram_1p  | auto | 1       |
|   pixels_138_U             | -    | -    |        | pixels_138  | ram_1p  | auto | 1       |
|   pixels_139_U             | -    | -    |        | pixels_139  | ram_1p  | auto | 1       |
|   pixels_140_U             | -    | -    |        | pixels_140  | ram_1p  | auto | 1       |
|   pixels_141_U             | -    | -    |        | pixels_141  | ram_1p  | auto | 1       |
|   pixels_142_U             | -    | -    |        | pixels_142  | ram_1p  | auto | 1       |
|   pixels_143_U             | -    | -    |        | pixels_143  | ram_1p  | auto | 1       |
|   pixels_144_U             | -    | -    |        | pixels_144  | ram_1p  | auto | 1       |
|   pixels_145_U             | -    | -    |        | pixels_145  | ram_1p  | auto | 1       |
|   pixels_146_U             | -    | -    |        | pixels_146  | ram_1p  | auto | 1       |
|   pixels_147_U             | -    | -    |        | pixels_147  | ram_1p  | auto | 1       |
|   pixels_148_U             | -    | -    |        | pixels_148  | ram_1p  | auto | 1       |
|   pixels_149_U             | -    | -    |        | pixels_149  | ram_1p  | auto | 1       |
|   pixels_150_U             | -    | -    |        | pixels_150  | ram_1p  | auto | 1       |
|   pixels_151_U             | -    | -    |        | pixels_151  | ram_1p  | auto | 1       |
|   pixels_152_U             | -    | -    |        | pixels_152  | ram_1p  | auto | 1       |
|   pixels_153_U             | -    | -    |        | pixels_153  | ram_1p  | auto | 1       |
|   pixels_154_U             | -    | -    |        | pixels_154  | ram_1p  | auto | 1       |
|   pixels_155_U             | -    | -    |        | pixels_155  | ram_1p  | auto | 1       |
|   pixels_156_U             | -    | -    |        | pixels_156  | ram_1p  | auto | 1       |
|   pixels_157_U             | -    | -    |        | pixels_157  | ram_1p  | auto | 1       |
|   pixels_158_U             | -    | -    |        | pixels_158  | ram_1p  | auto | 1       |
|   pixels_159_U             | -    | -    |        | pixels_159  | ram_1p  | auto | 1       |
|   pixels_160_U             | -    | -    |        | pixels_160  | ram_1p  | auto | 1       |
|   pixels_161_U             | -    | -    |        | pixels_161  | ram_1p  | auto | 1       |
|   pixels_162_U             | -    | -    |        | pixels_162  | ram_1p  | auto | 1       |
|   pixels_163_U             | -    | -    |        | pixels_163  | ram_1p  | auto | 1       |
|   pixels_164_U             | -    | -    |        | pixels_164  | ram_1p  | auto | 1       |
|   pixels_165_U             | -    | -    |        | pixels_165  | ram_1p  | auto | 1       |
|   pixels_166_U             | -    | -    |        | pixels_166  | ram_1p  | auto | 1       |
|   pixels_167_U             | -    | -    |        | pixels_167  | ram_1p  | auto | 1       |
|   pixels_168_U             | -    | -    |        | pixels_168  | ram_1p  | auto | 1       |
|   pixels_169_U             | -    | -    |        | pixels_169  | ram_1p  | auto | 1       |
|   pixels_170_U             | -    | -    |        | pixels_170  | ram_1p  | auto | 1       |
|   pixels_171_U             | -    | -    |        | pixels_171  | ram_1p  | auto | 1       |
|   pixels_172_U             | -    | -    |        | pixels_172  | ram_1p  | auto | 1       |
|   pixels_173_U             | -    | -    |        | pixels_173  | ram_1p  | auto | 1       |
|   pixels_174_U             | -    | -    |        | pixels_174  | ram_1p  | auto | 1       |
|   pixels_175_U             | -    | -    |        | pixels_175  | ram_1p  | auto | 1       |
|   pixels_176_U             | -    | -    |        | pixels_176  | ram_1p  | auto | 1       |
|   pixels_177_U             | -    | -    |        | pixels_177  | ram_1p  | auto | 1       |
|   pixels_178_U             | -    | -    |        | pixels_178  | ram_1p  | auto | 1       |
|   pixels_179_U             | -    | -    |        | pixels_179  | ram_1p  | auto | 1       |
|   ref_pixel_V_U            | 1    | -    |        | ref_pixel_V | ram_t2p | auto | 1       |
+----------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| Type      | Options                                  | Location                                                                                                       |
+-----------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+
| inline    |                                          | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:11 in calculate_distance                   |
| interface | s_axilite port=return bundle=CONTROL_BUS | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:19 in hyperspectral_hw_wrapped, return     |
| interface | axis port=in_stream                      | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:20 in hyperspectral_hw_wrapped, in_stream  |
| interface | axis port=out_stream                     | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:21 in hyperspectral_hw_wrapped, out_stream |
| pipeline  | II=1                                     | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:51 in hyperspectral_hw_wrapped             |
| pipeline  | II=1                                     | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:61 in hyperspectral_hw_wrapped             |
| pipeline  | II=1                                     | ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:89 in hyperspectral_hw_wrapped             |
+-----------+------------------------------------------+----------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+---------------------------------------------------------------------------------+-----------------+--------------------------------------+---------------------------------------------+
| Source Pragma                                                                   | Inferred Pragma | Options                              | Location                                    |
+---------------------------------------------------------------------------------+-----------------+--------------------------------------+---------------------------------------------+
| pipeline ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:61 | array_partition | dim=2 type=complete  variable=pixels | variable pixels in hyperspectral_hw_wrapped |
+---------------------------------------------------------------------------------+-----------------+--------------------------------------+---------------------------------------------+


