
---------- Begin Simulation Statistics ----------
final_tick                                74930287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170076                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   323205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.10                       # Real time elapsed on the host
host_tick_rate                              771715567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16513690                       # Number of instructions simulated
sim_ops                                      31381812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074930                       # Number of seconds simulated
sim_ticks                                 74930287000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6513690                       # Number of instructions committed
system.cpu0.committedOps                     12465432                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.007010                       # CPI: cycles per instruction
system.cpu0.discardedOps                      4199918                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1005350                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2012                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    6511745                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        24974                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      128889975                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.043465                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2632056                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu0.numCycles                       149860531                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5746346     46.10%     46.12% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     46.12% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     46.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     46.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     46.14% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     46.15% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     46.15% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     46.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     46.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     46.16% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     46.16% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     46.17% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      1.60%     47.77% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.07%     48.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     48.85% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6375722     51.15%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                12465432                       # Class of committed instruction
system.cpu0.tickCycles                       20970556                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     77                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.986057                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3457206                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2496146                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32886                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1218                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      117139588                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.066729                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3312697                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          206                       # TLB misses on write requests
system.cpu1.numCycles                       149860574                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32720986                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1471814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2944671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3080633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6161331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42605                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             624344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       853030                       # Transaction distribution
system.membus.trans_dist::CleanEvict           618784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            848513                       # Transaction distribution
system.membus.trans_dist::ReadExResp           848512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        624344                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4417527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4417527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4417527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    148856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1472857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1472857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1472857                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6830931500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7836316000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2623127                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2623127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2623127                       # number of overall hits
system.cpu0.icache.overall_hits::total        2623127                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8886                       # number of overall misses
system.cpu0.icache.overall_misses::total         8886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    227617000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    227617000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    227617000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    227617000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2632013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2632013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2632013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2632013                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003376                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003376                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003376                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003376                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25615.237452                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25615.237452                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25615.237452                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25615.237452                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu0.icache.writebacks::total             8870                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8886                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    218731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    218731000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    218731000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    218731000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003376                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003376                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003376                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003376                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24615.237452                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24615.237452                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24615.237452                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24615.237452                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2623127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2623127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    227617000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    227617000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2632013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2632013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25615.237452                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25615.237452                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    218731000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    218731000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24615.237452                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24615.237452                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999817                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2632013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           296.197727                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999817                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21064990                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21064990                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5878372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5878372                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5878372                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5878372                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1621132                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1621132                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1621132                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1621132                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 134496869000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 134496869000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 134496869000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 134496869000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7499504                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7499504                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7499504                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7499504                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.216165                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.216165                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.216165                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.216165                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82964.785718                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82964.785718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82964.785718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82964.785718                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       806167                       # number of writebacks
system.cpu0.dcache.writebacks::total           806167                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       801340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       801340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       801340                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       801340                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       819792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       819792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       819792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       819792                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  66568170500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  66568170500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  66568170500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  66568170500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109313                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109313                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109313                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109313                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81201.293133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81201.293133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81201.293133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81201.293133                       # average overall mshr miss latency
system.cpu0.dcache.replacements                819775                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       986409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         986409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    415679500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    415679500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1002814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1002814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016359                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016359                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25338.585797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25338.585797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16103                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    386683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    386683500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.016058                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016058                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24013.134199                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24013.134199                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4891963                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4891963                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1604727                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1604727                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 134081189500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 134081189500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6496690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6496690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.247007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.247007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83553.893902                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83553.893902                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       801038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       801038                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       803689                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       803689                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66181487000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66181487000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82347.135521                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82347.135521                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6698163                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           819791                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.170574                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         60815823                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        60815823                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1696382                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1696382                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1696382                       # number of overall hits
system.cpu1.icache.overall_hits::total        1696382                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1616262                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1616262                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1616262                       # number of overall misses
system.cpu1.icache.overall_misses::total      1616262                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  59058795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  59058795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  59058795500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  59058795500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3312644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3312644                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3312644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3312644                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.487907                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.487907                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.487907                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.487907                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36540.360103                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36540.360103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36540.360103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36540.360103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1616246                       # number of writebacks
system.cpu1.icache.writebacks::total          1616246                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1616262                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1616262                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1616262                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1616262                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  57442533500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  57442533500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  57442533500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  57442533500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.487907                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.487907                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.487907                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.487907                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35540.360103                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35540.360103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35540.360103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35540.360103                       # average overall mshr miss latency
system.cpu1.icache.replacements               1616246                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1696382                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1696382                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1616262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1616262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  59058795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  59058795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3312644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3312644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.487907                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.487907                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36540.360103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36540.360103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1616262                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1616262                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  57442533500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  57442533500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.487907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.487907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35540.360103                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35540.360103                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999810                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3312644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1616262                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.049571                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999810                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28117414                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28117414                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3397691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3397691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3397691                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3397691                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       721280                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        721280                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       721280                       # number of overall misses
system.cpu1.dcache.overall_misses::total       721280                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23665038000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23665038000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23665038000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23665038000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4118971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4118971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4118971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4118971                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175112                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 32809.779836                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32809.779836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 32809.779836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32809.779836                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       438447                       # number of writebacks
system.cpu1.dcache.writebacks::total           438447                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85522                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       635758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       635758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       635758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       635758                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19608413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19608413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19608413000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19608413000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154349                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 30842.573747                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30842.573747                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 30842.573747                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30842.573747                       # average overall mshr miss latency
system.cpu1.dcache.replacements                635742                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1959390                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1959390                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       465196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       465196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  14596771000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14596771000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2424586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2424586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191866                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191866                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 31377.679516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31377.679516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18092                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18092                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       447104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       447104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13606029500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13606029500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 30431.464491                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30431.464491                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438301                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438301                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9068267000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9068267000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151137                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151137                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 35411.298636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35411.298636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67430                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67430                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6002383500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6002383500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31816.889650                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31816.889650                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999822                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4033449                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           635758                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.344315                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999822                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33587526                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33587526                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1093396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              488449                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1607841                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7363                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18633                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1093396                       # number of overall hits
system.l2.overall_hits::.cpu1.data             488449                       # number of overall hits
system.l2.overall_hits::total                 1607841                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            801159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            522866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            147309                       # number of demand (read+write) misses
system.l2.demand_misses::total                1472857                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1523                       # number of overall misses
system.l2.overall_misses::.cpu0.data           801159                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           522866                       # number of overall misses
system.l2.overall_misses::.cpu1.data           147309                       # number of overall misses
system.l2.overall_misses::total               1472857                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    123974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65040322500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  43469720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  13249063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121883080000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    123974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65040322500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  43469720500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  13249063000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121883080000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          819792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1616262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          635758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3080698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         819792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1616262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         635758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3080698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.171393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.977271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.323503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.231706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.478092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.171393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.977271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.323503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.231706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.478092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81401.181878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81182.789559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83137.401361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89940.621415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82752.826649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81401.181878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81182.789559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83137.401361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89940.621415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82752.826649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              853030                       # number of writebacks
system.l2.writebacks::total                    853030                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       801159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       522866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       147309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1472857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       801159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       522866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       147309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1472857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    108744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  57028742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  38241060500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  11775973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 107154520000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    108744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  57028742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  38241060500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  11775973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 107154520000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.171393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.977271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.323503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.231706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.171393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.977271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.323503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.231706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.478092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71401.181878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71182.802041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73137.401361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79940.621415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72752.833439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71401.181878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71182.802041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73137.401361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79940.621415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72752.833439                       # average overall mshr miss latency
system.l2.replacements                        1476161                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1244614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1244614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1244614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1244614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1625116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1625116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1625116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1625116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        38258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         38258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143830                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          49966                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              848513                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  64820498500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4247463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69067962000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       803689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            992343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.264855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81173.053684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85007.074811                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81398.825946                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       798547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        49966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         848513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56835038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3747803500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  60582842000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.264855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71173.066206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75007.074811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71398.837731                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1093396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1100759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       522866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           524389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    123974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  43469720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  43593694500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1616262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1625148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.171393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.323503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.322672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81401.181878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83137.401361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83132.358802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       522866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       524389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    108744000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  38241060500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  38349804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.171393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.323503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.322672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71401.181878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73137.401361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73132.358802                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       349761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            363252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        97343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           99955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    219824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   9001599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9221423500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       447104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        463207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.162206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.217719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.215789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84159.264931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92473.002681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92255.750088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        97343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        99955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    193704000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8028169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8221873500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.162206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.217719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.215789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74159.264931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82473.002681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82255.750088                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.585590                       # Cycle average of tags in use
system.l2.tags.total_refs                     6123072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1477185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.145095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      87.786769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.270546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      805.546135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       72.212719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       55.769421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.085729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.786666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.070520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.054462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50767833                       # Number of tag accesses
system.l2.tags.data_accesses                 50767833                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         97472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      51274112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      33463424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9427776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           94262784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        97472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     33463424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33560896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54593920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54593920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         801158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         522866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         147309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1472856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       853030                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             853030                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1300836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        684290880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        446594099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        125820631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1258006445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1300836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    446594099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        447894935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      728596168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            728596168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      728596168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1300836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       684290880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       446594099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       125820631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1986602614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    852411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    801152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    522866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    142453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000321175750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3696399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             800520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1472857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     853030                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1472857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   853030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             73802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             71749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             71581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             96977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            89005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           195823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           209135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             52470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             52598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             52500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             52537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            52545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            52413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18927034250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7339970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46451921750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12893.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31643.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1161379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  751067                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1472857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               853030                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1028814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  410711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   28368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  53522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  53523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  53143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       407929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    364.043115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.592402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.177853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       157833     38.69%     38.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75442     18.49%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28186      6.91%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21039      5.16%     69.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18116      4.44%     73.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16381      4.02%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10967      2.69%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12080      2.96%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67885     16.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       407929                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.627364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.324409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.411550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          51324     96.59%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1668      3.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            91      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.342494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52282     98.39%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      0.20%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              171      0.32%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              527      0.99%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               93951616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  311232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54552704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                94262848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54593920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1253.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       728.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1258.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    728.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74930261500                       # Total gap between requests
system.mem_ctrls.avgGap                      32215.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        97472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     51273728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     33463424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9116992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     54552704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1300835.802217066055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 684285754.837693333626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 446594098.858849942684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 121672989.187936782837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 728046110.379905581474                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       801159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       522866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       147309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       853030                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     46264500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  23943895750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  16717837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5743923750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1863255117000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30377.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29886.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31973.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38992.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2184278.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1793346660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            953171175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6739046160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2257874460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5914680720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33895121820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        229969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51783210915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        691.085180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    299642250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2501980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72128664750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1119302100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            594919380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3742431000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2191580460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5914680720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32330234130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1547770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47440917870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.134074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3704452750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2501980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68723854250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2088355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2097644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1625116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          834034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           992343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          992342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1625148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       463207                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2459358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4848770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1907258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9242028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    104061312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    206880512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68749120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              380827328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1476161                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54593920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4556859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4514254     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42605      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4556859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5950395500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         953690892                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2424477830                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1235149053                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13340975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74930287000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
