Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 16 19:22:01 2021
| Host         : LAPTOP-EO0RR57C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dingceng_control_sets_placed.rpt
| Design       : dingceng
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+-------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+---------------+-------------------------+------------------+----------------+
|  ss/CLK           |               | ss/CLR                  |                2 |              3 |
|  clk_1M_IBUF_BUFG |               | ss/CLR                  |                3 |             10 |
| ~clk_im_IBUF_BUFG | PC_Write_IBUF | oo/aa/PC_Out[2]_i_2_n_0 |                8 |             30 |
| ~clk_im_IBUF_BUFG | IR_Write_IBUF |                         |               10 |             32 |
+-------------------+---------------+-------------------------+------------------+----------------+


