module div2(input logic clk, output logic q);


endmodule
