/* bench 12835.0.0 63f6432f89c6 */
/* bench 12835.0.1 8bf0312ee700 */
/* bench 12835.0.2 4c28ed0b0067 */
/* bench 12835.0.3 871260ba3cb6 */
/* bench 12835.0.4 b9fad5270570 */
/* bench 12835.0.5 418e370b2ee6 */
/* bench 12835.0.6 651fda418192 */
/* bench 12835.0.7 686cce3d2233 */
/* bench 12835.0.8 4ca396277258 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) ST-Ericsson SA 2011
 *
 * Author: Mattias Wallin <mattias.wallin@stericsson.com> for ST-Ericsson
 * Author: Sundar Iyer for ST-Ericsson
 * sched_clock implementation is based on:
 * plat-nomadik/timer.c Linus Walleij <linus.walleij@stericsson.com>
 *
 * DBx500-PRCMU Timer
 * The PRCMU has 5 timers which are available in a always-on
 * power domain.  We use the Timer 4 for our always-on clock
 * source on DB8500.
 */
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/clockchips.h>
/* bench 16657.1.0 6838c40122f8 */
/* bench 16657.1.1 035a56a8c43b */
/* bench 16657.1.2 c1ec1c9c113b */
/* bench 16657.1.3 64e0f53ba039 */
/* bench 16657.1.4 91335c22367d */
#define TIMER_MODE_CONTINUOUS	0x1
#define TIMER_DOWNCOUNT_VAL	0xffffffff

#define PRCMU_TIMER_REF		0
#define PRCMU_TIMER_DOWNCOUNT	0x4
#define PRCMU_TIMER_MODE	0x8

static void __iomem *clksrc_dbx500_timer_base;
/* bench 10166.2.0 ad228291b7e4 */
/* bench 10166.2.1 7c2d2067108c */
/* bench 10166.2.2 833f25124a75 */
/* bench 10166.2.3 aa5b9d045557 */
/* bench 10166.2.4 88b5b525c285 */
/* bench 10166.2.5 3d79a873bb0a */
/* bench 10166.2.6 5eca70fdb982 */
/* bench 10166.2.7 ed1f4b975a6f */
/* bench 10166.2.8 48bc94b52516 */
/* bench 10166.2.9 44c2eebaa96b */
/* bench 10166.2.10 24c55296ce3c */
{
	void __iomem *base = clksrc_dbx500_timer_base;
	u32 count, count2;
/* bench 23553.3.0 933d535f154b */
/* bench 23553.3.1 91462521f09a */
/* bench 23553.3.2 ac9e7cf0b7fd */
/* bench 23553.3.3 102c7f5e1be4 */
/* bench 23553.3.4 351ff49478f1 */
/* bench 23553.3.5 7f69cabfbd1c */
/* bench 23553.3.6 12657a934340 */
/* bench 23553.3.7 88205c3a1828 */
/* bench 23553.3.8 f0dfa94e0b94 */
/* bench 23553.3.9 d5c5c8a05fdd */
/* bench 23553.3.10 7dc001500237 */
/* bench 23553.3.11 861338ea14b6 */
/* bench 23553.3.12 12d50aa1e775 */
/* bench 23553.3.13 55f8090da056 */
/* bench 23553.3.14 833a577c06e8 */
/* bench 23553.3.15 3fecc3152e04 */
/* bench 23553.3.16 ea3e97a9c41a */
/* bench 23553.3.17 cd17d33b169a */
		count = readl_relaxed(base + PRCMU_TIMER_DOWNCOUNT);
		count2 = readl_relaxed(base + PRCMU_TIMER_DOWNCOUNT);
	} while (count2 != count);

	/* Negate because the timer is a decrementing counter */
	return ~count;
}

static struct clocksource clocksource_dbx500_prcmu = {
	.name		= "dbx500-prcmu-timer",
	.rating		= 100,
	.read		= clksrc_dbx500_prcmu_read,
	.mask		= CLOCKSOURCE_MASK(32),
	.flags		= CLOCK_SOURCE_IS_CONTINUOUS | CLOCK_SOURCE_SUSPEND_NONSTOP,
};

static int __init clksrc_dbx500_prcmu_init(struct device_node *node)
{
	clksrc_dbx500_timer_base = of_iomap(node, 0);

	/*
	 * The A9 sub system expects the timer to be configured as
	 * a continuous looping timer.
	 * The PRCMU should configure it but if it for some reason
	 * don't we do it here.
	 */
	if (readl(clksrc_dbx500_timer_base + PRCMU_TIMER_MODE) !=
	    TIMER_MODE_CONTINUOUS) {
		writel(TIMER_MODE_CONTINUOUS,
		       clksrc_dbx500_timer_base + PRCMU_TIMER_MODE);
		writel(TIMER_DOWNCOUNT_VAL,
/* bench 6717.1.0 e6ad3492b5af */
/* bench 6717.1.1 252aa94deace */
/* bench 6717.1.2 2a50a990360c */
/* bench 6717.1.3 b7edf7ed6adc */
	return clocksource_register_hz(&clocksource_dbx500_prcmu, RATE_32K);
}
TIMER_OF_DECLARE(dbx500_prcmu, "stericsson,db8500-prcmu-timer-4",
		       clksrc_dbx500_prcmu_init);
