\doxysection{port.\+c}
\hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source}{}\label{_g_c_c_2_a_r_m___c_r5_2port_8c_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CR5/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/ARM\_CR5/port.c}}
\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00029}00029\ \textcolor{comment}{/*\ Standard\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00030}00030\ \textcolor{preprocessor}{\#include\ <stdlib.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00031}00031\ \textcolor{preprocessor}{\#include\ <string.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00033}00033\ \textcolor{comment}{/*\ Scheduler\ includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00034}00034\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_free_r_t_o_s_8h}{FreeRTOS.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00035}00035\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{task_8h}{task.h}}"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00037}00037\ \textcolor{preprocessor}{\#ifndef\ configINTERRUPT\_CONTROLLER\_BASE\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00038}00038\ \textcolor{preprocessor}{\ \ \ \ \#error\ configINTERRUPT\_CONTROLLER\_BASE\_ADDRESS\ must\ be\ defined.\ \ Refer\ to\ Cortex-\/A\ equivalent:\ http:\ }\textcolor{comment}{/*www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/Cortex-\/A-\/Embedded-\/Processors.html\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00039}00039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00041}00041\ \textcolor{preprocessor}{\#ifndef\ configINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_OFFSET}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00042}00042\ \textcolor{preprocessor}{\ \ \ \ \#error\ configINTERRUPT\_CONTROLLER\_CPU\_INTERFACE\_OFFSET\ must\ be\ defined.\ \ Refer\ to\ Cortex-\/A\ equivalent:\ http:\ }\textcolor{comment}{/*www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/Cortex-\/A-\/Embedded-\/Processors.html\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00043}00043\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00045}00045\ \textcolor{preprocessor}{\#ifndef\ configUNIQUE\_INTERRUPT\_PRIORITIES}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00046}00046\ \textcolor{preprocessor}{\ \ \ \ \#error\ configUNIQUE\_INTERRUPT\_PRIORITIES\ must\ be\ defined.\ \ Refer\ to\ Cortex-\/A\ equivalent:\ http:\ }\textcolor{comment}{/*www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/Cortex-\/A-\/Embedded-\/Processors.html\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00047}00047\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00049}00049\ \textcolor{preprocessor}{\#ifndef\ configSETUP\_TICK\_INTERRUPT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \#error\ configSETUP\_TICK\_INTERRUPT()\ must\ be\ defined.\ \ Refer\ to\ Cortex-\/A\ equivalent:\ http:\ }\textcolor{comment}{/*www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/Cortex-\/A-\/Embedded-\/Processors.html\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00051}00051\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configSETUP\_TICK\_INTERRUPT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00053}00053\ \textcolor{preprocessor}{\#ifndef\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ \ \#error\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ must\ be\ defined.\ \ Refer\ to\ Cortex-\/A\ equivalent:\ http:\ }\textcolor{comment}{/*www.FreeRTOS.org/Using-\/FreeRTOS-\/on-\/Cortex-\/A-\/Embedded-\/Processors.html\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00055}00055\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00057}00057\ \textcolor{preprocessor}{\#if\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ ==\ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \#error\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ must\ not\ be\ set\ to\ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00059}00059\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00061}00061\ \textcolor{preprocessor}{\#if\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ >\ configUNIQUE\_INTERRUPT\_PRIORITIES}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \#error\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ must\ be\ less\ than\ or\ equal\ to\ configUNIQUE\_INTERRUPT\_PRIORITIES\ as\ the\ lower\ the\ numeric\ priority\ value\ the\ higher\ the\ logical\ interrupt\ priority}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00063}00063\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00065}00065\ \textcolor{preprocessor}{\#if\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00066}00066\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ configuration.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configMAX\_PRIORITIES\ >\ 32\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00068}00068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ can\ only\ be\ set\ to\ 1\ when\ configMAX\_PRIORITIES\ is\ less\ than\ or\ equal\ to\ 32.\ \ It\ is\ very\ rare\ that\ a\ system\ requires\ more\ than\ 10\ to\ 15\ difference\ priorities\ as\ tasks\ that\ share\ a\ priority\ will\ time\ slice.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00069}00069\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00070}00070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00072}00072\ \textcolor{comment}{/*\ In\ case\ security\ extensions\ are\ implemented.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00073}00073\ \textcolor{preprocessor}{\#if\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ <=\ (\ configUNIQUE\_INTERRUPT\_PRIORITIES\ /\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \#error\ configMAX\_API\_CALL\_INTERRUPT\_PRIORITY\ must\ be\ greater\ than\ (\ configUNIQUE\_INTERRUPT\_PRIORITIES\ /\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00075}00075\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00077}00077\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00078}00078\ \textcolor{comment}{\ *\ \_\_ARM\_FP\ is\ defined\ by\ the\ c\ preprocessor\ when\ FPU\ support\ is\ enabled,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00079}00079\ \textcolor{comment}{\ *\ usually\ with\ the\ -\/mfpu=\ argument\ and\ -\/mfloat-\/abi=.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00080}00080\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00081}00081\ \textcolor{comment}{\ *\ Note:\ Some\ implementations\ of\ the\ c\ standard\ library\ may\ use\ FPU\ registers}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00082}00082\ \textcolor{comment}{\ *\ \ \ \ \ \ \ for\ generic\ memory\ operations\ (memcpy,\ etc).}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00083}00083\ \textcolor{comment}{\ *\ \ \ \ \ \ \ When\ setting\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1,\ care\ must\ be\ taken\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00084}00084\ \textcolor{comment}{\ *\ \ \ \ \ \ \ ensure\ that\ the\ FPU\ registers\ are\ not\ used\ without\ an\ FPU\ context.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00085}00085\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00086}00086\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \#ifdef\ \_\_ARM\_FP}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ \_\_ARM\_FP\ is\ defined,\ so\ configUSE\_TASK\_FPU\_SUPPORT\ must\ be\ set\ to\ either\ to\ 1\ or\ 2.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ \_\_ARM\_FP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00090}00090\ \textcolor{preprocessor}{\#elif\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1\ )\ ||\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \#ifndef\ \_\_ARM\_FP}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ \_\_ARM\_FP\ is\ not\ defined,\ so\ configUSE\_TASK\_FPU\_SUPPORT\ must\ be\ set\ to\ 0.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ \_\_ARM\_FP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00094}00094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00096}00096\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00097}00097\ \textcolor{comment}{\ *\ Some\ vendor\ specific\ files\ default\ configCLEAR\_TICK\_INTERRUPT()\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00098}00098\ \textcolor{comment}{\ *\ portmacro.h.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00099}00099\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00100}00100\ \textcolor{preprocessor}{\#ifndef\ configCLEAR\_TICK\_INTERRUPT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00101}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a3fa0e1f577a34f688d80f58d51d937f2}{00101}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ configCLEAR\_TICK\_INTERRUPT()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00102}00102\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00103}00103\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00104}00104\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00105}00105\ \textcolor{comment}{\ *\ A\ critical\ section\ is\ exited\ when\ the\ critical\ section\ nesting\ count\ reaches}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00106}00106\ \textcolor{comment}{\ *\ this\ value.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00107}00107\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00108}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_ab7c7cbbda4fb9a253c7e5086071db162}{00108}}\ \textcolor{preprocessor}{\#define\ portNO\_CRITICAL\_NESTING\ \ \ \ \ \ \ \ \ \ (\ (\ uint32\_t\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00110}00110\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00111}00111\ \textcolor{comment}{\ *\ In\ all\ GICs\ 255\ can\ be\ written\ to\ the\ priority\ mask\ register\ to\ unmask\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00112}00112\ \textcolor{comment}{\ *\ (but\ the\ lowest)\ interrupt\ priority.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00113}00113\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00114}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a5eeb3ad5676c34d091d186ab0d926e35}{00114}}\ \textcolor{preprocessor}{\#define\ portUNMASK\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0xFFUL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00116}00116\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00117}00117\ \textcolor{comment}{\ *\ Tasks\ are\ not\ created\ with\ a\ floating\ point\ context,\ but\ can\ be\ given\ a}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00118}00118\ \textcolor{comment}{\ *\ floating\ point\ context\ after\ they\ have\ been\ created.\ \ A\ variable\ is\ stored\ as}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00119}00119\ \textcolor{comment}{\ *\ part\ of\ the\ tasks\ context\ that\ holds\ portNO\_FLOATING\_POINT\_CONTEXT\ if\ the\ task}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00120}00120\ \textcolor{comment}{\ *\ does\ not\ have\ an\ FPU\ context,\ or\ any\ other\ value\ if\ the\ task\ does\ have\ an\ FPU}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00121}00121\ \textcolor{comment}{\ *\ context.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00122}00122\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00123}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a20b80621f4d4ec9522bd510f89641cf3}{00123}}\ \textcolor{preprocessor}{\#define\ portNO\_FLOATING\_POINT\_CONTEXT\ \ \ \ (\ (\ StackType\_t\ )\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00125}00125\ \textcolor{comment}{/*\ Constants\ required\ to\ setup\ the\ initial\ task\ context.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00126}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{00126}}\ \textcolor{preprocessor}{\#define\ portINITIAL\_SPSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0x1f\ )\ }\textcolor{comment}{/*\ System\ mode,\ ARM\ mode,\ IRQ\ enabled\ FIQ\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00127}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a156ba74bc35da2293a2482ab4195183b}{00127}}\ \textcolor{preprocessor}{\#define\ portTHUMB\_MODE\_BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ StackType\_t\ )\ 0x20\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00128}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_af2ec609368450c6625b02b9421337d51}{00128}}\ \textcolor{preprocessor}{\#define\ portINTERRUPT\_ENABLE\_BIT\ \ \ \ \ \ \ \ \ (\ 0x80UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00129}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_adbfdd867a19042b41457005b761fe7ee}{00129}}\ \textcolor{preprocessor}{\#define\ portTHUMB\_MODE\_ADDRESS\ \ \ \ \ \ \ \ \ \ \ (\ 0x01UL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00130}00130\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00131}00131\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00132}00132\ \textcolor{comment}{\ *\ Used\ by\ portASSERT\_IF\_INTERRUPT\_PRIORITY\_INVALID()\ when\ ensuring\ the\ binary}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00133}00133\ \textcolor{comment}{\ *\ point\ is\ zero.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00134}00134\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00135}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a6dccb019d7021b86c2d3e6526f657740}{00135}}\ \textcolor{preprocessor}{\#define\ portBINARY\_POINT\_BITS\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ uint8\_t\ )\ 0x03\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00137}00137\ \textcolor{comment}{/*\ Masks\ all\ bits\ in\ the\ APSR\ other\ than\ the\ mode\ bits.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00138}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a22f68e4b19d3c26b3cf77a143b8359d6}{00138}}\ \textcolor{preprocessor}{\#define\ portAPSR\_MODE\_BITS\_MASK\ \ \ \ \ \ \ \ \ \ (\ 0x1F\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00140}00140\ \textcolor{comment}{/*\ The\ value\ of\ the\ mode\ bits\ in\ the\ APSR\ when\ the\ CPU\ is\ executing\ in\ user}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00141}00141\ \textcolor{comment}{\ *\ mode.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00142}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_af61c327cb0579039d84e213f28406965}{00142}}\ \textcolor{preprocessor}{\#define\ portAPSR\_USER\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x10\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00144}00144\ \textcolor{comment}{/*\ The\ critical\ section\ macros\ only\ mask\ interrupts\ up\ to\ an\ application}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00145}00145\ \textcolor{comment}{\ *\ determined\ priority\ level.\ \ Sometimes\ it\ is\ necessary\ to\ turn\ interrupt\ off\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00146}00146\ \textcolor{comment}{\ *\ the\ CPU\ itself\ before\ modifying\ certain\ hardware\ registers.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00147}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a0ec4cc0c5734524ab70265f2abd8b5cf}{00147}}\ \textcolor{preprocessor}{\#define\ portCPU\_IRQ\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}CPSID\ i"{}\ :::\ "{}memory"{}\ );\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}DSB"{}\ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}ISB"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00152}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a11ac29362dde9a175ccaac7cf8cc588c}{00152}}\ \textcolor{preprocessor}{\#define\ portCPU\_IRQ\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}CPSIE\ i"{}\ :::\ "{}memory"{}\ );\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}DSB"{}\ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \_\_asm\ volatile\ (\ "{}ISB"{}\ );}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00158}00158\ \textcolor{comment}{/*\ Macro\ to\ unmask\ all\ interrupt\ priorities.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00159}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_add90c69e5eb5f04699c6978856695904}{00159}}\ \textcolor{preprocessor}{\#define\ portCLEAR\_INTERRUPT\_MASK()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00160}00160\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ portCPU\_IRQ\_DISABLE();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ portICCPMR\_PRIORITY\_MASK\_REGISTER\ =\ portUNMASK\_VALUE;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_\_asm\ volatile\ (\ "{}DSB\ \ \ \ \ \ \ \(\backslash\)n"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ "{}ISB\ \ \ \ \ \ \ \(\backslash\)n"{}\ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ portCPU\_IRQ\_ENABLE();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00168}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_afa25d401ba43865fa6fbd14f8eecdb93}{00168}}\ \textcolor{preprocessor}{\#define\ portINTERRUPT\_PRIORITY\_REGISTER\_OFFSET\ \ \ \ 0x400UL}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00169}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a6a8cc3be38f6a681ffcf3a895970853f}{00169}}\ \textcolor{preprocessor}{\#define\ portMAX\_8\_BIT\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ uint8\_t\ )\ 0xff\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00170}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_af039687d4e35ac6f855103d8a28e373b}{00170}}\ \textcolor{preprocessor}{\#define\ portBIT\_0\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ uint8\_t\ )\ 0x01\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00172}00172\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00173}00173\ \textcolor{comment}{\ *\ Let\ the\ user\ override\ the\ pre-\/loading\ of\ the\ initial\ LR\ with\ the\ address\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00174}00174\ \textcolor{comment}{\ *\ prvTaskExitError()\ in\ case\ is\ messes\ up\ unwinding\ of\ the\ stack\ in\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00175}00175\ \textcolor{comment}{\ *\ debugger.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00176}00176\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00177}00177\ \textcolor{preprocessor}{\#ifdef\ configTASK\_RETURN\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_RETURN\_ADDRESS\ \ \ \ configTASK\_RETURN\_ADDRESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00179}00179\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00180}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}{00180}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTASK\_RETURN\_ADDRESS\ \ \ \ prvTaskExitError}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00181}00181\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00183}00183\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00185}00185\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00186}00186\ \textcolor{comment}{\ *\ The\ space\ on\ the\ stack\ required\ to\ hold\ the\ FPU\ registers.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00187}00187\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00188}00188\ \textcolor{comment}{\ *\ The\ ARM\ Cortex\ R5\ processor\ implements\ the\ VFPv3-\/D16\ FPU}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00189}00189\ \textcolor{comment}{\ *\ architecture.\ This\ includes\ only\ 16\ double-\/precision\ registers,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00190}00190\ \textcolor{comment}{\ *\ instead\ of\ 32\ as\ is\ in\ VFPv3.\ The\ register\ bank\ can\ be\ viewed}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00191}00191\ \textcolor{comment}{\ *\ either\ as\ sixteen\ 64-\/bit\ double-\/word\ registers\ (D0-\/D15)\ or}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00192}00192\ \textcolor{comment}{\ *\ thirty-\/two\ 32-\/bit\ single-\/word\ registers\ (S0-\/S31),\ in\ both\ cases}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00193}00193\ \textcolor{comment}{\ *\ the\ size\ of\ the\ bank\ remains\ the\ same.\ The\ FPU\ has\ also\ a\ 32-\/bit}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00194}00194\ \textcolor{comment}{\ *\ status\ register.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00195}00195\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00196}00196\ \textcolor{preprocessor}{\ \ \ \ \#define\ portFPU\_REGISTER\_WORDS\ \ \ \ (\ (\ 16\ *\ 2\ )\ +\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00197}00197\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00199}00199\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00201}00201\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00202}00202\ \textcolor{comment}{\ *\ Starts\ the\ first\ task\ executing.\ \ This\ function\ is\ necessarily\ written\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00203}00203\ \textcolor{comment}{\ *\ assembly\ code\ so\ is\ implemented\ in\ portASM.s.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00204}00204\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00205}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a222aec9e4494ebf3fdbda864b5cb3a4b}{00205}}\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a222aec9e4494ebf3fdbda864b5cb3a4b}{vPortRestoreTaskContext}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00207}00207\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00208}00208\ \textcolor{comment}{\ *\ Used\ to\ catch\ tasks\ that\ attempt\ to\ return\ from\ their\ implementing\ function.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00209}00209\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00210}00210\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___m_p_u_2port_8c_a813e8227aedfc6bd83c66c4a9b8e4f41}{prvTaskExitError}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00212}00212\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00214}00214\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00215}00215\ \textcolor{comment}{\ *\ If\ the\ application\ provides\ an\ implementation\ of\ vApplicationIRQHandler(),}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00216}00216\ \textcolor{comment}{\ *\ then\ it\ will\ get\ called\ directly\ without\ saving\ the\ FPU\ registers\ on}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00217}00217\ \textcolor{comment}{\ *\ interrupt\ entry,\ and\ this\ weak\ implementation\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00218}00218\ \textcolor{comment}{\ *\ vApplicationFPUSafeIRQHandler()\ is\ just\ provided\ to\ remove\ linkage\ errors\ -\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00219}00219\ \textcolor{comment}{\ *\ it\ should\ never\ actually\ get\ called\ so\ its\ implementation\ contains\ a}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00220}00220\ \textcolor{comment}{\ *\ call\ to\ configASSERT()\ that\ will\ always\ fail.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00221}00221\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00222}00222\ \textcolor{comment}{\ *\ If\ the\ application\ provides\ its\ own\ implementation\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00223}00223\ \textcolor{comment}{\ *\ vApplicationFPUSafeIRQHandler()\ then\ the\ implementation\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00224}00224\ \textcolor{comment}{\ *\ vApplicationIRQHandler()\ provided\ in\ portASM.S\ will\ save\ the\ FPU\ registers}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00225}00225\ \textcolor{comment}{\ *\ before\ calling\ it.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00226}00226\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00227}00227\ \textcolor{comment}{\ *\ Therefore,\ if\ the\ application\ writer\ wants\ FPU\ registers\ to\ be\ saved\ on}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00228}00228\ \textcolor{comment}{\ *\ interrupt\ entry\ their\ IRQ\ handler\ must\ be\ called}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00229}00229\ \textcolor{comment}{\ *\ vApplicationFPUSafeIRQHandler(),\ and\ if\ the\ application\ writer\ does\ not\ want}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00230}00230\ \textcolor{comment}{\ *\ FPU\ registers\ to\ be\ saved\ on\ interrupt\ entry\ their\ IRQ\ handler\ must\ be}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00231}00231\ \textcolor{comment}{\ *\ called\ vApplicationIRQHandler().}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00232}00232\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00233}00233\ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a5a3f8eb6d690774e9b1ea101b8dabef6}{vApplicationFPUSafeIRQHandler}}(\ uint32\_t\ ulICCIAR\ )\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ \mbox{\hyperlink{porttrap_8c_acf66f77446c31149307d114f4e52e89a}{weak}}\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00234}00234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00236}00236\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00238}00238\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00239}00239\ \textcolor{comment}{\ *\ A\ variable\ is\ used\ to\ keep\ track\ of\ the\ critical\ section\ nesting.\ \ This}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00240}00240\ \textcolor{comment}{\ *\ variable\ has\ to\ be\ stored\ as\ part\ of\ the\ task\ context\ and\ must\ be\ initialised\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00241}00241\ \textcolor{comment}{\ *\ a\ non\ zero\ value\ to\ ensure\ interrupts\ don't\ inadvertently\ become\ unmasked\ before}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00242}00242\ \textcolor{comment}{\ *\ the\ scheduler\ starts.\ \ As\ it\ is\ stored\ as\ part\ of\ the\ task\ context\ it\ will}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00243}00243\ \textcolor{comment}{\ *\ automatically\ be\ set\ to\ 0\ when\ the\ first\ task\ is\ started.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00244}00244\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00245}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a4e719b187cba9cb244aeb611aca513f6}{00245}}\ \textcolor{keyword}{volatile}\ uint32\_t\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ =\ 9999UL;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00247}00247\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00249}00249\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00250}00250\ \textcolor{comment}{\ *\ Saved\ as\ part\ of\ the\ task\ context.\ \ If\ ulPortTaskHasFPUContext\ is\ non-\/zero\ then}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00251}00251\ \textcolor{comment}{\ *\ a\ floating\ point\ context\ must\ be\ saved\ and\ restored\ for\ the\ task.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00252}00252\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00253}00253\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_afab45f3043d66e5177f6f6a6d820ad85}{ulPortTaskHasFPUContext}}\ =\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00254}00254\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00256}00256\ \textcolor{comment}{/*\ Set\ to\ 1\ to\ pend\ a\ context\ switch\ from\ an\ ISR.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00257}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a422bbb3ce640108f9e2f9fe3b0455e25}{00257}}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_af7379f3a7e701dee1645676d390894cd}{ulPortYieldRequired}}\ =\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00259}00259\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00260}00260\ \textcolor{comment}{\ *\ Counts\ the\ interrupt\ nesting\ depth.\ \ A\ context\ switch\ is\ only\ performed\ if}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00261}00261\ \textcolor{comment}{\ *\ if\ the\ nesting\ depth\ is\ 0.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00262}00262\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00263}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a0c0a4141463b0f10bb8c7b583b9f6fd2}{00263}}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a40868ecf19f715525b20ccca1933c03e}{ulPortInterruptNesting}}\ =\ 0UL;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00264}00264\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00265}00265\ \textcolor{comment}{/*\ Used\ in\ asm\ code.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00266}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a5833b69735b0e55c3ba043433556540c}{00266}}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ used\ )\ )\ \textcolor{keyword}{const}\ uint32\_t\ ulICCIAR\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a468d581c03cd0c8058d7ade3535ea404}{portICCIAR\_INTERRUPT\_ACKNOWLEDGE\_REGISTER\_ADDRESS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00267}00267\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ used\ )\ )\ \textcolor{keyword}{const}\ uint32\_t\ ulICCEOIR\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ae08992caa611c2bc4f2607649f08f235}{portICCEOIR\_END\_OF\_INTERRUPT\_REGISTER\_ADDRESS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00268}00268\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ used\ )\ )\ \textcolor{keyword}{const}\ uint32\_t\ ulICCPMR\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_a3ab612f092e436d6e29c15eb8c03e088}{portICCPMR\_PRIORITY\_MASK\_REGISTER\_ADDRESS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00269}00269\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_ab35b2424ac8c0625cfdbbcf916c5e1c3}{\_\_attribute\_\_}}(\ (\ used\ )\ )\ \textcolor{keyword}{const}\ uint32\_t\ ulMaxAPIPriorityMask\ =\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_ac9f1c06e69726c3dae4d3e7560895840}{configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}\ <<\ portPRIORITY\_SHIFT\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00271}00271\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00272}00272\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00273}00273\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00274}00274\ \textcolor{comment}{\ *\ See\ header\ file\ for\ description.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00275}00275\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00276}00276\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_aec89de59377079f7dc6a71dfbefd9a6f}{pxPortInitialiseStack}}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ *\ pxTopOfStack,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00277}00277\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{TaskFunction\_t}}\ pxCode,}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00278}00278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ *\ pvParameters\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00279}00279\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00280}00280\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00281}00281\ \textcolor{comment}{\ \ \ \ \ *\ Setup\ the\ initial\ stack\ of\ the\ task.\ \ The\ stack\ is\ set\ exactly\ as}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00282}00282\ \textcolor{comment}{\ \ \ \ \ *\ expected\ by\ the\ portRESTORE\_CONTEXT()\ macro.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00283}00283\ \textcolor{comment}{\ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00284}00284\ \textcolor{comment}{\ \ \ \ \ *\ The\ fist\ real\ value\ on\ the\ stack\ is\ the\ status\ register,\ which\ is\ set\ for}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00285}00285\ \textcolor{comment}{\ \ \ \ \ *\ system\ mode,\ with\ interrupts\ enabled.\ \ A\ few\ NULLs\ are\ added\ first\ to\ ensure}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00286}00286\ \textcolor{comment}{\ \ \ \ \ *\ GDB\ does\ not\ try\ decoding\ a\ non-\/existent\ return\ address.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00287}00287\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00288}00288\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_third_party_2_g_c_c_2_a_r_c___e_m___h_s_2portmacro_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00289}00289\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00290}00290\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_third_party_2_g_c_c_2_a_r_c___e_m___h_s_2portmacro_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00291}00291\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00292}00292\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_third_party_2_g_c_c_2_a_r_c___e_m___h_s_2portmacro_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00293}00293\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00294}00294\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a153b1b0b2476d5fea865a32e6d27027d}{portINITIAL\_SPSR}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00296}00296\ \ \ \ \ \textcolor{keywordflow}{if}(\ (\ (\ uint32\_t\ )\ pxCode\ \&\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_adbfdd867a19042b41457005b761fe7ee}{portTHUMB\_MODE\_ADDRESS}}\ )\ !=\ 0x00UL\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00297}00297\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00298}00298\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ The\ task\ will\ start\ in\ THUMB\ mode.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00299}00299\ \ \ \ \ \ \ \ \ *pxTopOfStack\ |=\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_a156ba74bc35da2293a2482ab4195183b}{portTHUMB\_MODE\_BIT}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00300}00300\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00302}00302\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00304}00304\ \ \ \ \ \textcolor{comment}{/*\ Next\ the\ return\ address,\ which\ in\ this\ case\ is\ the\ start\ of\ the\ task.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00305}00305\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pxCode;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00306}00306\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00308}00308\ \ \ \ \ \textcolor{comment}{/*\ Next\ all\ the\ registers\ other\ than\ the\ stack\ pointer.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00309}00309\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}{portTASK\_RETURN\_ADDRESS}};\ \textcolor{comment}{/*\ R14\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00310}00310\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00311}00311\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x12121212;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R12\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00312}00312\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00313}00313\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x11111111;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R11\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00314}00314\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00315}00315\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x10101010;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R10\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00316}00316\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00317}00317\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x09090909;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R9\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00318}00318\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00319}00319\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x08080808;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R8\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00320}00320\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00321}00321\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x07070707;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R7\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00322}00322\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00323}00323\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x06060606;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R6\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00324}00324\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00325}00325\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x05050505;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R5\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00326}00326\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00327}00327\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x04040404;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R4\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00328}00328\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00329}00329\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x03030303;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R3\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00330}00330\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00331}00331\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x02020202;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R2\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00332}00332\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00333}00333\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ 0x01010101;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R1\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00334}00334\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00335}00335\ \ \ \ \ *pxTopOfStack\ =\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ pvParameters;\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ R0\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00337}00337\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00338}00338\ \textcolor{comment}{\ \ \ \ \ *\ The\ task\ will\ start\ with\ a\ critical\ nesting\ count\ of\ 0\ as\ interrupts\ are}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00339}00339\ \textcolor{comment}{\ \ \ \ \ *\ enabled.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00340}00340\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00341}00341\ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00342}00342\ \ \ \ \ *pxTopOfStack\ =\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00345}00345\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00346}00346\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00347}00347\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ The\ task\ will\ start\ without\ a\ floating\ point\ context.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00348}00348\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ A\ task\ that\ uses\ the\ floating\ point\ hardware\ must\ call}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00349}00349\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ vPortTaskUsesFPU()\ before\ executing\ any\ floating\ point}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00350}00350\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ instructions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00351}00351\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00352}00352\ \ \ \ \ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00353}00353\ \ \ \ \ \ \ \ \ *pxTopOfStack\ =\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a20b80621f4d4ec9522bd510f89641cf3}{portNO\_FLOATING\_POINT\_CONTEXT}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00354}00354\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 2\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00356}00356\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00357}00357\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00358}00358\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ The\ task\ will\ start\ with\ a\ floating\ point\ context.\ Leave\ enough}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00359}00359\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ space\ for\ the\ registers\ and\ ensure\ they\ are\ initialized\ to\ 0.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00360}00360\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00361}00361\ \ \ \ \ \ \ \ \ pxTopOfStack\ -\/=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_aa370b2e3c50d0aa31291bf4c83f0519e}{portFPU\_REGISTER\_WORDS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00362}00362\ \ \ \ \ \ \ \ \ memset(\ pxTopOfStack,\ 0x00,\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_aa370b2e3c50d0aa31291bf4c83f0519e}{portFPU\_REGISTER\_WORDS}}\ *\ \textcolor{keyword}{sizeof}(\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}}\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ pxTopOfStack-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00365}00365\ \ \ \ \ \ \ \ \ *pxTopOfStack\ =\ \mbox{\hyperlink{projdefs_8h_af268cf937960eb029256bd9c4d949fbe}{pdTRUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00366}00366\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_afab45f3043d66e5177f6f6a6d820ad85}{ulPortTaskHasFPUContext}}\ =\ \mbox{\hyperlink{projdefs_8h_af268cf937960eb029256bd9c4d949fbe}{pdTRUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00367}00367\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00368}00368\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00369}00369\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \#error\ Invalid\ configUSE\_TASK\_FPU\_SUPPORT\ setting\ -\/\ configUSE\_TASK\_FPU\_SUPPORT\ must\ be\ set\ to\ 0,\ 1,\ or\ 2.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00371}00371\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00372}00372\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00374}00374\ \ \ \ \ \textcolor{keywordflow}{return}\ pxTopOfStack;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00375}00375\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00376}00376\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00378}00378\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_rx___m_p_u_2port_8c_a813e8227aedfc6bd83c66c4a9b8e4f41}{prvTaskExitError}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00379}00379\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00380}00380\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00381}00381\ \textcolor{comment}{\ \ \ \ \ *\ A\ function\ that\ implements\ a\ task\ must\ not\ exit\ or\ attempt\ to\ return\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00382}00382\ \textcolor{comment}{\ \ \ \ \ *\ its\ caller\ as\ there\ is\ nothing\ to\ return\ to.\ \ If\ a\ task\ wants\ to\ exit\ it}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00383}00383\ \textcolor{comment}{\ \ \ \ \ *\ should\ instead\ call\ vTaskDelete(\ NULL\ ).}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00384}00384\ \textcolor{comment}{\ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00385}00385\ \textcolor{comment}{\ \ \ \ \ *\ Artificially\ force\ an\ assert()\ to\ be\ triggered\ if\ configASSERT()\ is}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00386}00386\ \textcolor{comment}{\ \ \ \ \ *\ defined,\ then\ stop\ here\ so\ application\ writers\ can\ catch\ the\ error.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00387}00387\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00388}00388\ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a40868ecf19f715525b20ccca1933c03e}{ulPortInterruptNesting}}\ ==\ \string~0UL\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00389}00389\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portable_2_g_c_c_2_a_r_m___c_m23_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{portDISABLE\_INTERRUPTS}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00390}00390\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00391}00391\ \ \ \ \ \textcolor{keywordflow}{for}(\ ;\ ;\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00392}00392\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00393}00393\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00394}00394\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00395}00395\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00396}00396\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00397}00397\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00398}00398\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00399}00399\ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a5a3f8eb6d690774e9b1ea101b8dabef6}{vApplicationFPUSafeIRQHandler}}(\ uint32\_t\ ulICCIAR\ )\ \textcolor{comment}{/*\ \_\_attribute\_\_(\ (\ weak\ )\ )\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00400}00400\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00401}00401\ \ \ \ \ \ \ \ \ (\ void\ )\ ulICCIAR;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00402}00402\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ (\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{void}\ *\ )\ \mbox{\hyperlink{_third_party_2_g_c_c_2_a_r_c___e_m___h_s_2portmacro_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00403}00403\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00405}00405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ !=\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00406}00406\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00408}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{00408}}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_p_c_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{xPortStartScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00409}00409\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00410}00410\ \ \ \ \ uint32\_t\ ulAPSR,\ ulCycles\ =\ 8;\ \textcolor{comment}{/*\ 8\ bits\ per\ byte.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\ configASSERT\_DEFINED\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00413}00413\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00414}00414\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint8\_t\ ucOriginalPriority;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00415}00415\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint8\_t\ *\ \textcolor{keyword}{const}\ pucFirstUserPriorityRegister\ =\ (\ \textcolor{keyword}{volatile}\ uint8\_t\ *\ const\ )\ (\ configINTERRUPT\_CONTROLLER\_BASE\_ADDRESS\ +\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_afa25d401ba43865fa6fbd14f8eecdb93}{portINTERRUPT\_PRIORITY\_REGISTER\_OFFSET}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00416}00416\ \ \ \ \ \ \ \ \ \textcolor{keyword}{volatile}\ uint8\_t\ ucMaxPriorityValue;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00418}00418\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00419}00419\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Determine\ how\ many\ priority\ bits\ are\ implemented\ in\ the\ GIC.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00420}00420\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Save\ the\ interrupt\ priority\ value\ that\ is\ about\ to\ be\ clobbered.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00421}00421\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00422}00422\ \ \ \ \ \ \ \ \ ucOriginalPriority\ =\ *pucFirstUserPriorityRegister;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00423}00423\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00424}00424\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00425}00425\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Determine\ the\ number\ of\ priority\ bits\ available.\ \ First\ write\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00426}00426\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ all\ possible\ bits.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00427}00427\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00428}00428\ \ \ \ \ \ \ \ \ *pucFirstUserPriorityRegister\ =\ \mbox{\hyperlink{_c_c_s_2_a_r_m___c_m3_2port_8c_a6a8cc3be38f6a681ffcf3a895970853f}{portMAX\_8\_BIT\_VALUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00429}00429\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00430}00430\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Read\ the\ value\ back\ to\ see\ how\ many\ bits\ stuck.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00431}00431\ \ \ \ \ \ \ \ \ ucMaxPriorityValue\ =\ *pucFirstUserPriorityRegister;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00432}00432\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Shift\ to\ the\ least\ significant\ bits.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00434}00434\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\ (\ ucMaxPriorityValue\ \&\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_af039687d4e35ac6f855103d8a28e373b}{portBIT\_0\_SET}}\ )\ !=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_af039687d4e35ac6f855103d8a28e373b}{portBIT\_0\_SET}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00435}00435\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00436}00436\ \ \ \ \ \ \ \ \ \ \ \ \ ucMaxPriorityValue\ >>=\ (\ uint8\_t\ )\ 0x01;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00438}00438\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00439}00439\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ If\ ulCycles\ reaches\ 0\ then\ ucMaxPriorityValue\ must\ have\ been}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00440}00440\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ read\ as\ 0,\ indicating\ a\ misconfiguration.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00441}00441\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00442}00442\ \ \ \ \ \ \ \ \ \ \ \ \ ulCycles-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00444}00444\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ ulCycles\ ==\ 0\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00445}00445\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00446}00446\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00447}00447\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00448}00448\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00449}00449\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00450}00450\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00451}00451\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Sanity\ check\ configUNIQUE\_INTERRUPT\_PRIORITIES\ matches\ the\ read}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00452}00452\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ value.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00453}00453\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00454}00454\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ ucMaxPriorityValue\ ==\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ae38055d8737951e9ecdddfc7647d64b0}{portLOWEST\_INTERRUPT\_PRIORITY}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00456}00456\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00457}00457\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Restore\ the\ clobbered\ interrupt\ priority\ register\ to\ its\ original}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00458}00458\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ value.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00459}00459\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00460}00460\ \ \ \ \ \ \ \ \ *pucFirstUserPriorityRegister\ =\ ucOriginalPriority;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00461}00461\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00462}00462\ \textcolor{preprocessor}{\ \ \ \ \#endif\ }\textcolor{comment}{/*\ configASSERT\_DEFINED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00463}00463\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00464}00464\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00465}00465\ \textcolor{comment}{\ \ \ \ \ *\ Only\ continue\ if\ the\ CPU\ is\ not\ in\ User\ mode.\ \ The\ CPU\ must\ be\ in\ a}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00466}00466\ \textcolor{comment}{\ \ \ \ \ *\ Privileged\ mode\ for\ the\ scheduler\ to\ start.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00467}00467\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00468}00468\ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}MRS\ \%0,\ APSR"{}}\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (\ ulAPSR\ )::\textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00469}00469\ \ \ \ \ ulAPSR\ \&=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a22f68e4b19d3c26b3cf77a143b8359d6}{portAPSR\_MODE\_BITS\_MASK}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00470}00470\ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ ulAPSR\ !=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_af61c327cb0579039d84e213f28406965}{portAPSR\_USER\_MODE}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00472}00472\ \ \ \ \ \textcolor{keywordflow}{if}(\ ulAPSR\ !=\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_af61c327cb0579039d84e213f28406965}{portAPSR\_USER\_MODE}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00473}00473\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00474}00474\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00475}00475\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Only\ continue\ if\ the\ binary\ point\ value\ is\ set\ to\ its\ lowest\ possible}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00476}00476\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ setting.\ \ See\ the\ comments\ in\ vPortValidateInterruptPriority()\ below\ for}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00477}00477\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ more\ information.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00478}00478\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00479}00479\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ (\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}{portICCBPR\_BINARY\_POINT\_REGISTER}}\ \&\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a6dccb019d7021b86c2d3e6526f657740}{portBINARY\_POINT\_BITS}}\ )\ <=\ portMAX\_BINARY\_POINT\_VALUE\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00481}00481\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ (\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}{portICCBPR\_BINARY\_POINT\_REGISTER}}\ \&\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a6dccb019d7021b86c2d3e6526f657740}{portBINARY\_POINT\_BITS}}\ )\ <=\ portMAX\_BINARY\_POINT\_VALUE\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00482}00482\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00483}00483\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00484}00484\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ Interrupts\ are\ turned\ off\ in\ the\ CPU\ itself\ to\ ensure\ tick\ does}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00485}00485\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ not\ execute\ \ while\ the\ scheduler\ is\ being\ started.\ \ Interrupts\ are}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00486}00486\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ automatically\ turned\ back\ on\ in\ the\ CPU\ when\ the\ first\ task\ starts}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00487}00487\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ executing.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00488}00488\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00489}00489\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a0ec4cc0c5734524ab70265f2abd8b5cf}{portCPU\_IRQ\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00490}00490\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00491}00491\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ timer\ that\ generates\ the\ tick\ ISR.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00492}00492\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_r_x100_2port_8c_a316888897c1314ce850ff136a2bc7d82}{configSETUP\_TICK\_INTERRUPT}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00494}00494\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Start\ the\ first\ task\ executing.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00495}00495\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a222aec9e4494ebf3fdbda864b5cb3a4b}{vPortRestoreTaskContext}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00496}00496\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00497}00497\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00499}00499\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00500}00500\ \textcolor{comment}{\ \ \ \ \ *\ Will\ only\ get\ here\ if\ vTaskStartScheduler()\ was\ called\ with\ the\ CPU\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00501}00501\ \textcolor{comment}{\ \ \ \ \ *\ a\ non-\/privileged\ mode\ or\ the\ binary\ point\ register\ was\ not\ set\ to\ its\ lowest}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00502}00502\ \textcolor{comment}{\ \ \ \ \ *\ possible\ value.\ \ prvTaskExitError()\ is\ referenced\ to\ prevent\ a\ compiler}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00503}00503\ \textcolor{comment}{\ \ \ \ \ *\ warning\ about\ it\ being\ defined\ but\ not\ referenced\ in\ the\ case\ that\ the\ user}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00504}00504\ \textcolor{comment}{\ \ \ \ \ *\ defines\ their\ own\ exit\ address.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00505}00505\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00506}00506\ \ \ \ \ (\ void\ )\ prvTaskExitError;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00508}00508\ \ \ \ \ \textcolor{keywordflow}{return}\ 0;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00509}00509\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00510}00510\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00512}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{00512}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_b_c_c_216_bit_d_o_s_2_flsh186_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{vPortEndScheduler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00513}00513\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00514}00514\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00515}00515\ \textcolor{comment}{\ \ \ \ \ *\ Not\ implemented\ in\ ports\ where\ there\ is\ nothing\ to\ return\ to.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00516}00516\ \textcolor{comment}{\ \ \ \ \ *\ Artificially\ force\ an\ assert.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00517}00517\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00518}00518\ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ ==\ 1000UL\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00519}00519\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00520}00520\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00522}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{00522}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00523}00523\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00524}00524\ \ \ \ \ \textcolor{comment}{/*\ Mask\ interrupts\ up\ to\ the\ max\ syscall\ interrupt\ priority.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00525}00525\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a0625efca0dcd0cb3a264e046a937731a}{ulPortSetInterruptMask}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00527}00527\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00528}00528\ \textcolor{comment}{\ \ \ \ \ *\ Now\ that\ interrupts\ are\ disabled,\ ulCriticalNesting\ can\ be\ accessed}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00529}00529\ \textcolor{comment}{\ \ \ \ \ *\ directly.\ \ Increment\ ulCriticalNesting\ to\ keep\ a\ count\ of\ how\ many\ times}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00530}00530\ \textcolor{comment}{\ \ \ \ \ *\ portENTER\_CRITICAL()\ has\ been\ called.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00531}00531\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00532}00532\ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}++;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00533}00533\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00534}00534\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00535}00535\ \textcolor{comment}{\ \ \ \ \ *\ This\ is\ not\ the\ interrupt\ safe\ version\ of\ the\ enter\ critical\ function\ so}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00536}00536\ \textcolor{comment}{\ \ \ \ \ *\ assert()\ if\ it\ is\ being\ called\ from\ an\ interrupt\ context.\ \ Only\ API}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00537}00537\ \textcolor{comment}{\ \ \ \ \ *\ functions\ that\ end\ in\ "{}FromISR"{}\ can\ be\ used\ in\ an\ interrupt.\ \ Only\ assert\ if}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00538}00538\ \textcolor{comment}{\ \ \ \ \ *\ the\ critical\ nesting\ count\ is\ 1\ to\ protect\ against\ recursive\ calls\ if\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00539}00539\ \textcolor{comment}{\ \ \ \ \ *\ assert\ function\ also\ uses\ a\ critical\ section.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00540}00540\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00541}00541\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ ==\ 1\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00542}00542\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00543}00543\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a40868ecf19f715525b20ccca1933c03e}{ulPortInterruptNesting}}\ ==\ 0\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00544}00544\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00545}00545\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00546}00546\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00548}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_aed20ada05b957181a0de042802a82a5b}{00548}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00549}00549\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00550}00550\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ >\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00551}00551\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00552}00552\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Decrement\ the\ nesting\ count\ as\ the\ critical\ section\ is\ being\ exited.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00553}00553\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}-\/-\/;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00555}00555\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00556}00556\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ If\ the\ nesting\ level\ has\ reached\ zero\ then\ all\ interrupt}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00557}00557\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ priorities\ must\ be\ re-\/enabled.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00558}00558\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00559}00559\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2port_8c_abd5c4f2fdb773b389a89cf1bb14f22c8}{ulCriticalNesting}}\ ==\ \mbox{\hyperlink{_a_r_m7___a_t91_f_r40008_2port_i_s_r_8c_ab7c7cbbda4fb9a253c7e5086071db162}{portNO\_CRITICAL\_NESTING}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00560}00560\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00561}00561\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00562}00562\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ Critical\ nesting\ has\ reached\ zero\ so\ all\ interrupt\ priorities}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00563}00563\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ *\ should\ be\ unmasked.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00564}00564\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00565}00565\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_add90c69e5eb5f04699c6978856695904}{portCLEAR\_INTERRUPT\_MASK}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00566}00566\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00567}00567\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00568}00568\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00569}00569\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00571}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a3853f6eea7b62957ada2e0feba299037}{00571}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a3853f6eea7b62957ada2e0feba299037}{FreeRTOS\_Tick\_Handler}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00572}00572\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00573}00573\ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00574}00574\ \textcolor{comment}{\ \ \ \ \ *\ Set\ interrupt\ mask\ before\ altering\ scheduler\ structures.\ \ \ The\ tick}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00575}00575\ \textcolor{comment}{\ \ \ \ \ *\ handler\ runs\ at\ the\ lowest\ priority,\ so\ interrupts\ cannot\ already\ be\ masked,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00576}00576\ \textcolor{comment}{\ \ \ \ \ *\ so\ there\ is\ no\ need\ to\ save\ and\ restore\ the\ current\ mask\ value.\ \ It\ is}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00577}00577\ \textcolor{comment}{\ \ \ \ \ *\ necessary\ to\ turn\ off\ interrupts\ in\ the\ CPU\ itself\ while\ the\ ICCPMR\ is\ being}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00578}00578\ \textcolor{comment}{\ \ \ \ \ *\ updated.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00579}00579\ \textcolor{comment}{\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00580}00580\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a0ec4cc0c5734524ab70265f2abd8b5cf}{portCPU\_IRQ\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00581}00581\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}{portICCPMR\_PRIORITY\_MASK\_REGISTER}}\ =\ (\ uint32\_t\ )\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_ac9f1c06e69726c3dae4d3e7560895840}{configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}\ <<\ portPRIORITY\_SHIFT\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00582}00582\ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}dsb\ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00583}00583\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}isb\ \ \ \ \ \ \ \(\backslash\)n"{}}\ :::\ \textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00584}00584\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a11ac29362dde9a175ccaac7cf8cc588c}{portCPU\_IRQ\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00586}00586\ \ \ \ \ \textcolor{comment}{/*\ Increment\ the\ RTOS\ tick.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00587}00587\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{task_8h_a978e25460ac35706f9ad30b46d9403d8}{xTaskIncrementTick}}()\ !=\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00588}00588\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00589}00589\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_af7379f3a7e701dee1645676d390894cd}{ulPortYieldRequired}}\ =\ \mbox{\hyperlink{projdefs_8h_af268cf937960eb029256bd9c4d949fbe}{pdTRUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00590}00590\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00592}00592\ \ \ \ \ \textcolor{comment}{/*\ Ensure\ all\ interrupt\ priorities\ are\ active\ again.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00593}00593\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_add90c69e5eb5f04699c6978856695904}{portCLEAR\_INTERRUPT\_MASK}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00594}00594\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a3fa0e1f577a34f688d80f58d51d937f2}{configCLEAR\_TICK\_INTERRUPT}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00595}00595\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00596}00596\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00597}00597\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00598}00598\ \textcolor{preprocessor}{\#if\ (\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00600}00600\ \ \ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a4c83c3bee8f08f0a7247571845b56d65}{vPortTaskUsesFPU}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00601}00601\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00602}00602\ \ \ \ \ \ \ \ \ uint32\_t\ ulInitialFPSCR\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00603}00603\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00604}00604\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00605}00605\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ A\ task\ is\ registering\ the\ fact\ that\ it\ needs\ an\ FPU\ context.\ Set\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00606}00606\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ FPU\ flag\ (which\ is\ saved\ as\ part\ of\ the\ task\ context).}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00607}00607\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00608}00608\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_afab45f3043d66e5177f6f6a6d820ad85}{ulPortTaskHasFPUContext}}\ =\ \mbox{\hyperlink{projdefs_8h_af268cf937960eb029256bd9c4d949fbe}{pdTRUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00609}00609\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00610}00610\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialise\ the\ floating\ point\ status\ register.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00611}00611\ \ \ \ \ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}FMXR\ \ FPSCR,\ \%0"{}}\ ::\textcolor{stringliteral}{"{}r"{}}\ (\ ulInitialFPSCR\ )\ :\ \textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00612}00612\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00613}00613\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00614}00614\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configUSE\_TASK\_FPU\_SUPPORT\ ==\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00615}00615\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00617}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a27249dcba4cae6d593e0dc39d8df2f25}{00617}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_aac0c43c94966fe5ff5a89c1396e2e1fa}{vPortClearInterruptMask}}(\ uint32\_t\ ulNewMaskValue\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00618}00618\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00619}00619\ \ \ \ \ \textcolor{keywordflow}{if}(\ ulNewMaskValue\ ==\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00620}00620\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00621}00621\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_add90c69e5eb5f04699c6978856695904}{portCLEAR\_INTERRUPT\_MASK}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00622}00622\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00623}00623\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00624}00624\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00625}00625\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00626}\mbox{\hyperlink{_g_c_c_2_a_r_m___c_r5_2port_8c_a0625efca0dcd0cb3a264e046a937731a}{00626}}\ uint32\_t\ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a0625efca0dcd0cb3a264e046a937731a}{ulPortSetInterruptMask}}(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00627}00627\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00628}00628\ \ \ \ \ uint32\_t\ ulReturn;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00630}00630\ \ \ \ \ \textcolor{comment}{/*\ Interrupts\ must\ be\ masked\ while\ ICCPMR\ is\ updated.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00631}00631\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a0ec4cc0c5734524ab70265f2abd8b5cf}{portCPU\_IRQ\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00633}00633\ \ \ \ \ \textcolor{keywordflow}{if}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}{portICCPMR\_PRIORITY\_MASK\_REGISTER}}\ ==\ (\ uint32\_t\ )\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_ac9f1c06e69726c3dae4d3e7560895840}{configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}\ <<\ portPRIORITY\_SHIFT\ )\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00634}00634\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00635}00635\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupts\ were\ already\ masked.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00636}00636\ \ \ \ \ \ \ \ \ ulReturn\ =\ \mbox{\hyperlink{projdefs_8h_af268cf937960eb029256bd9c4d949fbe}{pdTRUE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00637}00637\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00638}00638\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00639}00639\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00640}00640\ \ \ \ \ \ \ \ \ ulReturn\ =\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00641}00641\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_aba37a58c09c5a8ac522137ac63f1de6b}{portICCPMR\_PRIORITY\_MASK\_REGISTER}}\ =\ (\ uint32\_t\ )\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_ac9f1c06e69726c3dae4d3e7560895840}{configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}\ <<\ portPRIORITY\_SHIFT\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00642}00642\ \ \ \ \ \ \ \ \ \_\_asm\ \textcolor{keyword}{volatile}\ (\ \textcolor{stringliteral}{"{}dsb\ \ \ \ \ \ \ \(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00643}00643\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}isb\ \ \ \ \ \ \ \(\backslash\)n"{}}\ :::\ \textcolor{stringliteral}{"{}memory"{}}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00644}00644\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00646}00646\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m___c_a9_2port_8c_a11ac29362dde9a175ccaac7cf8cc588c}{portCPU\_IRQ\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00648}00648\ \ \ \ \ \textcolor{keywordflow}{return}\ ulReturn;}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00649}00649\ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00650}00650\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00651}00651\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00652}00652\ \textcolor{preprocessor}{\#if\ (\ configASSERT\_DEFINED\ ==\ 1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00654}00654\ \ \ \ \ \textcolor{keywordtype}{void}\ vPortValidateInterruptPriority(\ \textcolor{keywordtype}{void}\ )}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00655}00655\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00656}00656\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00657}00657\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ The\ following\ assertion\ will\ fail\ if\ a\ service\ routine\ (ISR)\ for}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00658}00658\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ an\ interrupt\ that\ has\ been\ assigned\ a\ priority\ above}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00659}00659\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ calls\ an\ ISR\ safe\ FreeRTOS\ API}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00660}00660\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ function.\ \ ISR\ safe\ FreeRTOS\ API\ functions\ must\ *only*\ be\ called}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00661}00661\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ from\ interrupts\ that\ have\ been\ assigned\ a\ priority\ at\ or\ below}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00662}00662\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00663}00663\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00664}00664\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Numerically\ low\ interrupt\ priority\ numbers\ represent\ logically\ high}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00665}00665\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ interrupt\ priorities,\ therefore\ the\ priority\ of\ the\ interrupt\ must}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00666}00666\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ be\ set\ to\ a\ value\ equal\ to\ or\ numerically\ *higher*\ than}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00667}00667\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00668}00668\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00669}00669\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ FreeRTOS\ maintains\ separate\ thread\ and\ ISR\ API\ functions\ to\ ensure}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00670}00670\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ interrupt\ entry\ is\ as\ fast\ and\ simple\ as\ possible.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00671}00671\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00672}00672\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00673}00673\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ad6ba327e91ebb8ef4443157fb16539dd}{portICCRPR\_RUNNING\_PRIORITY\_REGISTER}}\ >=\ (\ uint32\_t\ )\ (\ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_ac9f1c06e69726c3dae4d3e7560895840}{configMAX\_API\_CALL\_INTERRUPT\_PRIORITY}}\ <<\ portPRIORITY\_SHIFT\ )\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00675}00675\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00676}00676\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ Priority\ grouping:\ \ The\ interrupt\ controller\ (GIC)\ allows\ the\ bits}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00677}00677\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ that\ define\ each\ interrupt's\ priority\ to\ be\ split\ between\ bits\ that}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00678}00678\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ define\ the\ interrupt's\ pre-\/emption\ priority\ bits\ and\ bits\ that\ define}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00679}00679\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ the\ interrupt's\ sub-\/priority.\ \ For\ simplicity\ all\ bits\ must\ be\ defined}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00680}00680\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ to\ be\ pre-\/emption\ priority\ bits.\ \ The\ following\ assertion\ will\ fail\ if}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00681}00681\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ this\ is\ not\ the\ case\ (if\ some\ bits\ represent\ a\ sub-\/priority).}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00682}00682\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00683}00683\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ The\ priority\ grouping\ is\ configured\ by\ the\ GIC's\ binary\ point\ register}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00684}00684\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ (ICCBPR).\ \ Writing\ 0\ to\ ICCBPR\ will\ ensure\ it\ is\ set\ to\ its\ lowest}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00685}00685\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ *\ possible\ value\ (which\ may\ be\ above\ 0).}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00686}00686\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00687}00687\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_a228c70cd48927d6ab730ed1a6dfbe35f}{configASSERT}}(\ (\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2portmacro_8h_ae3a56ce76cb4982e281f80e67b89ae94}{portICCBPR\_BINARY\_POINT\_REGISTER}}\ \&\ \mbox{\hyperlink{_g_c_c_2_a_r_m___a_a_r_c_h64_2port_8c_a6dccb019d7021b86c2d3e6526f657740}{portBINARY\_POINT\_BITS}}\ )\ <=\ portMAX\_BINARY\_POINT\_VALUE\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00688}00688\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00690}00690\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ configASSERT\_DEFINED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_a_r_m___c_r5_2port_8c_source_l00691}00691\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}

\end{DoxyCode}
