<strong>verilog-auto-sense-include-inputs</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `verilog-booleanp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Non-nil means AUTOSENSE should include all inputs.</br>
If nil, only inputs that are NOT output signals in the same block are</br>
included.</br>
</br>
You can customize this variable.