$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_adder $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 1 % c_in $end
   $var wire 1 & c_out $end
   $var wire 4 ' sum [3:0] $end
   $var wire 32 ( r [31:0] $end
   $var wire 32 ) i [31:0] $end
   $scope module fa0 $end
    $var wire 4 # a [3:0] $end
    $var wire 4 $ b [3:0] $end
    $var wire 1 % c_in $end
    $var wire 1 & c_out $end
    $var wire 4 ' sum [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
0%
0&
b0000 '
b01111001011101100111001111000100 (
b00000000000000000000000000000000 )
#10
b0100 #
b0100 $
b1000 '
b00001011000111100101110110011100 (
b00000000000000000000000000000001 )
#20
b1100 #
b1100 $
1&
b10011110111111011101010100000010 (
b00000000000000000000000000000010 )
#30
b0010 #
b0010 $
0&
b0100 '
b01001000110000101110000011100100 (
b00000000000000000000000000000011 )
#40
b0100 #
b0100 $
b1000 '
b10010010000101111000001101111000 (
b00000000000000000000000000000100 )
#50
b1000 #
b1000 $
1&
b0000 '
b00000000000000000000000000000101 )
