library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity encoder_tb is
end encoder_tb;

architecture Behavioral of encoder_tb is
component encoder is
port(
    A:in std_logic_vector(7 downto 0);
    D:out std_logic_vector(2 downto 0)
);
end component;

signal A_TB:std_logic_vector(7 downto 0):="00000000";
signal D_TB:std_logic_vector(2 downto 0);

begin
encoder_inst:encoder port map(A=>A_TB,D=>D_TB);

process
begin
A_TB<="00000001";
wait for 10ns;
A_TB<="00000010";
wait for 10ns;
A_TB<="00000100";
wait for 10ns;
A_TB<="00001000";
wait for 10ns;
A_TB<="00010000";
wait for 10ns;
A_TB<="00100000";
wait for 10ns;
A_TB<="01000000";
wait for 10ns;
A_TB<="10000000";
wait for 10ns;
end process;


end Behavioral;
