
AVRASM ver. 2.1.14  ..\..\shoots\menu\menu.asm Tue Jun 28 09:43:42 2011

..\..\shoots\menu\menu.asm(1): Including file 'C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler2\Appnotes\m88def.inc'
                 
                 
                 
                 ;***** Created: 2008-04-10 09:30 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2008-04-10
                 ;* Version           : 2.25
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #define _M88DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega88
                 #pragma AVRPART ADMIN PART_NAME ATmega88
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 ;.equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 ;.equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 ;.equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 ;.equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 ;.equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 ;.equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 ;.equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 ;.equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCROA_0	= 0	; 
                 .equ	OCROA_1	= 1	; 
                 .equ	OCROA_2	= 2	; 
                 .equ	OCROA_3	= 3	; 
                 .equ	OCROA_4	= 4	; 
                 .equ	OCROA_5	= 5	; 
                 .equ	OCROA_6	= 6	; 
                 .equ	OCROA_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - 
                 .equ	SE	= 0	; 
                 .equ	SM0	= 1	; 
                 .equ	SM1	= 2	; 
                 .equ	SM2	= 3	; 
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0003	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0004	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x0005	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x0006	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0007	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0008	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0009	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000b	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x000d	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x000e	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x000f	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0010	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0011	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0012	; USART Rx Complete
                 .equ	UDREaddr	= 0x0013	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0014	; USART Tx Complete
                 .equ	ADCCaddr	= 0x0015	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0016	; EEPROM Ready
                 .equ	ACIaddr	= 0x0017	; Analog Comparator
                 .equ	TWIaddr	= 0x0018	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0019	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 26	; size in words
                 
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 .;*Defino constantes
                 ;-Operativos
                 	;Menu
                 	.equ	op1			=	0x00		;opcion1: lectura en menu principal; 'Si' en exportar y calibracion 2
                 	.equ	op2			=	0x01		;opcion2: calibracion en menu principal: 'No' en exportar y calibracion 2	
                 	.equ	op3			=	0x02		;opcion3: Lampara on en menu principal: 'Volver' en calibracion 2
                 	.equ	op4			=	0x03		;opcion4	calibracion1
                 	.equ	menu1		=	0b00000000	;Menu inicial
                 	.equ	menu2		=	0b01000000	;Menu exportar
                 	.equ	menu3		=	0b10000000	;Menu Calibracion 
                 	.equ	menu4		=	0b11000000	;Menu Medicin
                 	.equ	maskOP		=	0b00000011	;para leer flags
                 	.equ	flagUP		=	2
                 	.equ	flagDW		=	3
                 	.equ	flagRT		=	4
                 	.equ	flagLmp		=	5
                 	.equ	maskMN		=	0b11000000
                 	;LCD
                 	.equ	fst			=	0x02 			;fin de string
                 	.equ	sline		=	0xC0
                 	.equ	lcdclear	=	0x01
                 	.equ	lcdhome		=	0x02
                 
                 	;SPI
                 	.equ	Cmaster 	=	0b01110001
                 	.equ	Cslave 		=	0b11100000
                 	;USART
                 
                 ;-PuertoB(pin 0 ?;pines 1-5 SPI, pines 6 y 7 ?)
                 	.equ	pCSS	=	1
                 	.equ	pSS		=	2
                 	.equ	pMOSI	=	3
                 	.equ	pMISO	=	4
                 	.equ	pSCK	=	5
                 
                 
                 ;-PuertoC(pin 0 lampara; pin 1 control LCD;pines 3-5 ?;pin 6 reset)
                 	.equ	lamp		= 0
                 	.equ	LCD_RS		= 1
                 	.equ	switchUP	= 2
                 	.equ	switchDW	= 3
                 	.equ	switchRT	= 4
                 
                 
                 ;-PuertoD(pines 0y1 para usart;2y3contol LCD;4-7 Data LCD)
                 	.equ	LCD_RW	= 2
                 	.equ	LCD_E	= 3
                 
                 
                 ;*Defino Strings
                 	.cseg
                 		.org 0x0300 
000300 654c
000301 7463
000302 7275
000303 0261      			strLec:		.db	"Lectura",fst			;opcion lectura
000304 6143
000305 696c
000306 7262
000307 6361
000308 6f69
000309 026e      			strCal:		.db	"Calibracion",fst		;opcion calibracion
00030a 614c
00030b 706d
00030c 2a2e
00030d 6e4f
00030e 2d2a
00030f 664f
000310 0266      			strLmpOn:	.db	"Lamp.*On*-Off",fst		;Lampara on
000311 614c
000312 706d
000313 4f2e
000314 2d6e
000315 4f2a
000316 6666
000317 022a      			strLmpOff:	.db	"Lamp.On-*Off*",fst		;Lampara on
000318 6e49
000319 7267
00031a 7365
00031b 2065
00031c 614c
00031d 626d
00031e 6164
00031f 0220      			strLmd:		.db	"Ingrese Lambda ",fst
000320 614c
000321 626d
000322 6164
000323 203a
000324 0220      			strCL:		.db	"Lambda:  ",fst	
000325 6953
000326 0220      			strSi:		.db	"Si ",fst
000327 6f4e
000328 0220      			strNo:		.db "No ",fst
000329 6f56
00032a 766c
00032b 7265
00032c 0220      			strBck:		.db	"Volver ",fst
00032d 654c
00032e 6579
00032f 646e
000330 026f      			strBsy:		.db	"Leyendo",fst
000331 7845
000332 6f70
000333 7472
000334 7261
000335 6120
000336 5020
000337 3f43      			strExp:		.db	"Exportar a PC?"
                 
                 ;*Defino Variables
                 	.dseg
000100           		string:	.byte	17
                 
                 
                 ;*Defino simbolos
                 	.def	tmp		=	r16		;Registro para uso general
                 	.def	arg		=	r17		;Argumentos para pasar a funciones
                 	.def	opc		=	r18		;Opcion seleccionada
                 	.def	fla		=	r19		;Registro para flags:b(0-1):Opcion global.b2:switchUPon
                 								;b3:switchDWon ;b4:switchRTon; b5:on/off; b6-7 tipo de menu
                 	.def	lmd		=	r20		;digito de lambda
                 	.def	con		=	r21		;contador
                 	.def	rtn		=	r22		;valor de retorno de subrutinas
                 	.def	dta		=	r23		;valor de bayte recivido por SPI
                 	.def	key		=	r24		;guarda el valor de las teclas precionadas
                 
                 
                 
                 
                 
                 
                 ;*Defino macros
                 	.MACRO	SPI_START;*	Elijo el SLAVE con ~SS (PortB,2) en LOW
                 		cbi PORTB, pSS
                 	.ENDMACRO
                 	.MACRO	SPI_STOP;*	Elijo el SLAVE con ~SS (PortB,2) en LOW
                 		sbi PORTB, pSS
                 	.ENDMACRO
                 
                 	.MACRO	LoadstringX;*	Cargo string en X
                 		ldi		Xl,low(@0)
                 		ldi		Xh,high(@0)
                 	.ENDMACRO
                 
                 	.MACRO	ubicar;*	Cargo string en X
                 		mov		tmp,fla
                 		cbr		tmp,@1
                 		sbr		tmp,@0
                 		mov		fla,tmp
                 	.ENDMACRO
                 
                 
                 
                 	.cseg
                 	.org 0
                 
000000 c000      		rjmp RESET
                 
                 ;*****************************************************************
                 ;*	Inicializacin del Micro luego del RESET
                 ;*****************************************************************
                 RESET:
000001 ef0f      		ldi	tmp, low(RAMEND)
000002 bf0d      		out	SPL, tmp
000003 e004      		ldi	tmp, high(RAMEND)
000004 bf0e      		out	SPH, tmp
000005 d0d2      		rcall startup
                 mainloop:
000006 2f03      		mov		tmp,fla
000007 7c00      		andi	tmp,maskMN
000008 3000      		cpi		tmp,menu1
000009 f0f9      		breq	main_menu
00000a 3400      		cpi		tmp,menu2
00000b f131      		breq	export_menu
00000c 3800      		cpi		tmp,menu3
00000d f159      		breq	calib_menu
00000e 3c00      		cpi		tmp,menu4
00000f f1a1      		breq	res_menu
                 	
                 
                 
                 
                 
                 
                 
                 ;***********************************************************************
                 ;*	Chequeo si se presiono alguna tecla y seteo el flag correspondiente
                 ;***********************************************************************
                 check_keys:
                 		;leo el puerto C
000010 b106      		in		tmp,PINC
                 		;si est presionado un boton va a quedar en 0 ese bit
000011 ff02      		sbrs	tmp,switchUP
000012 c006      		rjmp	keyUP
000013 ff03      		sbrs	tmp,switchDW
000014 c009      		rjmp	keyDW
000015 ff02      		sbrs	tmp,switchUP
000016 c00c      		rjmp	keyRT
                 		;si no se presiono nada me vuelvo a fijar
000017 2f80      		mov		key,tmp
000018 cff7      		rjmp	check_keys
                 		
                 keyUP:
                 		;se presiono key UP si no estba presionada antes seteo el flag y voy al mainloop, si si vuelvo
000019 fd82      		sbrc	key,switchUP
00001a cff5      		rjmp	check_keys
00001b 7f8d      		cbr		key,switchUP
00001c 6032      		sbr		fla,flagUP
00001d cfe8      		rjmp	mainloop
                 keyDW:
00001e fd83      		sbrc	key,switchDW
00001f cff0      		rjmp	check_keys
000020 7f8c      		cbr		key,switchDW
000021 6033      		sbr		fla,flagDW
000022 cfe3      		rjmp	mainloop
                 keyRT:
000023 fd84      		sbrc	key,switchRT
000024 cfeb      		rjmp	check_keys
000025 7f8b      		cbr		key,switchRT
000026 2f80      		mov		key,tmp
000027 6034      		sbr		fla,flagRT
000028 cfdd      		rjmp	mainloop
                 
                 
                 
                 ;***********************************************************************
                 ;*	Menu inicial(por defecto entra aqui)
                 ;***********************************************************************
                 main_menu:
000029 2f03      		mov		tmp,fla
00002a 7003      		andi	tmp,maskOP
00002b 3000      		cpi		tmp,op1
00002c f129      		breq	stepLec
00002d 3001      		cpi		tmp,op2
00002e f151      		breq	stepCal
00002f 3002      		cpi		tmp,op3
000030 f179      		breq	stepLmp
000031 c172      		rjmp	error
                 
                 ;**************************************************************************
                 ;*	Menu Exportar
                 ;**************************************************************************
                 export_menu:
000032 2f03      		mov		tmp,fla
000033 7003      		andi	tmp,maskOP
000034 3000      		cpi		tmp,op1
000035 f071      		breq	stepExpSi
000036 3001      		cpi		tmp,op2
000037 f099      		breq	stepExpNo
000038 c16b      		rjmp	error
                 ;**************************************************************************
                 ;*	Menu Calibrar
                 ;**************************************************************************
                 calib_menu:
000039 2f03      		mov		tmp,fla
00003a 7003      		andi	tmp,maskOP
00003b 3000      		cpi		tmp,op1
00003c f0e1      		breq	stepCal2Si
00003d 3001      		cpi		tmp,op2
00003e f0d1      		breq	stepCal2No
00003f 3002      		cpi		tmp,op3
000040 f0c1      		breq	stepCal2Back
000041 3003      		cpi		tmp,op4
000042 f121      		breq	stepCal1
000043 c160      		rjmp	error
                 ;**************************************************************************
                 ;*	Menu Mostrar resultados
                 ;**************************************************************************
                 res_menu:
                 
                 
                 ;**************************************************************************
                 ;*	Acciones en menues
                 ;**************************************************************************
                 stepExpSi:
000044 fd32      		sbrc	fla,flagUP
000045 c062      		rjmp	display_ExpNo
                 		;si flagDW:paso de si a no
000046 fd33      		sbrc	fla,flagDW
000047 c060      		rjmp	display_ExpNo
                 		;si flagRT; exporto
000048 fd34      		sbrc	fla,flagRT
000049 c08e      		rjmp	FN_export
00004a c159      		rjmp	error
                 stepExpNo:
00004b fd32      		sbrc	fla,flagUP
00004c c073      		rjmp	display_ExpSi
                 		;si flagDW:display_Cal
00004d fd33      		sbrc	fla,flagDW
00004e c071      		rjmp	display_ExpSi
                 		;si flagRT; FN_Lec
00004f fd34      		sbrc	fla,flagRT
000050 cfbf      		rjmp	check_keys
000051 c152      		rjmp	error
                 stepLec:
                 		;si flagUP:nada
000052 fd32      		sbrc	fla,flagUP
000053 cfbc      		rjmp	check_keys
                 		;si flagDW:display_Cal
000054 fd33      		sbrc	fla,flagDW
000055 c024      		rjmp	display_Cal
                 		;si flagRT; FN_Lec
000056 fd34      		sbrc	fla,flagRT
000057 c080      		rjmp	FN_Lec
                 		;si noflag:display_lec
000058 c00e      		rjmp	display_Lec
                 stepCal2SI:
                 stepCal2No:
                 stepCal2Back:
                 stepCal:
                 		;si flagUP:display_lec
000059 fd32      		sbrc	fla,flagUP
00005a c00c      		rjmp	display_lec
                 		;si flagDW:display_Lmp
00005b fd33      		sbrc	fla,flagDW
00005c c034      		rjmp	display_Lmp
                 		;si flagRT; FN_Cal
00005d fd34      		sbrc	fla,flagRT
00005e c079      		rjmp	FN_Cal
                 		;si noflag:no deberia pasar
00005f c144      		rjmp	error
                 		
                 stepLmp:
                 		;si flagUP:display_Cal
000060 fd32      		sbrc	fla,flagUP
000061 c018      		rjmp	display_Cal
                 		;si flagDW:nada
000062 fd33      		sbrc	fla,flagDW
000063 cfac      		rjmp	check_keys
                 		;si flagRT; FN_Lmp
000064 fd34      		sbrc	fla,flagRT
000065 c072      		rjmp	FN_Lmp
                 		;si noflag:no deberia pasar
000066 c13d      		rjmp	error
                 
                 stepCal1:
                 		
                 		
                 
                 ;*Seleccionada Lectura
                 display_Lec:
000067 2f03
000068 7f0c
000069 6000
00006a 2f30      		ubicar	op1,maskOP
00006b e011      		ldi		arg,lcdclear
00006c d0f9      		rcall	LCD_command		
00006d e012      		ldi		arg,lcdhome
00006e d0f7      		rcall	LCD_command
                 		;cargo primerlinea(seleccionada)
00006f e21d      		ldi		arg,'-'
000070 d0d5      		rcall 	lcd_putchar
000071 e0a0
000072 e0b3      		LoadstringX strLec
000073 d0a5      		rcall	LCD_Putstring
                 
                 		;Cargo segunda linea
000074 ec10      		ldi		arg,sline
000075 d0f0      		rcall	LCD_command
000076 e0a4
000077 e0b3      		LoadstringX strCal
000078 d0a0      		rcall	LCD_Putstring
000079 cf96      		rjmp	check_keys
                 
                 display_Cal:
00007a 2f03
00007b 7f0c
00007c 6001
00007d 2f30      		ubicar	op2,maskOP
00007e e011      		ldi		arg,lcdclear
00007f d0e6      		rcall	LCD_command		
000080 e012      		ldi		arg,lcdhome
000081 d0e4      		rcall	LCD_command
                 		;cargo primerlinea(seleccionada)
000082 e21d      		ldi		arg,'-'
000083 d0c2      		rcall 	lcd_putchar
000084 e0a4
000085 e0b3      		LoadstringX strCal
000086 d092      		rcall	LCD_Putstring
                 
                 		;Cargo segunda linea
000087 ec10      		ldi		arg,sline
000088 d0dd      		rcall	LCD_command
000089 ff35      		sbrs	fla,flagLmp
00008a e1a1
00008b e0b3      		LoadstringX strLmpOff
00008c fd35      		sbrc	fla,flagLmp
00008d e0aa
00008e e0b3      		LoadstringX strLmpOn
00008f d089      		rcall	LCD_Putstring
000090 cf7f      		rjmp	check_keys
                 display_Lmp:
000091 2f03
000092 7f0c
000093 6002
000094 2f30      		ubicar	op3,maskOP
                 		;vacio pantalla
000095 e011      		ldi		arg,lcdclear
000096 d0cf      		rcall	LCD_command		
000097 e012      		ldi		arg,lcdhome
000098 d0cd      		rcall	LCD_command
                 		;cargo primerlinea
000099 e0a4
00009a e0b3      		LoadstringX strCal
00009b d07d      		rcall	LCD_Putstring
                 
                 		;Cargo segunda linea(seleccionada)
00009c e21d      		ldi		arg,'-'
00009d d0a8      		rcall 	lcd_putchar
00009e ec10      		ldi		arg,sline
00009f d0c6      		rcall	LCD_command
0000a0 ff35      		sbrs	fla,flagLmp
0000a1 e1a1
0000a2 e0b3      		LoadstringX strLmpOff
0000a3 fd35      		sbrc	fla,flagLmp
0000a4 e0aa
0000a5 e0b3      		LoadstringX strLmpOn
0000a6 d072      		rcall	LCD_Putstring
0000a7 cf68      		rjmp	check_keys
                 display_ExpNo:
0000a8 2f03
0000a9 7f0c
0000aa 6001
0000ab 2f30      		ubicar	op2,maskOP
0000ac e011      		ldi		arg,lcdclear
0000ad d0b8      		rcall	LCD_command		
0000ae e012      		ldi		arg,lcdhome
0000af d0b6      		rcall	LCD_command
                 		;cargo primerlinea(seleccionada)
0000b0 e3a1
0000b1 e0b3      		LoadstringX strExp
0000b2 d066      		rcall	LCD_Putstring
                 		;Cargo segunda linea
0000b3 e2a5
0000b4 e0b3      		LoadstringX strSi
0000b5 d063      		rcall	LCD_Putstring
0000b6 e21f      		ldi		arg,'/'
0000b7 d08e      		rcall 	lcd_putchar
0000b8 e21a      		ldi		arg,'*'
0000b9 d08c      		rcall 	lcd_putchar		
0000ba e2a7
0000bb e0b3      		LoadstringX strNo
0000bc d05c      		rcall	LCD_Putstring
0000bd e21a      		ldi		arg,'*'
0000be d087      		rcall 	lcd_putchar
0000bf cf50      		rjmp	check_keys
                 display_ExpSi:
0000c0 2f03
0000c1 7f0c
0000c2 6000
0000c3 2f30      		ubicar	op1,maskOP
0000c4 e011      		ldi		arg,lcdclear
0000c5 d0a0      		rcall	LCD_command		
0000c6 e012      		ldi		arg,lcdhome
0000c7 d09e      		rcall	LCD_command
                 		;cargo primerlinea(seleccionada)
0000c8 e3a1
0000c9 e0b3      		LoadstringX strExp
0000ca d04e      		rcall	LCD_Putstring
                 		;Cargo segunda linea
0000cb e21a      		ldi		arg,'*'
0000cc d079      		rcall 	lcd_putchar
0000cd e2a5
0000ce e0b3      		LoadstringX strSi
0000cf d049      		rcall	LCD_Putstring
0000d0 e21a      		ldi		arg,'*'
0000d1 d074      		rcall 	lcd_putchar
0000d2 e21f      		ldi		arg,'/'
0000d3 d072      		rcall 	lcd_putchar
0000d4 e2a7
0000d5 e0b3      		LoadstringX strNo
0000d6 d042      		rcall	LCD_Putstring
0000d7 cf38      		rjmp	check_keys
                 
                 ;******************************************************************
                 ;*	Funciones
                 ;******************************************************************
                 FN_export:
                 FN_Lec:
                 FN_Cal:
                 FN_Lmp:
                 ;******************************************************************
                 ;*inicializo perifericos
                 ;******************************************************************
                 startup:
                 		;*inicializo Flags
                 		;*	Habilito el LCD
0000d8 d049      		rcall	LCD_init
                 		;*	Espero la busy flag
0000d9 d0bf      	    rcall	LCD_wait
                 		;*Inicio el SPI como Master
0000da d00a      		rcall 	SPI_Minit
                 		;*Inicio el USART
0000db d026      		rcall	USART_Init
                 		;seteo los switches como entrada con pull up on
0000dc 983a      		cbi		DDRC,switchUP
0000dd 983b      		cbi		DDRC,switchDW
0000de 983c      		cbi		DDRC,switchRT
0000df 9a42      		sbi		PORTC,switchUP
0000e0 9a43      		sbi		PORTC,switchDW
0000e1 9a44      		sbi		PORTC,switchRT
                 		;seteo pin lampara como salida en 0
0000e2 9a38      		sbi		DDRC,lamp
0000e3 9840      		cbi		PORTC,lamp
0000e4 9508      		ret
                 
                 ;*****************************************************************
                 ;*	Configuracin de la comunicacin SPI en MASTER
                 ;*****************************************************************
                 SPI_Minit:
                 		;*	Set de SCK, MOSI y ~SS como salidas y MISO como
                 		;*	entrada
0000e5 9a23      		sbi	DDRB,pMOSI
0000e6 9a25      		sbi	DDRB,pSCK
0000e7 9a22      		sbi	DDRB,pSS
0000e8 9821      		cbi	DDRB,pCSS
                 		;*	Habilita comunicacin SPI como MASTER a frecuencia
                 		;*	de clock de f/16
0000e9 e701      		ldi tmp, Cmaster
0000ea bd0c      		out SPCR, tmp
0000eb b50d      		in tmp, SPSR
0000ec b50e      		in tmp, SPDR
0000ed 9508      		ret
                 ;******************************************************************
                 ;*	Enviar un String por SPI
                 ;******************************************************************
                 SPI_Sendstring:								;!
0000ee e050      		ldi	con,0x00						;!
                 ssloop:										;!
0000ef e0e0      		ldi Zl,0x00							;!
0000f0 e0f6      		ldi	Zh,0x06							;!			
0000f1 0fe5      		add Zl,con							;!						
0000f2 9164      		lpm	rtn,Z							;!				
0000f3 bd6e      		out	spdr,rtn						;!		
0000f4 b57e      		in	dta,spdr						;!HAY QUE ADAPTARLA			
0000f5 d008      		rcall SPI_Wait						;!						
0000f6 e0c0      		ldi	Yl,low(string)					;!						
0000f7 e0d1      		ldi	Yh,high(string)					;!						
0000f8 0fc5      		add	Yl,con							;!			
0000f9 8378      		st	Y,dta							;!			
0000fa 9553      		inc con								;!		
0000fb 3062      		cpi	rtn,fst							;!	
0000fc f791      		brne ssloop							;!					
0000fd 9508      		ret									;!
                 
                 ;*****************************************************************
                 ;*	Espera del fin de la recepcin SPI
                 ;*****************************************************************
                 SPI_Wait:
                 		;*	Espera del fin de la recepcin
0000fe b50d      		in tmp, SPSR
0000ff ff07      		sbrs tmp, SPIF
000100 cffd      		rjmp SPI_Wait
000101 9508      		ret
                 
                 
                 ;****************************************************************
                 ;*	Rutinas USART
                 ;****************************************************************
                 
                 USART_Init:
                 ;seteto el baud rate
000102 e0b0      ldi Xh,0x00
000103 e0ac      ldi Xl,0x0C;
000104 93b0 00c5 sts UBRR0H,Xh
000106 93a0 00c4 sts UBRR0L,Xl
000108 e202      ldi tmp,0b00100010
000109 9300 00c0 sts UCSR0A,tmp
00010b e008      ldi tmp,0b00001000
00010c 9300 00c1 sts UCSR0B,tmp
00010e e006      ldi tmp,0b00000110
00010f 9300 00c2 sts UCSR0C,tmp
000111 9508      ret
                 
                 
                 USART_Transmit:
000112 9100 00c0 lds	 tmp,UCSR0A
000114 ff05      sbrs tmp,UDRE0
000115 cffc      rjmp USART_Transmit
000116 9310 00c6 sts UDR0,arg
000118 9508      ret
                 
                 
                 ;*****************************************************************
                 ;* 	Funciones para trabajar con Strings y el lcd
                 ;*****************************************************************
                 
                 LCD_Putstring:
000119 911c      		ld	arg,X
                 psloop:	
00011a 931f      		push	arg
00011b d02a      		rcall LCD_Putchar
00011c 911f      		pop		arg
00011d 9611      		adiw Xh:Xl,1
00011e 911c      		ld	arg,X
00011f 3012      		cpi	arg,fst
000120 f7c9      		brne psloop
000121 9508      		ret
                 
                 
                 ;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
                 ;!		Rutinas viejas de LCD solo para simulaciones
                 ;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
                 
                 
                 ;*****************************************************************
                 ;*	Rutinas para trabajar con el LCD
                 ;*****************************************************************
                 
                 
                 LCD_init:
000122 9a39      		sbi	DDRC,LCD_RS
000123 9a52      		sbi DDRD,LCD_RW
000124 9a53      		sbi	DDRD,LCD_E
                 
                 		;hago un delay d 197ms 
000125 d077      		rcall	LCD_delay
                 
                 		; configuro en modo 4 bits
000126 e210      		ldi	arg, 0x20
                 
                 		;LCD is still in 8-BIT MODE while writing this command!!!
000127 d00d      		rcall LCD_command8
000128 d070      		rcall LCD_wait
                 
                 		;NOW: 2 lines, 5*7 font, 4-BIT MODE!
000129 e21c      		ldi	arg, 0x2C
00012a d03b      		rcall LCD_command
00012b d06d      		rcall LCD_wait
                 
                 		;now proceed as usual: Display on, cursor on, blinking
00012c e01f      		ldi	arg, 0x0F
00012d d038      		rcall LCD_command
00012e d06a      		rcall LCD_wait
                 
                 		;clear display, cursor -> home
00012f e011      		ldi	arg, 0x01
000130 d035      		rcall LCD_command
000131 d067      		rcall LCD_wait
                 
                 		;auto-inc cursor
000132 e016      		ldi	arg, 0x06
000133 d032      		rcall LCD_command
000134 9508      		ret
                 
                 ;*	Used for init (we need some 8-bit commands to switch to 4-bit mode!)
                 lcd_command8:
                 		;we need to set the high nibble of DDRD while leaving
000135 b10a      		in	tmp, DDRD
                 	
                 		;the other bits untouched. Using tmp for that.
                 		;set high nibble in tmp
000136 6f00      		sbr	tmp, 0b11110000
000137 b90a      		out	DDRD, tmp		;write value to DDRD again-> d7-d4 son salidas
000138 b10b      		in	tmp, PortD		;then get the port value, aparentemente portd esta en cero x defecto
000139 700f      		cbr	tmp, 0b11110000	;borro the data bits 
00013a 7f10      		cbr	arg, 0b00001111	;then clear the low nibble of the argument
                 		;so that no control line bits are overwritten
00013b 2b01      		or	tmp, arg		;then set the data bits (from the argument) in the
                 		;Port value
                 		/*en argument tengo el argumento con el nibble d las variables d control en cero*/
                 		/*en tmp tngo los valores dl puerto d, con la parte d datos borrada*/
00013c b90b      		out	PortD, tmp		;and write the port value.
00013d 9a5b      		sbi	PortD, LCD_E		;now strobe E
00013e 0000      		nop
00013f 0000      		nop
000140 0000      		nop
000141 985b      		cbi	PortD, LCD_E
000142 b10a      		in	tmp, DDRD		;get DDRD to make the data lines input again
000143 700f      		cbr	tmp, 0b11110000	;clear data line direction bits
000144 b90a      		out	DDRD, tmp		;and write to DDRD
000145 9508      		ret
                 
                 lcd_putchar:
000146 931f      		push arg;save the argmuent (it's destroyed in between)
000147 b10a      		in	tmp, DDRD	;get data direction bits
000148 6f00      		sbr	tmp, 0b11110000	;set the data lines to output
000149 b90a      		out	DDRD, tmp		;write value to DDRD
00014a b10b      		in	tmp, PortD		;then get the data from PortD
00014b 7001      		cbr	tmp, 0b11111110	;clear ALL LCD lines (data and control!)
00014c 7f10      		cbr	arg, 0b00001111	;we have to write the high nibble of our argument first
                 					;so mask off the low nibble
00014d 2b01      		or	tmp, arg		;now set the argument bits in the Port value
00014e b90b      		out	PortD, tmp		;and write the port value
00014f 9a41      		sbi	PortC, LCD_RS		;now take RS high for LCD char data register access
000150 9a5b      		sbi	PortD, LCD_E		;strobe Enable
000151 0000      		nop
000152 0000      		nop
000153 0000      		nop
000154 985b      		cbi	PortD, LCD_E
000155 911f      		pop	arg	;restore the argument, we need the low nibble now...
000156 700f      		cbr	tmp, 0b11110000	;clear the data bits of our port value
000157 9512      		swap	arg		;we want to write the LOW nibble of the argument to
                 					;the LCD data lines, which are the HIGH port nibble!
000158 7f10      		cbr	arg, 0b00001111	;clear unused bits in argument
000159 2b01      		or	tmp, arg		;and set the required argument bits in the port value
00015a b90b      		out	PortD, tmp		;write data to port
00015b 9a41      		sbi	PortC, LCD_RS		;again, set RS
00015c 9a5b      		sbi	PortD, LCD_E		;strobe Enable
00015d 0000      		nop
00015e 0000      		nop
00015f 0000      		nop
000160 985b      		cbi	PortD, LCD_E
000161 9841      		cbi	PortC, LCD_RS
000162 b10a      		in	tmp, DDRD
000163 700f      		cbr	tmp, 0b11110000	;data lines are input again
000164 b90a      		out	DDRD, tmp
000165 9508      		ret
                 
                 lcd_command:	;same as LCD_putchar, but with RS low!
000166 931f      		push	arg;guardo la instruccion
000167 b10a      		in	tmp, DDRD;copio en tmp 00001110
000168 6f00      		sbr	tmp, 0b11110000; hago un or, entonces pongo en 1 el nibble alto
000169 b90a      		out	DDRD, tmp;pongo este valor en DDRD x lo tanto d7-d4 son salidas
00016a b10b      		in	tmp, PortD;guardo el valor dl puerto
00016b 7001      		cbr	tmp, 0b11111110;hago una and con 01,borro todos los bits
00016c 7f10      		cbr	arg, 0b00001111;hago una and con F0, borro los 4 bits d control
00016d 2b01      		or	tmp, arg;hago una or me quedan los 4 bits altos d la instruccion y cero debajo
00016e b90b      		out	PortD, tmp; lo cargo en el puerto
00016f 9a5b      		sbi	PortD, LCD_E
000170 0000      		nop
000171 0000      		nop
000172 0000      		nop
000173 985b      		cbi	PortD, LCD_E
000174 911f      		pop	arg;saco el argumento d la pila
000175 700f      		cbr	tmp, 0b11110000; hago una and con 0F, borro los dl nibble alto dejo los d control en cero
000176 9512      		swap	arg;intercambio el nibble alto con el bajo
000177 7f10      		cbr	arg, 0b00001111;hago una and con F0,borro el nibble inferior d argument
000178 2b01      		or	tmp, arg;hago or con tmp
000179 b90b      		out	PortD, tmp;cargo en el puerto 
00017a 9a5b      		sbi	PortD, LCD_E
00017b 0000      		nop
00017c 0000      		nop
00017d 0000      		nop
00017e 985b      		cbi	PortD, LCD_E
00017f b10a      		in	tmp, DDRD
000180 700f      		cbr	tmp, 0b11110000; vuelvo a poner el nibble alto en cero para q sea entrada.
000181 b90a      		out	DDRD, tmp
000182 9508      		ret
                 
                 LCD_getaddr:	;works just like LCD_getchar, but with RS low, return.7 is the busy flag
000183 b10a      		in	tmp, DDRD
000184 700f      		andi tmp, 0b00001111;esto es al pedo
000185 b90a      		out	DDRD, tmp
000186 9841      		cbi	PortC, LCD_RS;pongo en cero para decir q es instruccion
000187 9a5a      		sbi	PortD, LCD_RW; en uno para leer
000188 9a5b      		sbi	PortD, LCD_E; seteo enable
000189 0000      		nop
00018a b109      		in	tmp, PinD;guardo lo q estaba en el pin
00018b 7f00      		andi	tmp, 0b11110000;borro la parte d las variables d control
00018c 2f60      		mov	rtn, tmp;pongo en return ese valor
00018d 985b      		cbi	PortD, LCD_E;pongo enable en cero
00018e 0000      		nop
00018f 0000      		nop;espero
000190 9a5b      		sbi	PortD, LCD_E;pongo enable en uno
000191 0000      		nop
000192 b109      		in	tmp, PinD; guardo lo q esta en el pin, q es nibble bajo d la direccion, en realidad no lo necesito
000193 7f00      		andi	tmp, 0b11110000;borro la parte d las variables d control
000194 9502      		swap	tmp; pongo el nibble alto en el bajo
000195 2b60      		or	rtn, tmp;hago un or con return,tngo la dire completa
000196 985b      		cbi	PortD, LCD_E;pongo enable en cero
000197 985a      		cbi	PortD, LCD_RW; pongo rw en cero
000198 9508      		ret
                 
                 ;*****************************************************************
                 ;*	Rutina de BUSY FLAG
                 ;*****************************************************************
                 LCD_wait:				;read address and busy flag until busy flag cleared
000199 dfe9      		rcall	LCD_getaddr
00019a 7860      		andi	rtn, 0x80;hago un and con 10000000
00019b f7e9      		brne	LCD_wait;sale d aca solo cuando el busy flag es cero
00019c 9508      		ret
                 
                 
                 ;*****************************************************************
                 ;*	Rutina de DELAY
                 ;*	Duracion de 197ms
                 ;*****************************************************************
                 LCD_delay:
00019d 2422      		clr	r2;pongo r2 en cero
                 LCD_delay_outer:
00019e 2433      		clr	r3;pongo r3 en cero
                 LCD_delay_inner:
00019f 943a      		dec r3;decremento r3
0001a0 f7f1      		brne LCD_delay_inner; sale del ciclo si r3 es igual a cero
0001a1 942a      		dec	r2;cuando ya hizo 255us decremento r2
0001a2 f7d9      		brne LCD_delay_outer;sale dl ciclo si r2 es igual a cero
0001a3 9508      		ret
                 
                 
                 error:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega88 register use summary:
r0 :   0 r1 :   0 r2 :   2 r3 :   2 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 111 r17:  49 r18:   0 r19:  36 r20:   0 r21:   4 r22:   6 r23:   2 
r24:   8 r25:   0 r26:  17 r27:  17 r28:   2 r29:   1 r30:   2 r31:   1 
x  :   2 y  :   1 z  :   1 
Registers used: 18 out of 35 (51.4%)

ATmega88 instruction use summary:
adc   :   0 add   :   2 adiw  :   1 and   :   0 andi  :   8 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :  13 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 
brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :  15 cbr   :  21 clc   :   0 clh   :   0 cli   :   0 
cln   :   0 clr   :   2 cls   :   0 clt   :   0 clv   :   0 clz   :   0 
com   :   0 cp    :   0 cpc   :   0 cpi   :  15 cpse  :   0 dec   :   2 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  17 inc   :   1 ld    :   2 ldd   :   0 ldi   :  68 lds   :   1 
lpm   :   2 lsl   :   0 lsr   :   0 mov   :  17 movw  :   0 mul   :   0 
muls  :   0 mulsu :   0 neg   :   0 nop   :  19 or    :   6 ori   :   0 
out   :  16 pop   :   3 push  :   3 rcall :  52 ret   :  14 reti  :   0 
rjmp  :  41 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :  20 
sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :  11 sbrc  :  20 sbrs  :   7 
sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 
set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   1 
std   :   0 sts   :   6 sub   :   0 subi  :   0 swap  :   3 tst   :   0 
wdr   :   0 
Instructions used: 32 out of 109 (29.4%)

ATmega88 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000670    840    112    952    8192  11.6%
[.dseg] 0x000100 0x000111      0     17     17    1024   1.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
