$date
  Thu Apr  7 16:34:01 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux8x1_tb $end
$var reg 1 ! sel2 $end
$var reg 1 " sel1 $end
$var reg 1 # sel0 $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & i2 $end
$var reg 1 ' i3 $end
$var reg 1 ( i4 $end
$var reg 1 ) i5 $end
$var reg 1 * i6 $end
$var reg 1 + i7 $end
$var reg 1 , output $end
$scope module uut $end
$var reg 1 - sel0 $end
$var reg 1 . sel1 $end
$var reg 1 / sel2 $end
$var reg 1 0 i0 $end
$var reg 1 1 i1 $end
$var reg 1 2 i2 $end
$var reg 1 3 i3 $end
$var reg 1 4 i4 $end
$var reg 1 5 i5 $end
$var reg 1 6 i6 $end
$var reg 1 7 i7 $end
$var reg 1 8 output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
1&
0'
1(
0)
1*
0+
1,
0-
0.
0/
10
01
12
03
14
05
16
07
18
#50000000
1#
0,
1-
08
#100000000
1"
0#
1,
0-
1.
18
#150000000
1#
0,
1-
08
#200000000
1!
0"
0#
1,
0-
0.
1/
18
#250000000
1#
0,
1-
08
#300000000
1"
0#
1,
0-
1.
18
#350000000
1#
0,
1-
08
#400000000
