Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 11:02:01 2024
| Host         : DESKTOP-N297RR6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-16  Warning           Large setup violation          1           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.045       -4.045                      1                  128        0.139        0.000                      0                  128        3.000        0.000                       0                    91  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.856        0.000                      0                   49        0.263        0.000                      0                   49        3.000        0.000                       0                    37  
  clk_out1_clk_wiz_0        9.463        0.000                      0                   79        0.166        0.000                      0                   79       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.045       -4.045                      1                    1        0.139        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 1.741ns (30.085%)  route 4.046ns (69.915%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.147 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.386 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.728    11.115    batpos[10]
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)       -0.279    14.970    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.836ns (32.457%)  route 3.821ns (67.543%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.147 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.481 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.503    10.984    batpos[9]
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604    15.027    clk_in_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.280    14.970    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.687ns (30.162%)  route 3.906ns (69.838%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.629     9.241    batpos1
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.365 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.365    batpos[3]_i_2_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.766 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.100 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.820    10.921    batpos[5]
    SLICE_X5Y94          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  batpos_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.246    15.003    batpos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.724ns (30.982%)  route 3.840ns (69.018%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.147 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.369 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.523    10.892    batpos[8]
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604    15.027    clk_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)       -0.242    15.008    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.592ns (28.699%)  route 3.955ns (71.301%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.237 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.638    10.875    batpos[7]
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.210    15.039    batpos_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.687ns (31.184%)  route 3.723ns (68.816%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.629     9.241    batpos1
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.365 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.365    batpos[3]_i_2_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.766 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.100 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.637    10.737    batpos[5]
    SLICE_X4Y94          FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  batpos_reg[5]_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.246    15.003    batpos_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.592ns (29.412%)  route 3.821ns (70.588%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.237 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.503    10.740    batpos[7]
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606    15.029    clk_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.243    15.025    batpos_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.532ns (28.701%)  route 3.806ns (71.299%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.177 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.488    10.666    batpos[6]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.236    15.013    batpos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.592ns (30.178%)  route 3.683ns (69.822%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     9.473    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.597 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     9.597    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.237 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.366    10.603    batpos[7]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.263    14.986    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 1.575ns (30.377%)  route 3.610ns (69.623%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  count_reg[1]/Q
                         net (fo=2, routed)           0.961     6.744    count_reg[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     6.868 f  batpos[10]_i_12/O
                         net (fo=1, routed)           0.856     7.725    batpos[10]_i_12_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  batpos[10]_i_5/O
                         net (fo=2, routed)           0.640     8.488    batpos[10]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.629     9.241    batpos1
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.365 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     9.365    batpos[3]_i_2_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.766 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.988 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.524    10.513    batpos[4]
    SLICE_X5Y95          FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  batpos_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)       -0.256    14.993    batpos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  4.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.784    count_reg[11]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    count_reg[8]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.784    count_reg[7]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    count_reg[4]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    count_reg[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    count_reg[0]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.786    count_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[4]/Q
                         net (fo=2, routed)           0.115     1.779    count_reg[4]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    count_reg[4]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.781    count_reg[8]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    count_reg[8]_i_1_n_7
    SLICE_X1Y96          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg[6]/Q
                         net (fo=2, routed)           0.121     1.785    count_reg[6]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    count_reg[4]_i_1_n_5
    SLICE_X1Y95          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    clk_in_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.783    count_reg[12]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    count_reg[12]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.783    count_reg[16]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    count_reg[16]_i_1_n_7
    SLICE_X1Y98          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.783    count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    count_reg[20]_i_1_n_7
    SLICE_X1Y99          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y95      batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y96      batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y95      batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y94      batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y94      batpos_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y95      batpos_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y94      batpos_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y94      batpos_reg[5]_replica/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y95      batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y95      batpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y94      batpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y94      batpos_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y95      batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y96      batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y95      batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y95      batpos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y94      batpos_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y94      batpos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 8.806ns (57.788%)  route 6.432ns (42.212%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=16, routed)          1.648     7.419    add_bb/leqOp_inferred__13/i__carry__0_2[3]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.543 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.543    add_bb/i__carry_i_6__3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.923 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.080 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.179     9.260    add_bb/ball_x_reg[10]_0[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.357     9.617 r  add_bb/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     9.617    add_bb/i__carry_i_1__4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     9.970 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.970    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.418 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.763    11.180    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.395 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.397    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.915 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    17.948    add_bb/plusOp_n_89
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    18.072 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.072    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.178    19.800    add_bb/ltOp
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.124    19.924 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.630    20.554    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)       -0.031    30.017    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.017    
                         arrival time                         -20.554    
  -------------------------------------------------------------------
                         slack                                  9.463    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 8.930ns (58.814%)  route 6.254ns (41.186%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 29.954 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=16, routed)          1.648     7.419    add_bb/leqOp_inferred__13/i__carry__0_2[3]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.543 r  add_bb/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000     7.543    add_bb/i__carry_i_6__3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.923 r  add_bb/leqOp_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.923    add_bb/leqOp_inferred__13/i__carry_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.080 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.179     9.260    add_bb/ball_x_reg[10]_0[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.357     9.617 r  add_bb/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     9.617    add_bb/i__carry_i_1__4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     9.970 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.970    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.418 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.763    11.180    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.395 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.397    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.915 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    17.948    add_bb/plusOp_n_89
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    18.072 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    18.072    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.178    19.800    add_bb/ltOp
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.124    19.924 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.451    20.375    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    20.499 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    20.499    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.591    29.954    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.274    30.229    
                         clock uncertainty           -0.084    30.145    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029    30.174    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.174    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             19.550ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X10Y102        FDRE (Setup_fdre_C_R)       -0.524    29.528    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.550    

Slack (MET) :             19.550ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X10Y102        FDRE (Setup_fdre_C_R)       -0.524    29.528    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.550    

Slack (MET) :             19.550ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X10Y102        FDRE (Setup_fdre_C_R)       -0.524    29.528    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.550    

Slack (MET) :             19.550ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X10Y102        FDRE (Setup_fdre_C_R)       -0.524    29.528    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.550    

Slack (MET) :             19.550ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X10Y102        FDRE (Setup_fdre_C_R)       -0.524    29.528    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.550    

Slack (MET) :             19.645ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.062ns (22.776%)  route 3.601ns (77.224%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 29.878 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.688     9.978    vga_driver/v_cnt0
    SLICE_X11Y102        FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.515    29.878    vga_driver/CLK
    SLICE_X11Y102        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.257    30.136    
                         clock uncertainty           -0.084    30.052    
    SLICE_X11Y102        FDRE (Setup_fdre_C_R)       -0.429    29.623    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.623    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 19.645    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.062ns (23.275%)  route 3.501ns (76.725%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 29.877 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.588     9.878    vga_driver/v_cnt0
    SLICE_X11Y103        FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.514    29.877    vga_driver/CLK
    SLICE_X11Y103        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.257    30.135    
                         clock uncertainty           -0.084    30.051    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.429    29.622    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.622    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 19.744    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.062ns (23.275%)  route 3.501ns (76.725%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 29.877 - 24.938 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.896     6.668    vga_driver/h_cnt_reg[4]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.150     6.818 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.820     7.638    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.970 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          1.196     9.166    vga_driver/eqOp
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.290 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.588     9.878    vga_driver/v_cnt0
    SLICE_X11Y103        FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.514    29.877    vga_driver/CLK
    SLICE_X11Y103        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.257    30.135    
                         clock uncertainty           -0.084    30.051    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.429    29.622    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.622    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 19.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=8, routed)           0.085     1.747    vga_driver/h_cnt_reg[7]
    SLICE_X5Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga_driver/plusOp[9]
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092     1.626    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.465%)  route 0.149ns (44.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X11Y103        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.149     1.783    vga_driver/v_cnt_reg[3]
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_driver/plusOp__0[5]
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X10Y102        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.121     1.630    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.622%)  route 0.121ns (39.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.121     1.783    vga_driver/h_cnt_reg[2]
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.045     1.828 r  vga_driver/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_driver/plusOp[3]
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092     1.626    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.351%)  route 0.151ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=11, routed)          0.151     1.813    vga_driver/h_cnt_reg[5]
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.072     1.609    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.150     1.812    vga_driver/h_cnt_reg[0]
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070     1.607    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.150     1.813    vga_driver/h_cnt_reg[4]
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070     1.607    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.783%)  route 0.154ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X4Y102         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.154     1.817    vga_driver/h_cnt_reg[2]
    SLICE_X4Y101         FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.070     1.607    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.573%)  route 0.155ns (52.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X11Y102        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.155     1.790    vga_driver/v_cnt_reg[2]
    SLICE_X11Y101        FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X11Y101        FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.070     1.579    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.219%)  route 0.138ns (45.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X6Y102         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.138     1.824    vga_driver/h_cnt_reg[10]
    SLICE_X4Y101         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X4Y101         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.070     1.607    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X5Y102         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.163     1.825    vga_driver/h_cnt_reg[3]
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X5Y100         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.066     1.603    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y105     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y101     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y102     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X6Y102     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y102     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y102     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y102     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y102     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y105     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y105     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y101     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y101     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y102     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y102     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y105     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y105     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y101     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y101     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y102     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y102     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y102     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.045ns,  Total Violation       -4.045ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.045ns  (required time - arrival time)
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        3.948ns  (logic 1.652ns (41.845%)  route 2.296ns (58.155%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 1975.152 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 1975.327 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.724  1975.327    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456  1975.783 r  batpos_reg[6]/Q
                         net (fo=14, routed)          0.876  1976.659    add_bb/leqOp_inferred__3/i__carry__0_0[6]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.124  1976.783 r  add_bb/i__carry__0_i_5__2/O
                         net (fo=8, routed)           0.680  1977.463    vga_driver/leqOp_inferred__0/i__carry__0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.124  1977.587 r  vga_driver/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  1977.587    add_bb/red_out[3]_i_3_0[1]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  1978.079 f  add_bb/leqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.435  1978.514    vga_driver/red_out_reg[3]_1[0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.332  1978.846 r  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.305  1979.151    vga_driver/red_out[3]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I1_O)        0.124  1979.275 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000  1979.275    vga_driver/red_out[3]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.603  1975.152    vga_driver/CLK
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1975.332    
                         clock uncertainty           -0.181  1975.151    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.079  1975.230    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.230    
                         arrival time                       -1979.275    
  -------------------------------------------------------------------
                         slack                                 -4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 batpos_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.231ns (32.254%)  route 0.485ns (67.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  batpos_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  batpos_reg[5]_replica/Q
                         net (fo=10, routed)          0.237     1.901    vga_driver/batpos_reg[5]_repN_alias
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  vga_driver/red_out[3]_i_5/O
                         net (fo=1, routed)           0.248     2.194    vga_driver/red_out[3]_i_5_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.239 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.239    vga_driver/red_out[3]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.876     2.043    vga_driver/CLK
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.797    
                         clock uncertainty            0.181     1.979    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     2.100    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.139    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 4.517ns (44.609%)  route 5.609ns (55.391%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.468     2.905    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.152     3.057 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.283     6.341    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    10.126 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.126    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.759ns  (logic 4.259ns (43.646%)  route 5.500ns (56.354%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.468     2.905    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.174     6.204    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.759 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.759    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.265ns (45.488%)  route 5.111ns (54.512%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.476     2.913    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.037 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.778     5.815    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.375 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.375    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.238ns (48.099%)  route 4.573ns (51.901%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186     2.623    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124     2.747 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.530     5.277    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.810 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.810    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.484ns (50.927%)  route 4.321ns (49.073%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186     2.623    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I1_O)        0.152     2.775 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.278     5.053    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     8.805 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.805    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.471ns (51.606%)  route 4.193ns (48.394%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.476     2.913    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.152     3.065 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.925    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.664 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.664    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 1.200ns (14.139%)  route 7.287ns (85.861%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[5]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[5]/Q
                         net (fo=35, routed)          2.030     2.486    add_bb/ball_x_reg[10]_1[4]
    SLICE_X3Y97          LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  add_bb/i__carry__0_i_6/O
                         net (fo=7, routed)           1.281     3.891    add_bb/i__carry__0_i_6_n_0
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.124     4.015 f  add_bb/i__carry__0_i_5/O
                         net (fo=3, routed)           1.140     5.155    add_bb/i__carry__0_i_5_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     5.279 r  add_bb/brick4present_i_2/O
                         net (fo=6, routed)           1.340     6.619    add_bb/brick4present_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I1_O)        0.124     6.743 r  add_bb/ball_y_motion[10]_i_9/O
                         net (fo=1, routed)           0.670     7.413    add_bb/ball_y_motion[10]_i_9_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     7.537 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=2, routed)           0.827     8.363    add_bb/ball_y_motion[10]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.487 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     8.487    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 1.200ns (14.482%)  route 7.086ns (85.518%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[5]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[5]/Q
                         net (fo=35, routed)          2.030     2.486    add_bb/ball_x_reg[10]_1[4]
    SLICE_X3Y97          LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  add_bb/i__carry__0_i_6/O
                         net (fo=7, routed)           1.281     3.891    add_bb/i__carry__0_i_6_n_0
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.124     4.015 f  add_bb/i__carry__0_i_5/O
                         net (fo=3, routed)           1.140     5.155    add_bb/i__carry__0_i_5_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     5.279 r  add_bb/brick4present_i_2/O
                         net (fo=6, routed)           1.340     6.619    add_bb/brick4present_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I1_O)        0.124     6.743 r  add_bb/ball_y_motion[10]_i_9/O
                         net (fo=1, routed)           0.670     7.413    add_bb/ball_y_motion[10]_i_9_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     7.537 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=2, routed)           0.626     8.162    add_bb/ball_y_motion[10]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     8.286    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/disp_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.197ns (53.163%)  route 3.698ns (46.837%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  add_bb/disp_data_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/disp_data_reg[5]/Q
                         net (fo=2, routed)           0.857     1.313    add_bb/display[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.124     1.437 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016     2.453    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     2.577 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.402    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.895 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.895    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick4present_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 0.952ns (14.998%)  route 5.396ns (85.002%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[5]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/ball_x_reg[5]/Q
                         net (fo=35, routed)          2.030     2.486    add_bb/ball_x_reg[10]_1[4]
    SLICE_X3Y97          LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  add_bb/i__carry__0_i_6/O
                         net (fo=7, routed)           1.281     3.891    add_bb/i__carry__0_i_6_n_0
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.124     4.015 r  add_bb/i__carry__0_i_5/O
                         net (fo=3, routed)           1.140     5.155    add_bb/i__carry__0_i_5_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     5.279 f  add_bb/brick4present_i_2/O
                         net (fo=6, routed)           0.945     6.224    add_bb/brick4present_i_2_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  add_bb/brick4present_i_1/O
                         net (fo=1, routed)           0.000     6.348    add_bb/brick4present_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  add_bb/brick4present_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick12present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=25, routed)          0.134     0.275    add_bb/game_on
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  add_bb/brick12present_i_1/O
                         net (fo=1, routed)           0.000     0.320    add_bb/brick12present_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  add_bb/brick12present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick6present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=25, routed)          0.138     0.279    add_bb/game_on
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.324 r  add_bb/brick6present_i_1/O
                         net (fo=1, routed)           0.000     0.324    add_bb/brick6present_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  add_bb/brick6present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[4]/Q
                         net (fo=27, routed)          0.068     0.209    add_bb/ball_x_reg[10]_1[3]
    SLICE_X5Y91          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  add_bb/ball_x_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.336    add_bb/ball_x_reg[5]_i_1_n_4
    SLICE_X5Y91          FDRE                                         r  add_bb/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick4present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick4present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  add_bb/brick4present_reg/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/brick4present_reg/Q
                         net (fo=4, routed)           0.138     0.302    add_bb/brick4present
    SLICE_X6Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.347 r  add_bb/brick4present_i_1/O
                         net (fo=1, routed)           0.000     0.347    add_bb/brick4present_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  add_bb/brick4present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[8]/Q
                         net (fo=30, routed)          0.079     0.220    add_bb/ball_x_reg[10]_1[7]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  add_bb/ball_x_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    add_bb/ball_x_reg[9]_i_1_n_4
    SLICE_X5Y92          FDRE                                         r  add_bb/ball_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[3]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[3]/Q
                         net (fo=31, routed)          0.068     0.209    add_bb/ball_x_reg[10]_1[2]
    SLICE_X5Y91          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.355 r  add_bb/ball_x_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.355    add_bb/ball_x_reg[5]_i_1_n_5
    SLICE_X5Y91          FDRE                                         r  add_bb/ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.265ns (71.907%)  route 0.104ns (28.093%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[6]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[6]/Q
                         net (fo=31, routed)          0.104     0.245    add_bb/ball_x_reg[10]_1[5]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.369 r  add_bb/ball_x_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.369    add_bb/ball_x_reg[9]_i_1_n_6
    SLICE_X5Y92          FDRE                                         r  add_bb/ball_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick7present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick7present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE                         0.000     0.000 r  add_bb/brick7present_reg/C
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/brick7present_reg/Q
                         net (fo=5, routed)           0.161     0.325    add_bb/brick7present
    SLICE_X8Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.370 r  add_bb/brick7present_i_1/O
                         net (fo=1, routed)           0.000     0.370    add_bb/brick7present_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  add_bb/brick7present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick3present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick3present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE                         0.000     0.000 r  add_bb/brick3present_reg/C
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/brick3present_reg/Q
                         net (fo=5, routed)           0.185     0.326    add_bb/brick3present
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.045     0.371 r  add_bb/brick3present_i_1/O
                         net (fo=1, routed)           0.000     0.371    add_bb/brick3present_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  add_bb/brick3present_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/brick11present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/brick11present_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  add_bb/brick11present_reg/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/brick11present_reg/Q
                         net (fo=4, routed)           0.164     0.328    add_bb/brick11present
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.045     0.373 r  add_bb/brick11present_i_1/O
                         net (fo=1, routed)           0.000     0.373    add_bb/brick11present_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  add_bb/brick11present_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.070ns (43.800%)  route 5.222ns (56.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.724     5.329    vga_driver/CLK
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           5.222    11.068    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.620 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.620    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 4.002ns (43.086%)  route 5.287ns (56.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           5.287    11.058    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.605 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.605    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.070ns (44.878%)  route 4.999ns (55.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           4.999    10.753    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.304 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.304    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.117ns (47.824%)  route 4.492ns (52.176%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.634     5.238    vga_driver/CLK
    SLICE_X11Y101        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.477     7.171    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.267 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=46, routed)          3.015    10.282    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.847 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.847    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.083ns (59.556%)  route 2.772ns (40.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X2Y105         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.772     8.606    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.170 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.170    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.429ns (65.002%)  route 0.769ns (34.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X2Y105         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.769     2.455    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.720 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.720    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.433ns (51.755%)  route 1.336ns (48.245%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X11Y101        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.581     2.216    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.242 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=46, routed)          0.754     2.996    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.262 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.262    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.416ns (42.558%)  route 1.912ns (57.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.912     3.568    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.820 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.820    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.456ns  (logic 1.388ns (40.165%)  route 2.068ns (59.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           2.068     3.730    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.978 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.978    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.536ns  (logic 1.416ns (40.054%)  route 2.120ns (59.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.603     1.524    vga_driver/CLK
    SLICE_X2Y98          FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           2.120     3.808    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.060 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.060    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.048ns  (logic 4.517ns (44.956%)  route 5.531ns (55.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[18]/Q
                         net (fo=10, routed)          0.831     6.616    add_bb/dig[1]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.740 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.416     8.156    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.152     8.308 r  add_bb/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.283    11.591    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.376 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.376    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.259ns (43.999%)  route 5.421ns (56.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[18]/Q
                         net (fo=10, routed)          0.831     6.616    add_bb/dig[1]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.740 f  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.416     8.156    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124     8.280 r  add_bb/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.174    11.454    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.009 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.009    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 4.265ns (45.920%)  route 5.023ns (54.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[18]/Q
                         net (fo=10, routed)          0.831     6.616    add_bb/dig[1]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.740 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.413     8.153    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124     8.277 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.778    11.055    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.616 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.616    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 4.238ns (48.987%)  route 4.413ns (51.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[17]/Q
                         net (fo=10, routed)          0.697     6.482    add_bb/dig[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.124     6.606 f  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186     7.792    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124     7.916 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.530    10.445    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.979 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.979    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 4.484ns (51.868%)  route 4.161ns (48.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[17]/Q
                         net (fo=10, routed)          0.697     6.482    add_bb/dig[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.124     6.606 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186     7.792    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I1_O)        0.152     7.944 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.278    10.222    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.974 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.974    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 4.471ns (52.136%)  route 4.105ns (47.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[18]/Q
                         net (fo=10, routed)          0.831     6.616    add_bb/dig[1]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.740 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.413     8.153    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.152     8.305 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860    10.166    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.905 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.905    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 4.384ns (51.220%)  route 4.176ns (48.780%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  count_reg[18]/Q
                         net (fo=10, routed)          0.840     6.625    dig[1]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.152     6.777 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.112    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.889 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.889    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.197ns (54.261%)  route 3.538ns (45.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[17]/Q
                         net (fo=10, routed)          0.697     6.482    add_bb/dig[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.124     6.606 r  add_bb/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016     7.622    add_bb/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     7.746 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.825     9.571    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.064 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.064    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.352ns (61.638%)  route 2.708ns (38.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  count_reg[18]/Q
                         net (fo=10, routed)          0.843     6.628    dig[1]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.152     6.780 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.645    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.389 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.389    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 4.132ns (58.604%)  route 2.919ns (41.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.329    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  count_reg[18]/Q
                         net (fo=10, routed)          0.843     6.628    dig[1]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.124     6.752 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.076     8.828    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.380 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.380    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 0.486ns (33.494%)  route 0.965ns (66.506%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  batpos_reg[10]/Q
                         net (fo=8, routed)           0.228     1.891    add_bb/leqOp_inferred__3/i__carry__0_0[10]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.045     1.936 r  add_bb/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     1.936    add_bb/i__carry__0_i_1__4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.032 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.248     2.280    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.114     2.394 f  add_bb/ball_y_motion[10]_i_17/O
                         net (fo=1, routed)           0.196     2.590    add_bb/ball_y_motion[10]_i_17_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.635 f  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.293     2.928    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.973 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     2.973    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.456ns  (logic 0.486ns (33.379%)  route 0.970ns (66.621%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  batpos_reg[10]/Q
                         net (fo=8, routed)           0.228     1.891    add_bb/leqOp_inferred__3/i__carry__0_0[10]
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.045     1.936 r  add_bb/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     1.936    add_bb/i__carry__0_i_1__4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.032 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.248     2.280    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.114     2.394 r  add_bb/ball_y_motion[10]_i_17/O
                         net (fo=1, routed)           0.196     2.590    add_bb/ball_y_motion[10]_i_17_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.635 r  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=2, routed)           0.298     2.933    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.978 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     2.978    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.422ns (71.956%)  route 0.554ns (28.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  count_reg[17]/Q
                         net (fo=10, routed)          0.201     1.866    dig[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.911 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.265    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.501 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.501    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.425ns (70.308%)  route 0.602ns (29.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[17]/Q
                         net (fo=10, routed)          0.161     1.827    add_bb/dig[0]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.872 f  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.070     1.942    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.987 r  add_bb/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.371     2.357    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.552 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.552    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.493ns (70.586%)  route 0.622ns (29.414%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[17]/Q
                         net (fo=10, routed)          0.202     1.867    dig[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.049     1.916 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.337    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.640 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.640    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.439ns (67.245%)  route 0.701ns (32.755%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  count_reg[17]/Q
                         net (fo=10, routed)          0.202     1.867    dig[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.045     1.912 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.411    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.664 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.664    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.532ns (63.918%)  route 0.865ns (36.082%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[17]/Q
                         net (fo=10, routed)          0.161     1.827    add_bb/dig[0]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.289     2.161    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.046     2.207 r  add_bb/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.621    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.921 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.921    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.545ns (60.542%)  route 1.007ns (39.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[19]/Q
                         net (fo=10, routed)          0.145     1.810    add_bb/dig[2]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.855 f  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.265     2.120    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.046     2.166 r  add_bb/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.763    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.076 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.076    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.465ns (56.847%)  route 1.112ns (43.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[19]/Q
                         net (fo=10, routed)          0.145     1.810    add_bb/dig[2]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  add_bb/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.265     2.120    add_bb/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.045     2.165 r  add_bb/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.868    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.102 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.102    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.492ns (54.209%)  route 1.261ns (45.791%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.605     1.524    clk_in_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  count_reg[17]/Q
                         net (fo=10, routed)          0.161     1.827    add_bb/dig[0]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  add_bb/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.289     2.161    add_bb/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.045     2.206 r  add_bb/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.810     3.016    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.277 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.277    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.361ns  (logic 8.727ns (56.813%)  route 6.634ns (43.187%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[8]/Q
                         net (fo=30, routed)          1.849     2.305    add_bb/ball_x_reg[10]_1[7]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124     2.429 r  add_bb/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     2.429    add_bb/i__carry__0_i_4__4_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.887 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.179     4.067    add_bb/ball_x_reg[10]_0[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.357     4.424 r  add_bb/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     4.424    add_bb/i__carry_i_1__4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     4.777 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.777    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.225 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.763     5.988    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    10.203 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.205    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.723 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    12.755    add_bb/plusOp_n_89
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    12.879 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.879    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.429 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.178    14.607    add_bb/ltOp
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.124    14.731 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.630    15.361    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.511     4.936    vga_driver/CLK
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.306ns  (logic 8.851ns (57.827%)  route 6.455ns (42.173%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  add_bb/ball_x_reg[8]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[8]/Q
                         net (fo=30, routed)          1.849     2.305    add_bb/ball_x_reg[10]_1[7]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.124     2.429 r  add_bb/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     2.429    add_bb/i__carry__0_i_4__4_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.887 r  add_bb/leqOp_inferred__13/i__carry__0/CO[1]
                         net (fo=10, routed)          1.179     4.067    add_bb/ball_x_reg[10]_0[0]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.357     4.424 r  add_bb/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     4.424    add_bb/i__carry_i_1__4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     4.777 r  add_bb/multOp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.777    add_bb/multOp0_inferred__0/i__carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  add_bb/multOp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    add_bb/multOp0_inferred__0/i__carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.225 r  add_bb/multOp0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.763     5.988    add_bb/multOp0_inferred__0/i__carry__1_n_6
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    10.203 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.205    add_bb/multOp_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.723 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    12.755    add_bb/plusOp_n_89
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.124    12.879 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.879    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.429 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.178    14.607    add_bb/ltOp
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.124    14.731 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.451    15.182    vga_driver/blue_out_reg[3]_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    15.306 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.306    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.591     5.016    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/brick1present_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.599%)  route 0.329ns (56.401%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE                         0.000     0.000 r  add_bb/brick1present_reg/C
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/brick1present_reg/Q
                         net (fo=4, routed)           0.119     0.283    vga_driver/brick1present
    SLICE_X7Y100         LUT6 (Prop_lut6_I4_O)        0.045     0.328 f  vga_driver/green_out[3]_i_3/O
                         net (fo=1, routed)           0.210     0.538    vga_driver/green_out[3]_i_3_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.583    vga_driver/green_out[3]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.870     2.038    vga_driver/CLK
    SLICE_X7Y101         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.880%)  route 0.750ns (80.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=25, routed)          0.456     0.597    add_bb/game_on
    SLICE_X7Y99          LUT3 (Prop_lut3_I2_O)        0.045     0.642 r  add_bb/blue_out[3]_i_1/O
                         net (fo=2, routed)           0.294     0.936    vga_driver/blue_out_reg[3]_0
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X8Y105         FDRE                                         r  vga_driver/blue_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 2.525ns (45.037%)  route 3.081ns (54.963%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.639 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.639    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.878 r  batpos_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.728     5.606    batpos[10]
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 2.620ns (47.844%)  route 2.856ns (52.156%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.639 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.639    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.973 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.503     5.476    batpos[9]
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.027    clk_in_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 2.471ns (45.652%)  route 2.942ns (54.348%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.629     3.733    batpos1
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     3.857 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     3.857    batpos[3]_i_2_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.258 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.258    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.592 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.820     5.412    batpos[5]
    SLICE_X5Y94          FDRE                                         r  batpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  batpos_reg[5]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 2.508ns (46.583%)  route 2.876ns (53.417%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.639 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.639    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.861 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.523     5.384    batpos[8]
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604     5.027    clk_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 2.376ns (44.273%)  route 2.991ns (55.727%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.729 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.638     5.366    batpos[7]
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 2.376ns (45.411%)  route 2.856ns (54.589%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.729 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.503     5.232    batpos[7]
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.029    clk_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.229ns  (logic 2.471ns (47.253%)  route 2.758ns (52.747%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.629     3.733    batpos1
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     3.857 r  batpos[3]_i_2/O
                         net (fo=1, routed)           0.000     3.857    batpos[3]_i_2_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.258 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.258    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.592 r  batpos_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.637     5.229    batpos[5]
    SLICE_X4Y94          FDRE                                         r  batpos_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  batpos_reg[5]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 2.316ns (44.907%)  route 2.841ns (55.093%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.669 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.488     5.157    batpos[6]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.095ns  (logic 2.376ns (46.635%)  route 2.719ns (53.365%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.861     3.965    batpos1
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.089 r  batpos[7]_i_5/O
                         net (fo=1, routed)           0.000     4.089    batpos[7]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.729 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.366     5.095    batpos[7]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 1.736ns (34.109%)  route 3.353ns (65.891%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=1, routed)           1.492     2.980    btnl_IBUF
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     3.104 r  batpos[10]_i_3/O
                         net (fo=7, routed)           0.674     3.778    batpos1
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.902 r  batpos[10]_i_1/O
                         net (fo=14, routed)          1.187     5.089    batpos[10]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603     5.026    clk_in_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  batpos_reg[7]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.360ns (35.870%)  route 0.644ns (64.130%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  batpos_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.158     1.005    batpos[0]
    SLICE_X6Y95          FDRE                                         r  batpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  batpos_reg[0]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.355ns (35.150%)  route 0.656ns (64.850%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.487     0.732    speed_IBUF
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.045     0.777 r  batpos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.777    batpos[3]_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.842 r  batpos_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.169     1.011    batpos[1]
    SLICE_X7Y95          FDRE                                         r  batpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  batpos_reg[1]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.436ns (40.830%)  route 0.632ns (59.170%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.922 r  batpos_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.147     1.069    batpos[2]
    SLICE_X5Y94          FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  batpos_reg[2]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.496ns (42.741%)  route 0.665ns (57.259%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.982 r  batpos_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.179     1.162    batpos[4]
    SLICE_X5Y95          FDRE                                         r  batpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  batpos_reg[4]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.532ns (45.657%)  route 0.634ns (54.343%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.018 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.148     1.166    batpos[7]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.507ns (43.424%)  route 0.661ns (56.576%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.993 r  batpos_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.175     1.169    batpos[6]
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.744%)  route 0.722ns (61.256%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.942 r  batpos_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.236     1.178    batpos[3]
    SLICE_X5Y94          FDRE                                         r  batpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.874     2.039    clk_in_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  batpos_reg[3]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.535ns (44.797%)  route 0.660ns (55.203%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.967 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.967    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.021 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.174     1.195    batpos[8]
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.532ns (43.768%)  route 0.684ns (56.232%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.018 r  batpos_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.198     1.217    batpos[7]
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.878     2.043    clk_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 speed
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.572ns (46.751%)  route 0.652ns (53.249%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  speed (IN)
                         net (fo=0)                   0.000     0.000    speed
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  speed_IBUF_inst/O
                         net (fo=3, routed)           0.486     0.731    speed_IBUF
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.776 r  batpos[3]_i_5/O
                         net (fo=1, routed)           0.000     0.776    batpos[3]_i_5_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.928 r  batpos_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    batpos_reg[3]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.967 r  batpos_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.967    batpos_reg[7]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.058 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.166     1.224    batpos[9]
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  batpos_reg[9]/C





