Running: G:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.exe -prj C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_beh.prj work.ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281Celiano_Lab2_room.vhf" into library work
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281_Celiano_Lab2_Room_tb.vhd" into library work
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281Celiano_Lab2_room_fsm.vhf" into library work
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281_Celiano_Lab2_sword.vhf" into library work
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281_Celiano_Lab2_sword_fsm.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and5_v of entity AND5 [and5_default]
Compiling architecture behavioral of entity ECE281Celiano_Lab2_room [ece281celiano_lab2_room_default]
Compiling architecture behavioral of entity ece281celiano_lab2_room_ece281ce...
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/ECE281_Celiano_Lab2/ECE281Celiano_Lab2_room_ECE281Celiano_Lab2_room_sch_tb_isim_beh.exe
Fuse Memory Usage: 46476 KB
Fuse CPU Usage: 1730 ms
