===== Simulator configuration =====
BLOCKSIZE:             16
L1_SIZE:               1024
L1_ASSOC:              1
L2_SIZE:               8192
L2_ASSOC:              4
REPLACEMENT POLICY:    LRU
INCLUSION PROPERTY:    non-inclusive
trace_file:            go_trace.txt
===== L1 contents =====
Set     0:      10008e D  
Set     1:      10008e D  
Set     2:      10008e D  
Set     3:      10008e D  
Set     4:      10008e D  
Set     5:      10008d D  
Set     6:      10008d D  
Set     7:      10008d D  
Set     8:      10008d D  
Set     9:      10008d D  
Set     10:     10008d D  
Set     11:     10008d D  
Set     12:     10008d D  
Set     13:     10008d D  
Set     14:     10008d D  
Set     15:     10008d D  
Set     16:     10008d D  
Set     17:     10008d D  
Set     18:     10008d D  
Set     19:     10008d D  
Set     20:     10008d D  
Set     21:     10008d D  
Set     22:     10008d D  
Set     23:     10008d D  
Set     24:     10008d D  
Set     25:     10008d D  
Set     26:     10008d D  
Set     27:     10008d D  
Set     28:     10008d D  
Set     29:     10008d D  
Set     30:     10008d D  
Set     31:     10008d D  
Set     32:     10008d D  
Set     33:     10008d D  
Set     34:     10008d D  
Set     35:     10008d D  
Set     36:     10008d D  
Set     37:     10008d D  
Set     38:     10008d D  
Set     39:     10008d D  
Set     40:     10008d D  
Set     41:     10008d D  
Set     42:     10008d D  
Set     43:     10008d D  
Set     44:     10008d D  
Set     45:     10008d D  
Set     46:     10008d D  
Set     47:     10008d D  
Set     48:     10008d D  
Set     49:     10008d D  
Set     50:     10008d D  
Set     51:     10008d D  
Set     52:     10008d D  
Set     53:     10008d D  
Set     54:     10008d D  
Set     55:     10008d D  
Set     56:     10008d D  
Set     57:     10008d D  
Set     58:     10008d D  
Set     59:     10008d D  
Set     60:     10008d D  
Set     61:     10008d D  
Set     62:     10008d D  
Set     63:     10008d D  
===== L2 contents =====
Set     0:      80047     80046 D   80044 D   80045 D   
Set     1:      80047     80044 D   80046 D   80045 D   
Set     2:      80044 D   80046 D   80047     80045 D   
Set     3:      80046 D   80047     80045 D   80044 D   
Set     4:      80045 D   80047     80044 D   80046 D   
Set     5:      80043 D   80045 D   80044 D   80046 D   
Set     6:      80046 D   80044 D   80043 D   80045 D   
Set     7:      80044 D   80045 D   80046 D   80043 D   
Set     8:      80045 D   80044 D   80046 D   80043 D   
Set     9:      80045 D   80044 D   80046 D   80043 D   
Set     10:     80046 D   80045 D   80044 D   80043 D   
Set     11:     80043 D   80045 D   80046 D   80044 D   
Set     12:     80044 D   80046 D   80045 D   80043 D   
Set     13:     80044 D   80045 D   80046 D   80043 D   
Set     14:     80045 D   80043 D   80046 D   80044 D   
Set     15:     80044 D   80043 D   80046 D   80045 D   
Set     16:     80043 D   80046 D   80045 D   80044 D   
Set     17:     80045 D   80044 D   80043 D   80046 D   
Set     18:     80045 D   80046 D   80044 D   80043 D   
Set     19:     80045 D   80043 D   80046 D   80044 D   
Set     20:     80044 D   80046 D   80045 D   80043 D   
Set     21:     80046 D   80043 D   80044 D   80045 D   
Set     22:     80043 D   80044 D   80045 D   80046 D   
Set     23:     80046 D   80045 D   80043 D   80044 D   
Set     24:     80043 D   80044 D   80046 D   80045 D   
Set     25:     80045 D   80046 D   80044 D   80043 D   
Set     26:     80043 D   80045 D   80044 D   80046 D   
Set     27:     80046 D   80043 D   80044 D   80045 D   
Set     28:     80043 D   80046 D   80044 D   80045 D   
Set     29:     80044 D   80043 D   80045 D   80046 D   
Set     30:     80044 D   80043 D   80045 D   80046 D   
Set     31:     80043 D   80045 D   80044 D   80046 D   
Set     32:     80043 D   80046 D   80045 D   80044 D   
Set     33:     80045 D   80044 D   80043 D   80046 D   
Set     34:     80046 D   80045 D   80043 D   80044 D   
Set     35:     80045 D   80044 D   80046 D   80043 D   
Set     36:     80045 D   80044 D   80043 D   80046 D   
Set     37:     80044 D   80046 D   80043 D   80045 D   
Set     38:     80044 D   80045 D   80046 D   80043 D   
Set     39:     80046 D   80043 D   80044 D   80045 D   
Set     40:     80043 D   80044 D   80046 D   80045 D   
Set     41:     80046 D   80044 D   80043 D   80045 D   
Set     42:     80046 D   80045 D   80044 D   80043 D   
Set     43:     80046 D   80043 D   80044 D   80045 D   
Set     44:     80043 D   80046 D   80045 D   80044 D   
Set     45:     80043 D   80045 D   80046 D   80044 D   
Set     46:     80046 D   80045 D   80043 D   80044 D   
Set     47:     80044 D   80045 D   80046 D   80043 D   
Set     48:     80044 D   80043 D   80046 D   80045 D   
Set     49:     80044 D   80046 D   80043 D   80045 D   
Set     50:     80045 D   80043 D   80044 D   80046 D   
Set     51:     80045 D   80043 D   80046 D   80044 D   
Set     52:     80046 D   80044 D   80043 D   80045 D   
Set     53:     80044 D   80045 D   80046 D   80043 D   
Set     54:     80044 D   80043 D   80046 D   80045 D   
Set     55:     80046 D   80044 D   80043 D   80045 D   
Set     56:     80046 D   80043 D   80045 D   80044 D   
Set     57:     80044 D   80046 D   80045 D   80043 D   
Set     58:     80045 D   80046 D   80043 D   80044 D   
Set     59:     80045 D   80046 D   80044 D   80043 D   
Set     60:     80043 D   80045 D   80046 D   80044 D   
Set     61:     80046 D   80045 D   80043 D   80044 D   
Set     62:     80044 D   80045 D   80043 D   80046 D   
Set     63:     80044 D   80043 D   80045 D   80046 D   
Set     64:     80045 D   80043 D   80044 D   80046 D   
Set     65:     80043 D   80044 D   80045 D   80046 D   
Set     66:     80046 D   80044 D   80043 D   80045 D   
Set     67:     80043 D   80045 D   80046 D   80044 D   
Set     68:     80046 D   80043 D   80045 D   80044 D   
Set     69:     80045 D   80043 D   80046     80044 D   
Set     70:     80043 D   80046     80044 D   80045 D   
Set     71:     80045 D   80043 D   80044 D   80046     
Set     72:     80043 D   80046     80044 D   80045 D   
Set     73:     80046     80043 D   80044 D   80045 D   
Set     74:     80044 D   80045 D   80046     80043 D   
Set     75:     80045 D   80046     80044 D   80043 D   
Set     76:     80043 D   80044 D   80046     80045 D   
Set     77:     80045 D   80046     80043 D   80044 D   
Set     78:     80045 D   80043 D   80046     80044 D   
Set     79:     80044 D   80046     80043 D   80045 D   
Set     80:     80044 D   80046     80045 D   80043 D   
Set     81:     80044 D   80043 D   80046     80045 D   
Set     82:     80044 D   80043 D   80046     80045 D   
Set     83:     80045 D   80046     80043 D   80044 D   
Set     84:     80044 D   80046     80045 D   80043 D   
Set     85:     80046     80045 D   80043 D   80044 D   
Set     86:     80045 D   80043 D   80044 D   80046     
Set     87:     80046     80044 D   80043 D   80045 D   
Set     88:     80045 D   80046     80043 D   80044 D   
Set     89:     80046     80043 D   80044 D   80045 D   
Set     90:     80044 D   80043 D   80045 D   80046     
Set     91:     80044 D   80043 D   80045 D   80046     
Set     92:     80044 D   80046     80043 D   80045 D   
Set     93:     80046     80043 D   80044 D   80045 D   
Set     94:     80045 D   80044 D   80046     80043 D   
Set     95:     80043 D   80044 D   80045 D   80046     
Set     96:     80046     80045 D   80044 D   80043 D   
Set     97:     80045 D   80044 D   80046     80043 D   
Set     98:     80044 D   80045 D   80043 D   80046     
Set     99:     80046     80043 D   80045 D   80044 D   
Set     100:    80046     80043 D   80045 D   80044 D   
Set     101:    80046     80043 D   80045 D   80044 D   
Set     102:    80043 D   80045 D   80046     80044 D   
Set     103:    80043 D   80045 D   80046     80044 D   
Set     104:    80045 D   80044 D   80046     80043 D   
Set     105:    80045 D   80046     80044 D   80043 D   
Set     106:    80043 D   80045 D   80046     80044 D   
Set     107:    80046     80043 D   80045 D   80044 D   
Set     108:    80046     80044 D   80043 D   80045 D   
Set     109:    80044 D   80045 D   80043 D   80046     
Set     110:    80046     80045 D   80044 D   80043 D   
Set     111:    80044 D   80045 D   80046     80043 D   
Set     112:    80043 D   80046     80045 D   80044 D   
Set     113:    80043 D   80045 D   80044 D   80046     
Set     114:    80043 D   80046     80044 D   80045 D   
Set     115:    80046     80043 D   80044 D   80045 D   
Set     116:    80044 D   80046     80043 D   80045 D   
Set     117:    80046     80044 D   80045 D   80043 D   
Set     118:    80044 D   80046     80045 D   80043 D   
Set     119:    80044 D   80045 D   80043 D   80046     
Set     120:    80043 D   80044 D   80046     80045 D   
Set     121:    80043 D   80046     80044 D   80045 D   
Set     122:    80046     80044 D   80043 D   80045 D   
Set     123:    80045 D   80046     80043 D   80044 D   
Set     124:    80046     80044 D   80043 D   80045 D   
Set     125:    80044 D   80043 D   80046     80045 D   
Set     126:    80043 D   80045 D   80044 D   80046     
Set     127:    80043 D   80045 D   80044 D   80046     
===== Simulation results (raw) =====
a. number of L1 reads:        60613
b. number of L1 read misses:  11940
c. number of L1 writes:       39387
d. number of L1 write misses: 14286
e. L1 miss rate:              0.262260
f. number of L1 writebacks:   18468
g. number of L2 reads:        26226
h. number of L2 read misses:  9843
i. number of L2 writes:       18468
j. number of L2 write misses: 0
k. L2 miss rate:              0.375315
l. number of L2 writebacks:   7867
m. total memory traffic:      17710
