library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity counter is 
	port(	signal clk	: in std_logic;
			signal enable	: in std_logic;
			signal reset: in std_logic;
			signal reset_sync: in std_logic;
			signal q		: out std_logic_vector(2 downto 0));
end counter;

architecture struc of counter is 
	signal q_reg, q_next : unsigned(2 downto 0);
begin
   process(reset, clk, reset_sync, q_reg)
	begin
		if (reset ='0') then
		q_reg <= (others => '0');
		elsif rising_edge(clk) then
			if (enable  = '1') then
				if (reset_sync = '0') then
				q_next <= (others=>'0');
				else 
				q_next <= q_reg ;
				end if;
			else 
				q_next <= q_reg + 1;
			end if;
		q_reg <= q_next;
		end if;
	end process;
	q <= std_logic_vector(q_reg);
		
end struc;
			
