Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: tp4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tp4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tp4"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : tp4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/ffd.vhd" in Library work.
Architecture ffd_arq of Entity ffd is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd" in Library work.
Architecture registronb_arq of Entity registronb is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/cordic/cordic_lib.vhd" in Library work.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/barrel_shifterNb.vhd" in Library work.
Architecture barrel_shifternb_arq of Entity barrel_shifternb is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/receive.vhd" in Library work.
Architecture arch of Entity receive is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/transmit.vhd" in Library work.
Architecture arch of Entity transmit is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/timing.vhd" in Library work.
Architecture timing_arq of Entity timing is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/dual_port_ram.vhd" in Library work.
Architecture dual_port_ram_arq of Entity dual_port_ram is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/cordic/cordic.vhd" in Library work.
Architecture cordic_arq of Entity cordic is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/delay.vhd" in Library work.
Architecture delay_arch of Entity delay_reg is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/counter.vhd" in Library work.
Architecture counter_arch of Entity counter is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ctrl_global.vhd" in Library work.
Architecture global_ctrl_arq of Entity global_ctrl is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/clear_video_ram.vhd" in Library work.
Architecture clear_video_ram_arch of Entity clear_video_ram is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/extRam_loader.vhd" in Library work.
Architecture extram_loader_arq of Entity extram_loader is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/ffd_serie.vhd" in Library work.
Architecture ffd_serie_arq of Entity ffd_serie is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/pos_loader.vhd" in Library work.
Architecture pos_loader_arq of Entity pos_loader is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/pos_rotator.vhd" in Library work.
Architecture pos_rotator_arq of Entity pos_rotator is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/video_ram.vhd" in Library work.
Architecture video_ram_arq of Entity video_ram is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/VGActrl.vhd" in Library work.
Architecture vga_ctrl_arq of Entity vga_ctrl is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/uart.vhd" in Library work.
Architecture uart_arq of Entity uart is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/MemoryController.vhd" in Library work.
Architecture behavioral of Entity memorycontroller is up to date.
Compiling vhdl file "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd" in Library work.
Architecture tp4_arq of Entity tp4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tp4> in library <work> (architecture <tp4_arq>).

Analyzing hierarchy for entity <global_ctrl> in library <work> (architecture <global_ctrl_arq>) with generics.
	Nangle = 16

Analyzing hierarchy for entity <clear_video_ram> in library <work> (architecture <clear_video_ram_arch>) with generics.
	N_COLS = 64
	N_ROWS = 64
	N_bits_col = 6
	N_bits_row = 6

Analyzing hierarchy for entity <extRam_loader> in library <work> (architecture <extRam_loader_arq>).

Analyzing hierarchy for entity <ffd_serie> in library <work> (architecture <ffd_serie_arq>) with generics.
	N = 5

Analyzing hierarchy for entity <counter> in library <work> (architecture <counter_arch>) with generics.
	MAX_COUNT = 8388607
	N_bits = 23

Analyzing hierarchy for entity <counter> in library <work> (architecture <counter_arch>) with generics.
	MAX_COUNT = 8388608
	N_bits = 23

Analyzing hierarchy for entity <pos_loader> in library <work> (architecture <pos_loader_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <pos_rotator> in library <work> (architecture <pos_rotator_arq>) with generics.
	Nangle = 16
	Nits = 14
	Nxy = 16

Analyzing hierarchy for entity <video_ram> in library <work> (architecture <video_ram_arq>) with generics.
	N_bits_col = 6
	N_bits_row = 6
	N_cols = 64
	N_rows = 64

Analyzing hierarchy for entity <vga_ctrl> in library <work> (architecture <vga_ctrl_arq>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <uart_arq>) with generics.
	F = 50000
	min_baud = 1200
	num_data_bits = 8

Analyzing hierarchy for entity <MemoryController> in library <work> (architecture <Behavioral>) with generics.
	clock_frec = 50

Analyzing hierarchy for entity <counter> in library <work> (architecture <counter_arch>) with generics.
	MAX_COUNT = 63
	N_bits = 6

Analyzing hierarchy for entity <registroNb> in library <work> (architecture <registroNb_arq>) with generics.
	N = 97

Analyzing hierarchy for entity <cordic> in library <work> (architecture <cordic_arq>) with generics.
	P = 14

Analyzing hierarchy for entity <delay_reg> in library <work> (architecture <delay_arch>) with generics.
	DELAY = 15
	N = 16

Analyzing hierarchy for entity <registroNb> in library <work> (architecture <registroNb_arq>) with generics.
	N = 49

Analyzing hierarchy for entity <dual_port_ram> in library <work> (architecture <dual_port_ram_arq>) with generics.
	ADDRESS_WIDTH = 12
	DATA_WIDTH = 1

Analyzing hierarchy for entity <receive> in library <work> (architecture <arch>) with generics.
	NDBits = 8

Analyzing hierarchy for entity <transmit> in library <work> (architecture <arch>) with generics.
	NDBits = 8

Analyzing hierarchy for entity <timing> in library <work> (architecture <timing_arq>) with generics.
	F = 50000
	min_baud = 1200

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <registroNb> in library <work> (architecture <registroNb_arq>) with generics.
	N = 18

Analyzing hierarchy for entity <registroNb> in library <work> (architecture <registroNb_arq>) with generics.
	N = 16

Analyzing hierarchy for entity <barrel_shifterNb> in library <work> (architecture <barrel_shifterNb_arq>) with generics.
	N = 18

Analyzing hierarchy for entity <registroNb> in library <work> (architecture <registroNb_arq>) with generics.
	N = 16

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).

Analyzing hierarchy for entity <ffd> in library <work> (architecture <ffd_arq>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tp4> in library <work> (Architecture <tp4_arq>).
    Set user-defined property "LOC =  B8" for signal <clk_i> in unit <tp4>.
    Set user-defined property "LOC =  L15" for signal <data_i> in unit <tp4>.
    Set user-defined property "LOC =  H13" for signal <write_rst_i> in unit <tp4>.
    Set user-defined property "LOC =  E18" for signal <read_rst_i> in unit <tp4>.
    Set user-defined property "LOC =  R17 N17" for signal <speed> in unit <tp4>.
    Set user-defined property "LOC =  L13 L14 K17 K18 H18 G18" for signal <rot_switches_i> in unit <tp4>.
    Set user-defined property "LOC =  T4" for signal <hs> in unit <tp4>.
    Set user-defined property "LOC =  U3" for signal <vs> in unit <tp4>.
    Set user-defined property "LOC =  R8 T8 R9" for signal <red_o> in unit <tp4>.
    Set user-defined property "LOC =  P6 P8 N8" for signal <grn_o> in unit <tp4>.
    Set user-defined property "LOC =  U4 U5" for signal <blu_o> in unit <tp4>.
    Set user-defined property "LOC =  L18" for signal <a> in unit <tp4>.
    Set user-defined property "LOC =  F18" for signal <b> in unit <tp4>.
    Set user-defined property "LOC =  D17" for signal <c> in unit <tp4>.
    Set user-defined property "LOC =  D16" for signal <d> in unit <tp4>.
    Set user-defined property "LOC =  G14" for signal <e> in unit <tp4>.
    Set user-defined property "LOC =  J17" for signal <f> in unit <tp4>.
    Set user-defined property "LOC =  H14" for signal <g> in unit <tp4>.
    Set user-defined property "LOC =  C17" for signal <dp> in unit <tp4>.
    Set user-defined property "LOC =  H5" for signal <clock_out> in unit <tp4>.
    Set user-defined property "LOC =  K6 D1 K3 D2 C1 C2 E2 M5 E1 F2 G4 G5 G6 G3 F1 H6 H3 J5 H2 H1 H4 J2 J1" for signal <ADDRESS> in unit <tp4>.
    Set user-defined property "LOC =  J4" for signal <ADV> in unit <tp4>.
    Set user-defined property "LOC =  P7" for signal <CRE> in unit <tp4>.
    Set user-defined property "LOC =  R6" for signal <CE> in unit <tp4>.
    Set user-defined property "LOC =  T2" for signal <OE> in unit <tp4>.
    Set user-defined property "LOC =  N7" for signal <WE> in unit <tp4>.
    Set user-defined property "LOC =  K5" for signal <LB> in unit <tp4>.
    Set user-defined property "LOC =  K4" for signal <UB> in unit <tp4>.
    Set user-defined property "LOC =  T1 R3 N4 L2 M6 M3 L5 L3 R2 P2 P1 N5 M4 L6 L4 L1" for signal <DATA> in unit <tp4>.
WARNING:Xst:753 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd" line 310: Unconnected output port 'carry_out' of component 'counter'.
WARNING:Xst:753 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd" line 328: Unconnected output port 'carry_out' of component 'counter'.
Entity <tp4> analyzed. Unit <tp4> generated.

Analyzing generic Entity <global_ctrl> in library <work> (Architecture <global_ctrl_arq>).
	Nangle = 16
Entity <global_ctrl> analyzed. Unit <global_ctrl> generated.

Analyzing generic Entity <clear_video_ram> in library <work> (Architecture <clear_video_ram_arch>).
	N_COLS = 64
	N_ROWS = 64
	N_bits_col = 6
	N_bits_row = 6
Entity <clear_video_ram> analyzed. Unit <clear_video_ram> generated.

Analyzing generic Entity <counter.3> in library <work> (Architecture <counter_arch>).
	MAX_COUNT = 63
	N_bits = 6
Entity <counter.3> analyzed. Unit <counter.3> generated.

Analyzing Entity <extRam_loader> in library <work> (Architecture <extRam_loader_arq>).
Entity <extRam_loader> analyzed. Unit <extRam_loader> generated.

Analyzing generic Entity <ffd_serie> in library <work> (Architecture <ffd_serie_arq>).
	N = 5
Entity <ffd_serie> analyzed. Unit <ffd_serie> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <counter_arch>).
	MAX_COUNT = 8388607
	N_bits = 23
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <counter_arch>).
	MAX_COUNT = 8388608
	N_bits = 23
INFO:Xst:2679 - Register <carry_out> in unit <counter.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing Entity <pos_loader> in library <work> (Architecture <pos_loader_arq>).
Entity <pos_loader> analyzed. Unit <pos_loader> generated.

Analyzing Entity <ffd> in library <work> (Architecture <ffd_arq>).
Entity <ffd> analyzed. Unit <ffd> generated.

Analyzing generic Entity <pos_rotator> in library <work> (Architecture <pos_rotator_arq>).
	Nangle = 16
	Nits = 14
	Nxy = 16
Entity <pos_rotator> analyzed. Unit <pos_rotator> generated.

Analyzing generic Entity <registroNb.1> in library <work> (Architecture <registroNb_arq>).
	N = 97
Entity <registroNb.1> analyzed. Unit <registroNb.1> generated.

Analyzing generic Entity <cordic> in library <work> (Architecture <cordic_arq>).
	P = 14
Entity <cordic> analyzed. Unit <cordic> generated.

Analyzing generic Entity <registroNb.3> in library <work> (Architecture <registroNb_arq>).
	N = 18
Entity <registroNb.3> analyzed. Unit <registroNb.3> generated.

Analyzing generic Entity <registroNb.4> in library <work> (Architecture <registroNb_arq>).
	N = 16
Entity <registroNb.4> analyzed. Unit <registroNb.4> generated.

Analyzing generic Entity <barrel_shifterNb> in library <work> (Architecture <barrel_shifterNb_arq>).
	N = 18
INFO:Xst:1433 - Contents of array <shs> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <barrel_shifterNb> analyzed. Unit <barrel_shifterNb> generated.

Analyzing generic Entity <delay_reg> in library <work> (Architecture <delay_arch>).
	DELAY = 15
	N = 16
Entity <delay_reg> analyzed. Unit <delay_reg> generated.

Analyzing generic Entity <registroNb.5> in library <work> (Architecture <registroNb_arq>).
	N = 16
Entity <registroNb.5> analyzed. Unit <registroNb.5> generated.

Analyzing generic Entity <registroNb.2> in library <work> (Architecture <registroNb_arq>).
	N = 49
Entity <registroNb.2> analyzed. Unit <registroNb.2> generated.

Analyzing generic Entity <video_ram> in library <work> (Architecture <video_ram_arq>).
	N_bits_col = 6
	N_bits_row = 6
	N_cols = 64
	N_rows = 64
Entity <video_ram> analyzed. Unit <video_ram> generated.

Analyzing generic Entity <dual_port_ram> in library <work> (Architecture <dual_port_ram_arq>).
	ADDRESS_WIDTH = 12
	DATA_WIDTH = 1
    Set property "ram_style = block" for signal <RAM>.
Entity <dual_port_ram> analyzed. Unit <dual_port_ram> generated.

Analyzing Entity <vga_ctrl> in library <work> (Architecture <vga_ctrl_arq>).
Entity <vga_ctrl> analyzed. Unit <vga_ctrl> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <uart_arq>).
	F = 50000
	min_baud = 1200
	num_data_bits = 8
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/uart.vhd" line 16: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <receive> in library <work> (Architecture <arch>).
	NDBits = 8
INFO:Xst:1749 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/receive.vhd" line 68: report: Start bit error.
INFO:Xst:1749 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/receive.vhd" line 99: report: Report statement with non static report message
Entity <receive> analyzed. Unit <receive> generated.

Analyzing generic Entity <transmit> in library <work> (Architecture <arch>).
	NDBits = 8
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing generic Entity <timing> in library <work> (Architecture <timing_arq>).
	F = 50000
	min_baud = 1200
Entity <timing> analyzed. Unit <timing> generated.

Analyzing generic Entity <MemoryController> in library <work> (Architecture <Behavioral>).
	clock_frec = 50
Entity <MemoryController> analyzed. Unit <MemoryController> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <global_ctrl>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ctrl_global.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clock                     (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clear_reset>.
    Found 16-bit up accumulator for signal <alfa_aux>.
    Found 16-bit up accumulator for signal <beta_aux>.
    Found 16-bit 4-to-1 multiplexer for signal <delta_alfa>.
    Found 16-bit 4-to-1 multiplexer for signal <delta_beta>.
    Found 16-bit 4-to-1 multiplexer for signal <delta_gama>.
    Found 16-bit up accumulator for signal <gama_aux>.
    Found 16-bit adder for signal <minus_delta_angle>.
    Found 1-bit register for signal <refresh_subestado<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Accumulator(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  48 Multiplexer(s).
Unit <global_ctrl> synthesized.


Synthesizing Unit <extRam_loader>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/extRam_loader.vhd".
    Found 1-bit register for signal <RxRdy_out>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <estado<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <extRam_loader> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/counter.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 23-bit up counter for signal <counter_aux>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/counter.vhd".
    Found 23-bit up counter for signal <counter_aux>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <pos_loader>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/pos_loader.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxRdy_out>.
    Found 16-bit register for signal <x>.
    Found 16-bit register for signal <y>.
    Found 16-bit register for signal <z>.
    Found 1-bit register for signal <go_ram>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  50 D-type flip-flop(s).
Unit <pos_loader> synthesized.


Synthesizing Unit <ffd>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/ffd.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ffd> synthesized.


Synthesizing Unit <vga_ctrl>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/VGActrl.vhd".
    Found 1-bit register for signal <clkdiv_flag>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 96.
    Found 10-bit subtractor for signal <pixel_col$addsub0000> created at line 104.
    Found 10-bit subtractor for signal <pixel_col$addsub0001> created at line 104.
    Found 10-bit subtractor for signal <pixel_row$addsub0000> created at line 105.
    Found 10-bit subtractor for signal <pixel_row$addsub0001> created at line 105.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0000> created at line 108.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0001> created at line 108.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 108.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 108.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 97.
    Found 1-bit register for signal <vsenable>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_ctrl> synthesized.


Synthesizing Unit <MemoryController>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/ext_ram/MemoryController.vhd".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clock                     (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <read_ready_out>.
    Found 16-bit tristate buffer for signal <DATA>.
    Found 23-bit register for signal <address_aux>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$share0000> created at line 98.
    Found 16-bit register for signal <data_in_aux>.
    Found 13-bit comparator greatequal for signal <state$cmp_ge0000> created at line 103.
    Found 13-bit comparator greatequal for signal <state$cmp_ge0001> created at line 122.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <MemoryController> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/counter.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 6-bit up counter for signal <counter_aux>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_3> synthesized.


Synthesizing Unit <barrel_shifterNb>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/barrel_shifterNb.vhd".
WARNING:Xst:647 - Input <M<30:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit 19-to-1 multiplexer for signal <o>.
    Summary:
	inferred  18 Multiplexer(s).
Unit <barrel_shifterNb> synthesized.


Synthesizing Unit <dual_port_ram>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/dual_port_ram.vhd".
    Found 4096x1-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <data_B<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <dual_port_ram> synthesized.


Synthesizing Unit <receive>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/receive.vhd".
    Found finite state machine <FSM_3> for signal <RxFsm>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxErr>.
    Found 1-bit register for signal <ClrDiv>.
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <Rx_Reg>.
    Found 32-bit register for signal <RxBitCnt>.
    Found 32-bit adder for signal <RxBitCnt$addsub0000> created at line 86.
    Found 1-bit register for signal <Sig_RxRdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receive> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/transmit.vhd".
    Found finite state machine <FSM_4> for signal <TxFsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TxBusy>.
    Found 8-bit register for signal <RegDin>.
    Found 9-bit register for signal <Tx_Reg>.
    Found 4-bit register for signal <TxBitCnt>.
    Found 4-bit subtractor for signal <TxBitCnt$addsub0000> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <transmit> synthesized.


Synthesizing Unit <timing>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/timing.vhd".
    Found 1-bit register for signal <Top16>.
    Found 1-bit register for signal <TopRx>.
    Found 1-bit register for signal <TopTx>.
    Found 32-bit up counter for signal <ClkDiv>.
    Found 12-bit up counter for signal <Div16>.
    Found 32-bit register for signal <RxDiv>.
    Found 32-bit adder for signal <RxDiv$addsub0000> created at line 111.
    Found 32-bit 4-to-1 multiplexer for signal <RxDiv$mux0001>.
    Summary:
	inferred   2 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <timing> synthesized.


Synthesizing Unit <clear_video_ram>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/clear_video_ram.vhd".
Unit <clear_video_ram> synthesized.


Synthesizing Unit <ffd_serie>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/ffd_serie.vhd".
Unit <ffd_serie> synthesized.


Synthesizing Unit <video_ram>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/video_ram/video_ram.vhd".
Unit <video_ram> synthesized.


Synthesizing Unit <uart>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/uart/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <registroNb_1>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd".
Unit <registroNb_1> synthesized.


Synthesizing Unit <registroNb_2>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd".
Unit <registroNb_2> synthesized.


Synthesizing Unit <registroNb_3>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd".
Unit <registroNb_3> synthesized.


Synthesizing Unit <registroNb_4>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd".
Unit <registroNb_4> synthesized.


Synthesizing Unit <registroNb_5>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/registroNb.vhd".
Unit <registroNb_5> synthesized.


Synthesizing Unit <cordic>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/cordic/cordic.vhd".
WARNING:Xst:646 - Signal <y_5<25:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_5<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_5<25:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_5<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x26-bit ROM for signal <x_5$rom0000> created at line 287.
    Found 32x26-bit ROM for signal <y_5$rom0000> created at line 288.
    Found 32x16-bit ROM for signal <angle_i$rom0000> created at line 244.
    Using one-hot encoding for signal <estado>.
WARNING:Xst:643 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/cordic/cordic.vhd" line 287: The result of a 26x18-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/cordic/cordic.vhd" line 288: The result of a 26x18-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16-bit addsub for signal <angle_3>.
    Found 4-bit register for signal <estado>.
    Found 5-bit register for signal <i>.
    Found 5-bit adder for signal <i$addsub0000> created at line 148.
    Found 5-bit comparator less for signal <i$cmp_lt0000> created at line 144.
    Found 18-bit 4-to-1 multiplexer for signal <x0>.
    Found 18-bit addsub for signal <x_3>.
    Found 26x18-bit multiplier for signal <x_5>.
    Found 18-bit adder for signal <x_in_n>.
    Found 18-bit 4-to-1 multiplexer for signal <y0>.
    Found 18-bit addsub for signal <y_3>.
    Found 26x18-bit multiplier for signal <y_5>.
    Found 18-bit adder for signal <y_in_n>.
    Summary:
	inferred   3 ROM(s).
	inferred   6 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <cordic> synthesized.


Synthesizing Unit <delay_reg>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/comps/delay.vhd".
Unit <delay_reg> synthesized.


Synthesizing Unit <pos_rotator>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/pos_rotator.vhd".
Unit <pos_rotator> synthesized.


Synthesizing Unit <tp4>.
    Related source file is "C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd".
WARNING:Xst:646 - Signal <z> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_screen_aux<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_screen<21:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_screen_aux<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_screen<21:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_TxBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sig_StartTx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sig_RxErr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sig_Din> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <reset_xyz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extRam_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <button_down> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x16-bit ROM for signal <delta_angle>.
    Found 6-bit adder for signal <A_col_aux>.
    Found 6-bit adder for signal <A_row_aux>.
    Found 10-bit comparator greater for signal <enable_vga$cmp_lt0000> created at line 490.
    Found 10-bit comparator less for signal <enable_vga$cmp_lt0001> created at line 490.
    Found 10-bit comparator greater for signal <enable_vga$cmp_lt0002> created at line 490.
    Found 10-bit comparator less for signal <enable_vga$cmp_lt0003> created at line 490.
    Found 6-bit subtractor for signal <pixel_col_aux>.
    Found 6-bit subtractor for signal <pixel_row_aux>.
    Found 23-bit comparator equal for signal <read_stop$cmp_eq0000> created at line 253.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <tp4> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x1-bit dual-port RAM                              : 1
# ROMs                                                 : 10
 32x16-bit ROM                                         : 3
 32x26-bit ROM                                         : 6
 4x16-bit ROM                                          : 1
# Multipliers                                          : 6
 26x18-bit multiplier                                  : 6
# Adders/Subtractors                                   : 31
 10-bit subtractor                                     : 4
 13-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit addsub                                         : 3
 18-bit adder                                          : 6
 18-bit addsub                                         : 6
 32-bit adder                                          : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 23-bit up counter                                     : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 3
 16-bit up accumulator                                 : 3
# Registers                                            : 1196
 1-bit register                                        : 1176
 13-bit register                                       : 1
 16-bit register                                       : 5
 23-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 4
 5-bit register                                        : 3
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 6
 13-bit comparator greatequal                          : 2
 23-bit comparator equal                               : 1
 5-bit comparator less                                 : 3
# Multiplexers                                         : 16
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 19-to-1 multiplexer                            : 6
 18-bit 4-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <UART_receiver/transmission_unit/TxFsm/FSM> on signal <TxFsm[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 load_tx  | 01
 shift_tx | 11
 stop_tx  | 10
----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <UART_receiver/reception_unit/RxFsm/FSM> on signal <RxFsm[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 start_rx | 001
 edge_rx  | 011
 shift_rx | 101
 stop_rx  | 100
 rx_ovf   | 010
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ext_RAM/state/FSM> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 init    | 00
 idle    | 01
 writing | 10
 reading | 11
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <pos_loader_inst/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 x_st  | 01
 y_st  | 11
 z_st  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control_global/estado/FSM> on signal <estado[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 clearing   | 01
 reading    | 11
 refreshing | 10
------------------------
WARNING:Xst:1290 - Hierarchical block <pipe_reg_x> is unconnected in block <Y_rot>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Z_del> is unconnected in block <rotator>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[0].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[1].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[2].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[3].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[4].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[5].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[6].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[7].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[8].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[9].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[10].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[11].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[12].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[13].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[14].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[15].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[16].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[17].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[18].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[19].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[20].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[21].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[22].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[23].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[24].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[31].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[32].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[33].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[34].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[35].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[36].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[37].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[38].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[39].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[40].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FFD_i[47].FFD_inst> is unconnected in block <pipe_reg_out>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <transmission_unit> is unconnected in block <UART_receiver>.
   It will be removed from the design.

Synthesizing (advanced) Unit <dual_port_ram>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_B_0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 1-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_A>     |          |
    |     diA            | connected to signal <data_A>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 1-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <address_B>     |          |
    |     doB            | connected to signal <data_B>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dual_port_ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# RAMs                                                 : 1
 4096x1-bit dual-port block RAM                        : 1
# ROMs                                                 : 10
 32x16-bit ROM                                         : 3
 32x26-bit ROM                                         : 6
 4x16-bit ROM                                          : 1
# Multipliers                                          : 6
 26x18-bit multiplier                                  : 6
# Adders/Subtractors                                   : 29
 10-bit subtractor borrow in                           : 2
 13-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit addsub                                         : 3
 18-bit adder                                          : 6
 18-bit addsub                                         : 6
 32-bit adder                                          : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 23-bit up counter                                     : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 3
 16-bit up accumulator                                 : 3
# Registers                                            : 1419
 Flip-Flops                                            : 1419
# Comparators                                          : 16
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 6
 13-bit comparator greatequal                          : 2
 23-bit comparator equal                               : 1
 5-bit comparator less                                 : 3
# Multiplexers                                         : 16
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 19-to-1 multiplexer                            : 6
 18-bit 4-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RegDin_0> in Unit <transmit> is equivalent to the following 7 FFs/Latches, which will be removed : <RegDin_1> <RegDin_2> <RegDin_3> <RegDin_4> <RegDin_5> <RegDin_6> <RegDin_7> 
WARNING:Xst:1710 - FF/Latch <RegDin_0> (without init value) has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <estado_0> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2677 - Node <write_extram_counter/carry_out> of sequential type is unconnected in block <tp4>.
INFO:Xst:2146 - In block <cordic>, ROM <Mrom_y_5_rom0000> <Mrom_x_5_rom0000> are equivalent, XST will keep only <Mrom_y_5_rom0000>.
WARNING:Xst:1293 - FF/Latch <TxFsm_FSM_FFd2> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TxBusy> (without init value) has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_0> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_1> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_2> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_3> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_4> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_5> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_6> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_7> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_Reg_8> (without init value) has a constant value of 1 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <TxFsm_FSM_FFd1> has a constant value of 0 in block <transmit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TxBitCnt_0> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_1> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_2> of sequential type is unconnected in block <transmit>.
WARNING:Xst:2677 - Node <TxBitCnt_3> of sequential type is unconnected in block <transmit>.

Optimizing unit <tp4> ...

Optimizing unit <global_ctrl> ...

Optimizing unit <extRam_loader> ...

Optimizing unit <pos_loader> ...

Optimizing unit <vga_ctrl> ...

Optimizing unit <barrel_shifterNb> ...

Optimizing unit <receive> ...

Optimizing unit <timing> ...

Optimizing unit <registroNb_1> ...

Optimizing unit <registroNb_2> ...

Optimizing unit <registroNb_3> ...

Optimizing unit <registroNb_4> ...

Optimizing unit <registroNb_5> ...

Optimizing unit <cordic> ...
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <cordic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <delay_reg> ...

Optimizing unit <pos_rotator> ...
WARNING:Xst:2677 - Node <UART_receiver/reception_unit/RxErr> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_31> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_30> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_29> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_28> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_27> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_26> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_25> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_24> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_23> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_22> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_21> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_20> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_19> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_18> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_17> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_16> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_15> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_14> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_13> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_12> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_11> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_10> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_9> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_8> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_7> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_6> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_5> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_4> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_3> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_2> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_1> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/ClkDiv_0> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <UART_receiver/timings_unit/TopTx> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[15].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[14].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[13].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[12].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[11].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[10].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[9].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[8].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[7].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[6].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[5].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[4].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[3].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[2].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Z_del/gen_retardo[1].con_retardo.reg/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/Mmult_x_5> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/Mmult_x_51> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[16].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/Y_rot/pipe_reg_x/FFD_i[17].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[47].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[40].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[39].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[38].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[37].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[36].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[35].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[34].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[33].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[32].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[31].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[24].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[23].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[22].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[21].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[20].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[19].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[18].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[17].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[16].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[15].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[14].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[13].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[12].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[11].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[10].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[9].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[8].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[7].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[6].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[5].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[4].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[3].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[2].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[1].FFD_inst/q> of sequential type is unconnected in block <tp4>.
WARNING:Xst:2677 - Node <rotator/pipe_reg_out/FFD_i[0].FFD_inst/q> of sequential type is unconnected in block <tp4>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tp4, actual ratio is 32.
FlipFlop rotator/X_rot/i_0 has been replicated 1 time(s)
FlipFlop rotator/X_rot/i_1 has been replicated 1 time(s)
FlipFlop rotator/X_rot/i_2 has been replicated 1 time(s)
FlipFlop rotator/X_rot/i_3 has been replicated 1 time(s)
FlipFlop rotator/Y_rot/i_0 has been replicated 1 time(s)
FlipFlop rotator/Y_rot/i_1 has been replicated 1 time(s)
FlipFlop rotator/Y_rot/i_2 has been replicated 1 time(s)
FlipFlop rotator/Y_rot/i_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <tp4> :
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[0].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[1].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[2].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[3].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[4].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[5].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[6].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[7].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[8].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[9].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[10].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[11].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[12].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[13].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[14].FFD_inst/q>.
	Found 16-bit shift register for signal <rotator/X_del/gen_retardo[15].con_retardo.reg/FFD_i[15].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[0].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[1].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[2].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[3].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[4].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[5].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[6].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[7].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[8].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[9].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[10].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[11].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[12].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[13].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[14].FFD_inst/q>.
	Found 15-bit shift register for signal <rotator/Y_del/gen_retardo[15].con_retardo.reg/FFD_i[15].FFD_inst/q>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <RdRdy_delay/delay_i[5].ffd_delay/q> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <tp4> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 753
 Flip-Flops                                            : 753
# Shift Registers                                      : 32
 15-bit shift register                                 : 16
 16-bit shift register                                 : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tp4.ngr
Top Level Output File Name         : tp4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 4205
#      GND                         : 1
#      INV                         : 119
#      LUT1                        : 469
#      LUT2                        : 164
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 996
#      LUT3_D                      : 22
#      LUT3_L                      : 2
#      LUT4                        : 518
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 523
#      MUXF5                       : 536
#      MUXF6                       : 216
#      MUXF7                       : 108
#      VCC                         : 1
#      XORCY                       : 520
# FlipFlops/Latches                : 832
#      FD                          : 31
#      FDC                         : 62
#      FDCE                        : 529
#      FDE                         : 169
#      FDPE                        : 15
#      FDR                         : 1
#      FDRE                        : 20
#      FDS                         : 5
# RAMS                             : 1
#      RAMB16_S1_S1                : 1
# Shift Registers                  : 32
#      SRL16E                      : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 49
# MULTs                            : 10
#      MULT18X18SIO                : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1283  out of   4656    27%  
 Number of Slice Flip Flops:            832  out of   9312     8%  
 Number of 4 input LUTs:               2332  out of   9312    25%  
    Number used as logic:              2300
    Number used as Shift registers:      32
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    232    33%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of MULT18X18SIOs:                10  out of     20    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 865   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                          | Buffer(FF name)                            | Load  |
--------------------------------------------------------+--------------------------------------------+-------+
clear_enable(control_global/estado_FSM_Out11:O)         | NONE(clear_enable_shift1)                  | 419   |
write_rst_i                                             | IBUF                                       | 145   |
reset_read_extram_counter(reset_read_extram_counter1:O) | NONE(read_extram_counter/counter_aux_0)    | 23    |
control_global/clear_reset(control_global/clear_reset:Q)| NONE(clear_inst/col_counter_inst/carry_out)| 14    |
read_stop_ffd/q(read_stop_ffd/q:Q)                      | NONE(pos_loader_inst/estado_FSM_FFd1)      | 3     |
Mrom_delta_angle10(XST_GND:G)                           | NONE(delay_vga/q)                          | 2     |
--------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.538ns (Maximum Frequency: 73.864MHz)
   Minimum input arrival time before clock: 7.962ns
   Maximum output required time after clock: 10.071ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 13.538ns (frequency: 73.864MHz)
  Total number of paths / destination ports: 160821 / 1373
-------------------------------------------------------------------------
Delay:               13.538ns (Levels of Logic = 15)
  Source:            rotator/X_rot/i_1_1 (FF)
  Destination:       rotator/Y_rot/reg_y/FFD_i[16].FFD_inst/q (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: rotator/X_rot/i_1_1 to rotator/Y_rot/reg_y/FFD_i[16].FFD_inst/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             6   0.514   0.721  rotator/X_rot/i_1_1 (rotator/X_rot/i_1_1)
     LUT3:I0->O            2   0.612   0.380  rotator/X_rot/Mrom_y_5_rom0000511 (rotator/X_rot/Mrom_y_5_rom00005)
     MULT18X18SIO:A5->P17    1   4.331   0.426  rotator/X_rot/Mmult_y_5 (rotator/X_rot/Mmult_y_5_P_to_Adder_A_17)
     LUT2:I1->O            1   0.612   0.000  rotator/X_rot/Mmult_y_50_Madd_lut<17> (rotator/X_rot/Mmult_y_50_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<17> (rotator/X_rot/Mmult_y_50_Madd_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<18> (rotator/X_rot/Mmult_y_50_Madd_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<19> (rotator/X_rot/Mmult_y_50_Madd_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<20> (rotator/X_rot/Mmult_y_50_Madd_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<21> (rotator/X_rot/Mmult_y_50_Madd_cy<21>)
     MUXCY:CI->O           0   0.051   0.000  rotator/X_rot/Mmult_y_50_Madd_cy<22> (rotator/X_rot/Mmult_y_50_Madd_cy<22>)
     XORCY:CI->O           5   0.699   0.538  rotator/X_rot/Mmult_y_50_Madd_xor<23> (rotator/xrot_y1<15>)
     INV:I->O              1   0.612   0.000  rotator/Y_rot/Madd_x_in_n_not0000<15>11_INV_0 (rotator/Y_rot/Madd_x_in_n_not0000<15>1)
     MUXCY:S->O            0   0.404   0.000  rotator/Y_rot/Madd_x_in_n_cy<15> (rotator/Y_rot/Madd_x_in_n_cy<15>)
     XORCY:CI->O           3   0.699   0.454  rotator/Y_rot/Madd_x_in_n_xor<16> (rotator/Y_rot/x_in_n<16>)
     LUT4:I3->O            2   0.612   0.383  rotator/Y_rot/y_1<17>12 (rotator/Y_rot/y_1<16>12)
     LUT4:I3->O            1   0.612   0.000  rotator/Y_rot/y_1<17>38 (rotator/Y_rot/y_1<17>)
     FDCE:D                    0.268          rotator/Y_rot/reg_y/FFD_i[17].FFD_inst/q
    ----------------------------------------
    Total                     13.538ns (10.637ns logic, 2.902ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 4259 / 70
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 21)
  Source:            speed<0> (PAD)
  Destination:       control_global/gama_aux_15 (FF)
  Destination Clock: clk_i rising

  Data Path: speed<0> to control_global/gama_aux_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  speed_0_IBUF (speed_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  Mrom_delta_angle12 (Mrom_delta_angle11)
     MUXCY:S->O            1   0.404   0.000  control_global/Madd_minus_delta_angle_cy<0> (control_global/Madd_minus_delta_angle_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<1> (control_global/Madd_minus_delta_angle_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<2> (control_global/Madd_minus_delta_angle_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<3> (control_global/Madd_minus_delta_angle_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<4> (control_global/Madd_minus_delta_angle_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<5> (control_global/Madd_minus_delta_angle_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Madd_minus_delta_angle_cy<6> (control_global/Madd_minus_delta_angle_cy<6>)
     XORCY:CI->O           3   0.699   0.481  control_global/Madd_minus_delta_angle_xor<7> (control_global/minus_delta_angle<7>)
     LUT4:I2->O            1   0.612   0.426  control_global/Mmux_delta_gama141 (control_global/delta_gama<7>)
     LUT2:I1->O            1   0.612   0.000  control_global/Maccum_gama_aux_lut<7> (control_global/Maccum_gama_aux_lut<7>)
     MUXCY:S->O            1   0.404   0.000  control_global/Maccum_gama_aux_cy<7> (control_global/Maccum_gama_aux_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<8> (control_global/Maccum_gama_aux_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<9> (control_global/Maccum_gama_aux_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<10> (control_global/Maccum_gama_aux_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<11> (control_global/Maccum_gama_aux_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<12> (control_global/Maccum_gama_aux_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  control_global/Maccum_gama_aux_cy<13> (control_global/Maccum_gama_aux_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  control_global/Maccum_gama_aux_cy<14> (control_global/Maccum_gama_aux_cy<14>)
     XORCY:CI->O           1   0.699   0.000  control_global/Maccum_gama_aux_xor<15> (control_global/Result<15>)
     FDE:D                     0.268          control_global/gama_aux_15
    ----------------------------------------
    Total                      7.962ns (6.085ns logic, 1.876ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 356 / 55
-------------------------------------------------------------------------
Offset:              10.071ns (Levels of Logic = 6)
  Source:            vga/hc_7 (FF)
  Destination:       grn_o<2> (PAD)
  Source Clock:      clk_i rising

  Data Path: vga/hc_7 to grn_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.514   0.721  vga/hc_7 (vga/hc_7)
     LUT3_L:I0->LO         1   0.612   0.103  vga/vsenable_cmp_eq000011 (vga/N5)
     LUT4:I3->O            1   0.612   0.360  vga/vidon_and000088 (vga/vidon_and000088)
     LUT4:I3->O            1   0.612   0.360  vga/vidon_and000090 (vga/vidon_and000090)
     LUT4:I3->O           28   0.612   1.141  vga/vidon_and0000122 (vga/vidon)
     LUT3:I1->O            8   0.612   0.643  vga/blu_o<0>1 (blu_o_0_OBUF)
     OBUF:I->O                 3.169          grn_o_2_OBUF (grn_o<2>)
    ----------------------------------------
    Total                     10.071ns (6.743ns logic, 3.328ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.34 secs
 
--> 

Total memory usage is 328000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  412 (   0 filtered)
Number of infos    :   10 (   0 filtered)

