Loading plugins phase: Elapsed time ==> 0s.387ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -d CY8C4247LQI-BL483 -s E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.489ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.067ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Client.v
Program  :   D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 Client.v -verilog
======================================================================

======================================================================
Compiling:  Client.v
Program  :   D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 Client.v -verilog
======================================================================

======================================================================
Compiling:  Client.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 -verilog Client.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 16 18:17:34 2017


======================================================================
Compiling:  Client.v
Program  :   vpp
Options  :    -yv2 -q10 Client.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 16 18:17:34 2017

Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Client.ctl'.
D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Client.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 -verilog Client.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 16 18:17:34 2017

Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\codegentemp\Client.ctl'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\codegentemp\Client.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Client.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 -verilog Client.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 16 18:17:35 2017

Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\codegentemp\Client.ctl'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\codegentemp\Client.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_DEBUG:Net_1257\
	\UART_DEBUG:uncfg_rx_irq\
	\UART_DEBUG:Net_1099\
	\UART_DEBUG:Net_1258\
	Net_2
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	Net_20
	\BLE_1:Net_55\
	\SPI_DISP:BSPIM:mosi_after_ld\
	\SPI_DISP:BSPIM:so_send\
	\SPI_DISP:BSPIM:mosi_fin\
	\SPI_DISP:BSPIM:mosi_cpha_0\
	\SPI_DISP:BSPIM:mosi_cpha_1\
	\SPI_DISP:BSPIM:pre_mosi\
	\SPI_DISP:BSPIM:dpcounter_zero\
	\SPI_DISP:BSPIM:control_7\
	\SPI_DISP:BSPIM:control_6\
	\SPI_DISP:BSPIM:control_5\
	\SPI_DISP:BSPIM:control_4\
	\SPI_DISP:BSPIM:control_3\
	\SPI_DISP:BSPIM:control_2\
	\SPI_DISP:BSPIM:control_1\
	\SPI_DISP:BSPIM:control_0\
	\SPI_DISP:Net_294\
	\PWM_LEDD:PWMUDB:km_run\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LEDD:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LEDD:PWMUDB:capt_rising\
	\PWM_LEDD:PWMUDB:capt_falling\
	\PWM_LEDD:PWMUDB:trig_rise\
	\PWM_LEDD:PWMUDB:trig_fall\
	\PWM_LEDD:PWMUDB:sc_kill\
	\PWM_LEDD:PWMUDB:min_kill\
	\PWM_LEDD:PWMUDB:db_tc\
	\PWM_LEDD:PWMUDB:dith_sel\
	\PWM_LEDD:PWMUDB:compare2\
	Net_373
	Net_374
	\PWM_LEDD:PWMUDB:MODULE_1:b_31\
	\PWM_LEDD:PWMUDB:MODULE_1:b_30\
	\PWM_LEDD:PWMUDB:MODULE_1:b_29\
	\PWM_LEDD:PWMUDB:MODULE_1:b_28\
	\PWM_LEDD:PWMUDB:MODULE_1:b_27\
	\PWM_LEDD:PWMUDB:MODULE_1:b_26\
	\PWM_LEDD:PWMUDB:MODULE_1:b_25\
	\PWM_LEDD:PWMUDB:MODULE_1:b_24\
	\PWM_LEDD:PWMUDB:MODULE_1:b_23\
	\PWM_LEDD:PWMUDB:MODULE_1:b_22\
	\PWM_LEDD:PWMUDB:MODULE_1:b_21\
	\PWM_LEDD:PWMUDB:MODULE_1:b_20\
	\PWM_LEDD:PWMUDB:MODULE_1:b_19\
	\PWM_LEDD:PWMUDB:MODULE_1:b_18\
	\PWM_LEDD:PWMUDB:MODULE_1:b_17\
	\PWM_LEDD:PWMUDB:MODULE_1:b_16\
	\PWM_LEDD:PWMUDB:MODULE_1:b_15\
	\PWM_LEDD:PWMUDB:MODULE_1:b_14\
	\PWM_LEDD:PWMUDB:MODULE_1:b_13\
	\PWM_LEDD:PWMUDB:MODULE_1:b_12\
	\PWM_LEDD:PWMUDB:MODULE_1:b_11\
	\PWM_LEDD:PWMUDB:MODULE_1:b_10\
	\PWM_LEDD:PWMUDB:MODULE_1:b_9\
	\PWM_LEDD:PWMUDB:MODULE_1:b_8\
	\PWM_LEDD:PWMUDB:MODULE_1:b_7\
	\PWM_LEDD:PWMUDB:MODULE_1:b_6\
	\PWM_LEDD:PWMUDB:MODULE_1:b_5\
	\PWM_LEDD:PWMUDB:MODULE_1:b_4\
	\PWM_LEDD:PWMUDB:MODULE_1:b_3\
	\PWM_LEDD:PWMUDB:MODULE_1:b_2\
	\PWM_LEDD:PWMUDB:MODULE_1:b_1\
	\PWM_LEDD:PWMUDB:MODULE_1:b_0\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_LEDD:Net_139\
	\PWM_LEDD:Net_138\
	\PWM_LEDD:Net_183\
	\PWM_LEDD:Net_181\
	Net_58
	Net_59
	Net_60
	Net_61
	Net_62
	Net_63
	Net_64

    Synthesized names
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 169 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_DEBUG:sclk_s_wire\ to \UART_DEBUG:select_s_wire\
Aliasing \UART_DEBUG:mosi_s_wire\ to \UART_DEBUG:select_s_wire\
Aliasing \UART_DEBUG:miso_m_wire\ to \UART_DEBUG:select_s_wire\
Aliasing zero to \UART_DEBUG:select_s_wire\
Aliasing one to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \UART_DEBUG:tmpOE__rx_net_0\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \UART_DEBUG:cts_wire\ to \UART_DEBUG:select_s_wire\
Aliasing tmpOE__Pin_RedLED_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \SPI_DISP:BSPIM:pol_supprt\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:tx_status_3\ to \SPI_DISP:BSPIM:load_rx_data\
Aliasing \SPI_DISP:BSPIM:tx_status_6\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:tx_status_5\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:rx_status_3\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:rx_status_2\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:rx_status_1\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:rx_status_0\ to \UART_DEBUG:select_s_wire\
Aliasing Net_25 to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:Net_289\ to \UART_DEBUG:select_s_wire\
Aliasing tmpOE__DISP_R_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__DISP_S_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__DISP_L_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__DISP_AB_net_1 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__DISP_AB_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_Display:Net_75\ to \UART_DEBUG:select_s_wire\
Aliasing \Timer_Display:Net_69\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_Display:Net_66\ to \UART_DEBUG:select_s_wire\
Aliasing \Timer_Display:Net_82\ to \UART_DEBUG:select_s_wire\
Aliasing \Timer_Display:Net_72\ to \UART_DEBUG:select_s_wire\
Aliasing tmpOE__DISP_OE_net_0 to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_LEDD:Net_180\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:hwCapture\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:Net_178\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:trig_out\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_LEDD:Net_186\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:runmode_enable\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:Net_179\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_LEDD:PWMUDB:ltch_kill_reg\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:ltch_kill_reg\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:km_tc\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:min_kill_reg\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:min_kill_reg\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:final_kill\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_LEDD:PWMUDB:dith_count_1\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:dith_count_1\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:dith_count_0\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:dith_count_0\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:status_6\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:status_4\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:cmp2\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:cmp1_status_reg\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:cmp1_status_reg\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:cmp2_status_reg\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:cmp2_status_reg\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:final_kill_reg\\R\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:final_kill_reg\\S\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:cs_addr_0\ to \PWM_LEDD:PWMUDB:runmode_enable\\R\
Aliasing \PWM_LEDD:PWMUDB:pwm1_i\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:pwm2_i\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_23\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_22\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_21\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_20\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_19\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_18\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_17\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_16\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_15\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_14\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_13\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_12\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_11\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_10\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_9\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_8\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_7\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_6\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_5\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_4\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_3\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_2\ to \UART_DEBUG:select_s_wire\
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART_DEBUG:tmpOE__tx_net_0\
Aliasing \OE_Control:clk\ to \UART_DEBUG:select_s_wire\
Aliasing \OE_Control:rst\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:so_send_reg\\D\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:mosi_pre_reg\\D\ to \UART_DEBUG:select_s_wire\
Aliasing \SPI_DISP:BSPIM:dpcounter_one_reg\\D\ to \SPI_DISP:BSPIM:load_rx_data\
Aliasing \PWM_LEDD:PWMUDB:prevCompare1\\D\ to \PWM_LEDD:PWMUDB:pwm_temp\
Aliasing \PWM_LEDD:PWMUDB:tc_i_reg\\D\ to \PWM_LEDD:PWMUDB:status_2\
Removing Rhs of wire \UART_DEBUG:rx_wire\[3] = \UART_DEBUG:Net_1268\[4]
Removing Lhs of wire \UART_DEBUG:Net_1170\[7] = \UART_DEBUG:Net_847\[1]
Removing Lhs of wire \UART_DEBUG:sclk_s_wire\[8] = \UART_DEBUG:select_s_wire\[2]
Removing Lhs of wire \UART_DEBUG:mosi_s_wire\[9] = \UART_DEBUG:select_s_wire\[2]
Removing Lhs of wire \UART_DEBUG:miso_m_wire\[10] = \UART_DEBUG:select_s_wire\[2]
Removing Rhs of wire zero[17] = \UART_DEBUG:select_s_wire\[2]
Removing Rhs of wire one[18] = \UART_DEBUG:tmpOE__tx_net_0\[12]
Removing Lhs of wire \UART_DEBUG:tmpOE__rx_net_0\[23] = one[18]
Removing Lhs of wire \UART_DEBUG:cts_wire\[27] = zero[17]
Removing Lhs of wire tmpOE__Pin_RedLED_net_0[61] = one[18]
Removing Rhs of wire \SPI_DISP:Net_276\[66] = \SPI_DISP:Net_288\[67]
Removing Rhs of wire \SPI_DISP:BSPIM:load_rx_data\[71] = \SPI_DISP:BSPIM:dpcounter_one\[72]
Removing Lhs of wire \SPI_DISP:BSPIM:pol_supprt\[73] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:miso_to_dp\[74] = \SPI_DISP:Net_244\[75]
Removing Lhs of wire \SPI_DISP:Net_244\[75] = zero[17]
Removing Rhs of wire Net_22[79] = \SPI_DISP:BSPIM:mosi_reg\[80]
Removing Rhs of wire \SPI_DISP:BSPIM:tx_status_1\[102] = \SPI_DISP:BSPIM:dpMOSI_fifo_empty\[103]
Removing Rhs of wire \SPI_DISP:BSPIM:tx_status_2\[104] = \SPI_DISP:BSPIM:dpMOSI_fifo_not_full\[105]
Removing Lhs of wire \SPI_DISP:BSPIM:tx_status_3\[106] = \SPI_DISP:BSPIM:load_rx_data\[71]
Removing Rhs of wire \SPI_DISP:BSPIM:rx_status_4\[108] = \SPI_DISP:BSPIM:dpMISO_fifo_full\[109]
Removing Rhs of wire \SPI_DISP:BSPIM:rx_status_5\[110] = \SPI_DISP:BSPIM:dpMISO_fifo_not_empty\[111]
Removing Lhs of wire \SPI_DISP:BSPIM:tx_status_6\[113] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:tx_status_5\[114] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:rx_status_3\[115] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:rx_status_2\[116] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:rx_status_1\[117] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:rx_status_0\[118] = zero[17]
Removing Lhs of wire \SPI_DISP:Net_273\[128] = zero[17]
Removing Lhs of wire Net_25[168] = zero[17]
Removing Lhs of wire \SPI_DISP:Net_289\[169] = zero[17]
Removing Lhs of wire tmpOE__DISP_R_net_0[171] = one[18]
Removing Lhs of wire tmpOE__DISP_S_net_0[177] = one[18]
Removing Lhs of wire tmpOE__DISP_L_net_0[183] = one[18]
Removing Lhs of wire tmpOE__DISP_AB_net_1[189] = one[18]
Removing Lhs of wire tmpOE__DISP_AB_net_0[190] = one[18]
Removing Lhs of wire \Timer_Display:Net_81\[199] = Net_42[211]
Removing Lhs of wire \Timer_Display:Net_75\[200] = zero[17]
Removing Lhs of wire \Timer_Display:Net_69\[201] = one[18]
Removing Lhs of wire \Timer_Display:Net_66\[202] = zero[17]
Removing Lhs of wire \Timer_Display:Net_82\[203] = zero[17]
Removing Lhs of wire \Timer_Display:Net_72\[204] = zero[17]
Removing Rhs of wire Net_226[215] = \PWM_LEDD:PWMUDB:tc_i_reg\[349]
Removing Lhs of wire tmpOE__DISP_OE_net_0[217] = one[18]
Removing Lhs of wire \PWM_LEDD:Net_68\[226] = Net_148[553]
Removing Lhs of wire \PWM_LEDD:PWMUDB:ctrl_enable\[237] = \PWM_LEDD:PWMUDB:control_7\[229]
Removing Lhs of wire \PWM_LEDD:Net_180\[245] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:hwCapture\[248] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:hwEnable\[249] = \PWM_LEDD:PWMUDB:control_7\[229]
Removing Lhs of wire \PWM_LEDD:Net_178\[251] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:trig_out\[254] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:runmode_enable\\R\[256] = zero[17]
Removing Lhs of wire \PWM_LEDD:Net_186\[257] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:runmode_enable\\S\[258] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_enable\[259] = \PWM_LEDD:PWMUDB:runmode_enable\[255]
Removing Lhs of wire \PWM_LEDD:Net_179\[262] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:ltch_kill_reg\\R\[264] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:ltch_kill_reg\\S\[265] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:km_tc\[266] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:min_kill_reg\\R\[267] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:min_kill_reg\\S\[268] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_kill\[271] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_1\[274] = \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_1\[512]
Removing Lhs of wire \PWM_LEDD:PWMUDB:add_vi_vv_MODGEN_1_0\[276] = \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_0\[513]
Removing Lhs of wire \PWM_LEDD:PWMUDB:dith_count_1\\R\[277] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:dith_count_1\\S\[278] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:dith_count_0\\R\[279] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:dith_count_0\\S\[280] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:status_6\[283] = zero[17]
Removing Rhs of wire \PWM_LEDD:PWMUDB:status_5\[284] = \PWM_LEDD:PWMUDB:final_kill_reg\[298]
Removing Lhs of wire \PWM_LEDD:PWMUDB:status_4\[285] = zero[17]
Removing Rhs of wire \PWM_LEDD:PWMUDB:status_3\[286] = \PWM_LEDD:PWMUDB:fifo_full\[305]
Removing Rhs of wire \PWM_LEDD:PWMUDB:status_1\[288] = \PWM_LEDD:PWMUDB:cmp2_status_reg\[297]
Removing Rhs of wire \PWM_LEDD:PWMUDB:status_0\[289] = \PWM_LEDD:PWMUDB:cmp1_status_reg\[296]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp2_status\[294] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp2\[295] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp1_status_reg\\R\[299] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp1_status_reg\\S\[300] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp2_status_reg\\R\[301] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp2_status_reg\\S\[302] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_kill_reg\\R\[303] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_kill_reg\\S\[304] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cs_addr_2\[306] = \PWM_LEDD:PWMUDB:tc_i\[261]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cs_addr_1\[307] = \PWM_LEDD:PWMUDB:runmode_enable\[255]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cs_addr_0\[308] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:compare1\[341] = \PWM_LEDD:PWMUDB:cmp1_less\[312]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm1_i\[346] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm2_i\[348] = zero[17]
Removing Rhs of wire Net_308[350] = \PWM_LEDD:PWMUDB:pwm_i_reg\[343]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm_temp\[353] = \PWM_LEDD:PWMUDB:cmp1\[292]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_23\[394] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_22\[395] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_21\[396] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_20\[397] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_19\[398] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_18\[399] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_17\[400] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_16\[401] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_15\[402] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_14\[403] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_13\[404] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_12\[405] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_11\[406] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_10\[407] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_9\[408] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_8\[409] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_7\[410] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_6\[411] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_5\[412] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_4\[413] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_3\[414] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_2\[415] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_1\[416] = \PWM_LEDD:PWMUDB:MODIN1_1\[417]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODIN1_1\[417] = \PWM_LEDD:PWMUDB:dith_count_1\[273]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:a_0\[418] = \PWM_LEDD:PWMUDB:MODIN1_0\[419]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODIN1_0\[419] = \PWM_LEDD:PWMUDB:dith_count_0\[275]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[551] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[552] = one[18]
Removing Rhs of wire Net_303[560] = \OE_Control:control_out_0\[563]
Removing Rhs of wire Net_303[560] = \OE_Control:control_0\[586]
Removing Lhs of wire \OE_Control:clk\[561] = zero[17]
Removing Lhs of wire \OE_Control:rst\[562] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:so_send_reg\\D\[587] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:mosi_pre_reg\\D\[593] = zero[17]
Removing Lhs of wire \SPI_DISP:BSPIM:dpcounter_one_reg\\D\[595] = \SPI_DISP:BSPIM:load_rx_data\[71]
Removing Lhs of wire \SPI_DISP:BSPIM:mosi_from_dp_reg\\D\[596] = \SPI_DISP:BSPIM:mosi_from_dp\[86]
Removing Lhs of wire \PWM_LEDD:PWMUDB:prevCapture\\D\[601] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:trig_last\\D\[602] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:prevCompare1\\D\[608] = \PWM_LEDD:PWMUDB:cmp1\[292]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp1_status_reg\\D\[609] = \PWM_LEDD:PWMUDB:cmp1_status\[293]
Removing Lhs of wire \PWM_LEDD:PWMUDB:cmp2_status_reg\\D\[610] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm_i_reg\\D\[612] = \PWM_LEDD:PWMUDB:pwm_i\[344]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm1_i_reg\\D\[613] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:pwm2_i_reg\\D\[614] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:tc_i_reg\\D\[615] = \PWM_LEDD:PWMUDB:status_2\[287]

------------------------------------------------------
Aliased 0 equations, 134 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPI_DISP:BSPIM:load_rx_data\' (cost = 1):
\SPI_DISP:BSPIM:load_rx_data\ <= ((not \SPI_DISP:BSPIM:count_4\ and not \SPI_DISP:BSPIM:count_3\ and not \SPI_DISP:BSPIM:count_2\ and not \SPI_DISP:BSPIM:count_1\ and \SPI_DISP:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:cmp1\' (cost = 0):
\PWM_LEDD:PWMUDB:cmp1\ <= (\PWM_LEDD:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LEDD:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_LEDD:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LEDD:PWMUDB:dith_count_1\ and \PWM_LEDD:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_LEDD:PWMUDB:dith_count_0\ and \PWM_LEDD:PWMUDB:dith_count_1\)
	OR (not \PWM_LEDD:PWMUDB:dith_count_1\ and \PWM_LEDD:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_LEDD:PWMUDB:final_capture\ to zero
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_LEDD:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_LEDD:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_LEDD:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_capture\[310] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[522] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[532] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[542] = zero[17]
Removing Lhs of wire \PWM_LEDD:PWMUDB:min_kill_reg\\D\[600] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:runmode_enable\\D\[603] = \PWM_LEDD:PWMUDB:control_7\[229]
Removing Lhs of wire \PWM_LEDD:PWMUDB:ltch_kill_reg\\D\[605] = one[18]
Removing Lhs of wire \PWM_LEDD:PWMUDB:final_kill_reg\\D\[611] = zero[17]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : D:\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -dcpsoc3 Client.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.314ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 16 August 2017 18:17:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Git\StartFinish\dev\FW\BLE_Protocol\SF_BLE_protocol_creator40\Client.cydsn\Client.cyprj -d CY8C4247LQI-BL483 Client.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_LEDD:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \SPI_DISP:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_DISP:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LEDD:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_1_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPI_DISP_IntClock'. Fanout=1, Signal=\SPI_DISP:Net_276_digital\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_DEBUG_SCBCLK'. Signal=\UART_DEBUG:Net_847_ff1\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_148_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_3'. Signal=Net_42_ff7
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI_DISP:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_LEDD:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART_DEBUG:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEBUG:tx(0)\__PA ,
            input => \UART_DEBUG:tx_wire\ ,
            pad => \UART_DEBUG:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_DEBUG:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEBUG:rx(0)\__PA ,
            fb => \UART_DEBUG:rx_wire\ ,
            pad => \UART_DEBUG:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_RedLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLED(0)__PA ,
            pad => Pin_RedLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_R(0)__PA ,
            input => Net_22 ,
            pad => DISP_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_S(0)__PA ,
            input => Net_23 ,
            pad => DISP_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_L(0)__PA ,
            pad => DISP_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_AB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_AB(0)__PA ,
            pad => DISP_AB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_AB(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_AB(1)__PA ,
            pad => DISP_AB(1)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_OE(0)__PA ,
            input => Net_44 ,
            pad => DISP_OE(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPI_DISP:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\
        );
        Output = \SPI_DISP:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_DISP:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
        );
        Output = \SPI_DISP:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_DISP:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
        );
        Output = \SPI_DISP:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_DISP:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * \SPI_DISP:BSPIM:rx_status_4\
        );
        Output = \SPI_DISP:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\PWM_LEDD:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:tc_i\
        );
        Output = \PWM_LEDD:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_44, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_303
        );
        Output = Net_44 (fanout=1)

    MacroCell: Name=Net_22, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_22 * !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:mosi_from_dp\
            + !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:mosi_from_dp\
        );
        Output = Net_22 (fanout=2)

    MacroCell: Name=\SPI_DISP:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              \SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              !\SPI_DISP:BSPIM:ld_ident\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              \SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:tx_status_1\
        );
        Output = \SPI_DISP:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI_DISP:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              \SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:tx_status_1\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:ld_ident\
        );
        Output = \SPI_DISP:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI_DISP:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\
            + !\SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:tx_status_1\
        );
        Output = \SPI_DISP:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_24, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * !Net_24
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !Net_24
            + \SPI_DISP:BSPIM:state_1\ * \SPI_DISP:BSPIM:state_0\ * !Net_24
        );
        Output = Net_24 (fanout=1)

    MacroCell: Name=\SPI_DISP:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
        );
        Output = \SPI_DISP:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_DISP:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * \SPI_DISP:BSPIM:ld_ident\
        );
        Output = \SPI_DISP:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI_DISP:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:cnt_enable\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
        );
        Output = \SPI_DISP:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_1\ * \SPI_DISP:BSPIM:state_0\ * Net_23
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\PWM_LEDD:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:control_7\
        );
        Output = \PWM_LEDD:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_LEDD:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = \PWM_LEDD:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_LEDD:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LEDD:PWMUDB:prevCompare1\ * \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = \PWM_LEDD:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_308, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = Net_308 (fanout=1)

    MacroCell: Name=Net_226, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:tc_i\
        );
        Output = Net_226 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI_DISP:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_DISP:Net_276_digital\ ,
            cs_addr_2 => \SPI_DISP:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_DISP:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_DISP:BSPIM:state_0\ ,
            f1_load => \SPI_DISP:BSPIM:load_rx_data\ ,
            so_comb => \SPI_DISP:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_DISP:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_DISP:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_DISP:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_DISP:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_LEDD:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_148_digital ,
            cs_addr_2 => \PWM_LEDD:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_LEDD:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_LEDD:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_LEDD:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_LEDD:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI_DISP:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_DISP:Net_276_digital\ ,
            status_4 => \SPI_DISP:BSPIM:tx_status_4\ ,
            status_3 => \SPI_DISP:BSPIM:load_rx_data\ ,
            status_2 => \SPI_DISP:BSPIM:tx_status_2\ ,
            status_1 => \SPI_DISP:BSPIM:tx_status_1\ ,
            status_0 => \SPI_DISP:BSPIM:tx_status_0\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_DISP:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_DISP:Net_276_digital\ ,
            status_6 => \SPI_DISP:BSPIM:rx_status_6\ ,
            status_5 => \SPI_DISP:BSPIM:rx_status_5\ ,
            status_4 => \SPI_DISP:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_LEDD:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_148_digital ,
            status_3 => \PWM_LEDD:PWMUDB:status_3\ ,
            status_2 => \PWM_LEDD:PWMUDB:status_2\ ,
            status_0 => \PWM_LEDD:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_LEDD:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_148_digital ,
            control_7 => \PWM_LEDD:PWMUDB:control_7\ ,
            control_6 => \PWM_LEDD:PWMUDB:control_6\ ,
            control_5 => \PWM_LEDD:PWMUDB:control_5\ ,
            control_4 => \PWM_LEDD:PWMUDB:control_4\ ,
            control_3 => \PWM_LEDD:PWMUDB:control_3\ ,
            control_2 => \PWM_LEDD:PWMUDB:control_2\ ,
            control_1 => \PWM_LEDD:PWMUDB:control_1\ ,
            control_0 => \PWM_LEDD:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OE_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OE_Control:control_7\ ,
            control_6 => \OE_Control:control_6\ ,
            control_5 => \OE_Control:control_5\ ,
            control_4 => \OE_Control:control_4\ ,
            control_3 => \OE_Control:control_3\ ,
            control_2 => \OE_Control:control_2\ ,
            control_1 => \OE_Control:control_1\ ,
            control_0 => Net_303 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_DISP:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_DISP:Net_276_digital\ ,
            enable => \SPI_DISP:BSPIM:cnt_enable\ ,
            count_6 => \SPI_DISP:BSPIM:count_6\ ,
            count_5 => \SPI_DISP:BSPIM:count_5\ ,
            count_4 => \SPI_DISP:BSPIM:count_4\ ,
            count_3 => \SPI_DISP:BSPIM:count_3\ ,
            count_2 => \SPI_DISP:BSPIM:count_2\ ,
            count_1 => \SPI_DISP:BSPIM:count_1\ ,
            count_0 => \SPI_DISP:BSPIM:count_0\ ,
            tc => \SPI_DISP:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SPI_DISP_Tx
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DisplayNext
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DISP
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   13 :   25 :   38 : 34.21 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   20 :   12 :   32 : 62.50 %
  Unique P-terms              :   39 :   25 :   64 : 60.94 %
  Total P-terms               :   45 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.037ms
Tech Mapping phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1793180s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008230 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.14
                   Pterms :            5.86
               Macrocells :            2.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_1\ * \SPI_DISP:BSPIM:state_0\ * Net_23
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_LEDD:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:tc_i\
        );
        Output = \PWM_LEDD:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_44, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_308 * Net_303
        );
        Output = Net_44 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LEDD:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LEDD:PWMUDB:prevCompare1\ * \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = \PWM_LEDD:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_308, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = Net_308 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_226, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:runmode_enable\ * \PWM_LEDD:PWMUDB:tc_i\
        );
        Output = Net_226 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_LEDD:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:cmp1_less\
        );
        Output = \PWM_LEDD:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_LEDD:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_148_digital ,
        cs_addr_2 => \PWM_LEDD:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_LEDD:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_LEDD:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_LEDD:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_LEDD:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_LEDD:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_148_digital ,
        status_3 => \PWM_LEDD:PWMUDB:status_3\ ,
        status_2 => \PWM_LEDD:PWMUDB:status_2\ ,
        status_0 => \PWM_LEDD:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_LEDD:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_148_digital ,
        control_7 => \PWM_LEDD:PWMUDB:control_7\ ,
        control_6 => \PWM_LEDD:PWMUDB:control_6\ ,
        control_5 => \PWM_LEDD:PWMUDB:control_5\ ,
        control_4 => \PWM_LEDD:PWMUDB:control_4\ ,
        control_3 => \PWM_LEDD:PWMUDB:control_3\ ,
        control_2 => \PWM_LEDD:PWMUDB:control_2\ ,
        control_1 => \PWM_LEDD:PWMUDB:control_1\ ,
        control_0 => \PWM_LEDD:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LEDD:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_148_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LEDD:PWMUDB:control_7\
        );
        Output = \PWM_LEDD:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_DISP:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_DISP:Net_276_digital\ ,
        status_4 => \SPI_DISP:BSPIM:tx_status_4\ ,
        status_3 => \SPI_DISP:BSPIM:load_rx_data\ ,
        status_2 => \SPI_DISP:BSPIM:tx_status_2\ ,
        status_1 => \SPI_DISP:BSPIM:tx_status_1\ ,
        status_0 => \SPI_DISP:BSPIM:tx_status_0\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_DISP:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
            + \SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              !\SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              \SPI_DISP:BSPIM:load_cond\
        );
        Output = \SPI_DISP:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_DISP:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * \SPI_DISP:BSPIM:ld_ident\
        );
        Output = \SPI_DISP:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_DISP:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * \SPI_DISP:BSPIM:rx_status_4\
        );
        Output = \SPI_DISP:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_24, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * !Net_24
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !Net_24
            + \SPI_DISP:BSPIM:state_1\ * \SPI_DISP:BSPIM:state_0\ * !Net_24
        );
        Output = Net_24 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_DISP:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:cnt_enable\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * \SPI_DISP:BSPIM:cnt_enable\
        );
        Output = \SPI_DISP:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_DISP:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_DISP:Net_276_digital\ ,
        status_6 => \SPI_DISP:BSPIM:rx_status_6\ ,
        status_5 => \SPI_DISP:BSPIM:rx_status_5\ ,
        status_4 => \SPI_DISP:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OE_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OE_Control:control_7\ ,
        control_6 => \OE_Control:control_6\ ,
        control_5 => \OE_Control:control_5\ ,
        control_4 => \OE_Control:control_4\ ,
        control_3 => \OE_Control:control_3\ ,
        control_2 => \OE_Control:control_2\ ,
        control_1 => \OE_Control:control_1\ ,
        control_0 => Net_303 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_22, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_22 * !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:ld_ident\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:mosi_from_dp\
            + !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:mosi_from_dp\
        );
        Output = Net_22 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_DISP:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\
        );
        Output = \SPI_DISP:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_DISP:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
        );
        Output = \SPI_DISP:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_DISP:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\
        );
        Output = \SPI_DISP:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_DISP:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              \SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:tx_status_1\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_0\
            + \SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              !\SPI_DISP:BSPIM:count_2\ * \SPI_DISP:BSPIM:count_1\ * 
              !\SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:ld_ident\
        );
        Output = \SPI_DISP:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_DISP:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\ * 
              \SPI_DISP:BSPIM:state_0\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\ * 
              !\SPI_DISP:BSPIM:state_0\ * !\SPI_DISP:BSPIM:count_4\ * 
              !\SPI_DISP:BSPIM:count_3\ * !\SPI_DISP:BSPIM:count_2\ * 
              \SPI_DISP:BSPIM:count_1\ * !\SPI_DISP:BSPIM:count_0\ * 
              !\SPI_DISP:BSPIM:ld_ident\
            + !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:count_4\ * !\SPI_DISP:BSPIM:count_3\ * 
              \SPI_DISP:BSPIM:count_2\ * !\SPI_DISP:BSPIM:count_1\ * 
              \SPI_DISP:BSPIM:count_0\ * !\SPI_DISP:BSPIM:tx_status_1\
        );
        Output = \SPI_DISP:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_DISP:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_DISP:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_DISP:BSPIM:state_2\ * \SPI_DISP:BSPIM:state_1\
            + \SPI_DISP:BSPIM:state_2\ * !\SPI_DISP:BSPIM:state_1\
            + !\SPI_DISP:BSPIM:state_1\ * !\SPI_DISP:BSPIM:state_0\ * 
              !\SPI_DISP:BSPIM:tx_status_1\
        );
        Output = \SPI_DISP:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_DISP:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_DISP:Net_276_digital\ ,
        cs_addr_2 => \SPI_DISP:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_DISP:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_DISP:BSPIM:state_0\ ,
        f1_load => \SPI_DISP:BSPIM:load_rx_data\ ,
        so_comb => \SPI_DISP:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_DISP:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_DISP:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_DISP:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_DISP:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI_DISP:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_DISP:Net_276_digital\ ,
        enable => \SPI_DISP:BSPIM:cnt_enable\ ,
        count_6 => \SPI_DISP:BSPIM:count_6\ ,
        count_5 => \SPI_DISP:BSPIM:count_5\ ,
        count_4 => \SPI_DISP:BSPIM:count_4\ ,
        count_3 => \SPI_DISP:BSPIM:count_3\ ,
        count_2 => \SPI_DISP:BSPIM:count_2\ ,
        count_1 => \SPI_DISP:BSPIM:count_1\ ,
        count_0 => \SPI_DISP:BSPIM:count_0\ ,
        tc => \SPI_DISP:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_DISP
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_SPI_DISP_Tx
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_DisplayNext
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART_DEBUG:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEBUG:rx(0)\__PA ,
        fb => \UART_DEBUG:rx_wire\ ,
        pad => \UART_DEBUG:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_DEBUG:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEBUG:tx(0)\__PA ,
        input => \UART_DEBUG:tx_wire\ ,
        pad => \UART_DEBUG:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_RedLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLED(0)__PA ,
        pad => Pin_RedLED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DISP_OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_OE(0)__PA ,
        input => Net_44 ,
        pad => DISP_OE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DISP_AB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_AB(0)__PA ,
        pad => DISP_AB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_AB(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_AB(1)__PA ,
        pad => DISP_AB(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DISP_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_S(0)__PA ,
        input => Net_23 ,
        pad => DISP_S(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DISP_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_L(0)__PA ,
        pad => DISP_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DISP_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_R(0)__PA ,
        input => Net_22 ,
        pad => DISP_R(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_1 => \UART_DEBUG:Net_847_ff1\ ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_7 => Net_42_ff7 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_DEBUG:SCB\
        PORT MAP (
            clock => \UART_DEBUG:Net_847_ff1\ ,
            interrupt => Net_4 ,
            rx => \UART_DEBUG:rx_wire\ ,
            tx => \UART_DEBUG:tx_wire\ ,
            rts => \UART_DEBUG:rts_wire\ ,
            mosi_m => \UART_DEBUG:mosi_m_wire\ ,
            select_m_3 => \UART_DEBUG:select_m_wire_3\ ,
            select_m_2 => \UART_DEBUG:select_m_wire_2\ ,
            select_m_1 => \UART_DEBUG:select_m_wire_1\ ,
            select_m_0 => \UART_DEBUG:select_m_wire_0\ ,
            sclk_m => \UART_DEBUG:sclk_m_wire\ ,
            miso_s => \UART_DEBUG:miso_s_wire\ ,
            tx_req => Net_7 ,
            rx_req => Net_6 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_Display:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_42_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_38 ,
            tr_overflow => Net_37 ,
            tr_compare_match => Net_39 ,
            line_out => Net_40 ,
            line_out_compl => Net_41 ,
            interrupt => Net_36 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \SPI_DISP:Net_276_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_148_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE_1:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE_1:Net_15\ ,
            rfctrl_extpa_en => Net_21 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_DEBUG:rx(0)\ | FB(\UART_DEBUG:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_DEBUG:tx(0)\ | In(\UART_DEBUG:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   2 |   6 |     * |      NONE |         CMOS_OUT |      Pin_RedLED(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         DISP_OE(0) | In(Net_44)
     |   1 |     * |      NONE |         CMOS_OUT |         DISP_AB(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         DISP_AB(1) | 
     |   3 |     * |      NONE |         CMOS_OUT |          DISP_S(0) | In(Net_23)
     |   4 |     * |      NONE |         CMOS_OUT |          DISP_L(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          DISP_R(0) | In(Net_22)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.664ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Client_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.365ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.114ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.114ms
API generation phase: Elapsed time ==> 1s.616ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
