
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043292                       # Number of seconds simulated
sim_ticks                                 43292325000                       # Number of ticks simulated
final_tick                                43292325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1195969                       # Simulator instruction rate (inst/s)
host_op_rate                                  2032506                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1851495265                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663920                       # Number of bytes of host memory used
host_seconds                                    23.38                       # Real time elapsed on the host
sim_insts                                    27964147                       # Number of instructions simulated
sim_ops                                      47524178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          413760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             436416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6819                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             523326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9557352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10080678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        523326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           523326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            523326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9557352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10080678                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488680                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206240                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         86584650                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    27964147                       # Number of instructions committed
system.cpu.committedOps                      47524178                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47436491                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056706                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47436491                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            89977659                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39027149                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22457891                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16466268                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682634                       # number of memory refs
system.cpu.num_load_insts                     4488676                       # Number of load instructions
system.cpu.num_store_insts                    2193958                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   86584650                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415422                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40554300     85.33%     85.52% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.94% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.94% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.44%     95.38% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.62%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47524178                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.044803                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.947464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.044803                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.992275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410447                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450110                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2171387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2171387                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6621497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6621497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6621497                       # number of overall hits
system.cpu.dcache.overall_hits::total         6621497                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38570                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22572                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61142                       # number of overall misses
system.cpu.dcache.overall_misses::total         61142                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    882446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    882446000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    529086500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    529086500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1411532500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1411532500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1411532500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1411532500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682639                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010288                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009149                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22879.077003                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22879.077003                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23439.947723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23439.947723                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23086.135553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23086.135553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23086.135553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23086.135553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43344                       # number of writebacks
system.cpu.dcache.writebacks::total             43344                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38570                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22572                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61142                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    843876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    843876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    506514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    506514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1350390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1350390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1350390500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1350390500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009149                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21879.077003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21879.077003                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22439.947723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22439.947723                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22086.135553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22086.135553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22086.135553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22086.135553                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44657                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.152599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99452.655367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.152599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412834                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205886                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205886                       # number of overall hits
system.cpu.icache.overall_hits::total        35205886                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53413500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53413500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53413500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53413500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53413500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53413500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 150885.593220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 150885.593220                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 150885.593220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 150885.593220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 150885.593220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 150885.593220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53059500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53059500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53059500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53059500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 149885.593220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 149885.593220                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 149885.593220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 149885.593220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 149885.593220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 149885.593220                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1990.472685                       # Cycle average of tags in use
system.l2.tags.total_refs                      106198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.405094                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.065924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         22.148377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1968.258384                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.961064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971910                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1466                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    873692                       # Number of tag accesses
system.l2.tags.data_accesses                   873692                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43344                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15973                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15973                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   190                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21242                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21432                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21432                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21432                       # number of overall hits
system.l2.overall_hits::total                   21432                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6409                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17328                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23737                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24091                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23737                       # number of overall misses
system.l2.overall_misses::total                 24091                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    302944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     302944000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52524500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    562980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    562980000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     865924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        918448500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52524500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    865924000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       918448500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15973                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15973                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45523                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45523                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.971208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971208                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449261                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529205                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529205                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 47268.528632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47268.528632                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 148374.293785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 148374.293785                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32489.612188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32489.612188                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 148374.293785                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 36479.925854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38124.133494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 148374.293785                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 36479.925854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38124.133494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21672                       # number of writebacks
system.l2.writebacks::total                     21672                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6409                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17328                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24091                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24091                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    238854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     48984500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48984500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    389700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    389700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     48984500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    628554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    677538500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     48984500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    628554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    677538500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.971208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449261                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529205                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37268.528632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37268.528632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 138374.293785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 138374.293785                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22489.612188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22489.612188                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 138374.293785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 26479.925854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28124.133494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 138374.293785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 26479.925854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28124.133494                       # average overall mshr miss latency
system.l2.replacements                          22060                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5901.047109                       # Cycle average of tags in use
system.l3.tags.total_refs                       45862                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6819                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.725620                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        316.097070                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5584.950039                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.019293                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.340878                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.360171                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6819                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.416199                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98543                       # Number of tag accesses
system.l3.tags.data_accesses                    98543                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21672                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21672                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17230                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17230                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17272                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17272                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17272                       # number of overall hits
system.l3.overall_hits::total                   17272                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6367                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6367                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             452                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6465                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6819                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data               6465                       # number of overall misses
system.l3.overall_misses::total                  6819                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    167914000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     167914000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45090500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18177000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     63267500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45090500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     186091000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        231181500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45090500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    186091000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       231181500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21672                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21672                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6409                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6409                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17328                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17682                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23737                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24091                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23737                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24091                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993447                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993447                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005656                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025563                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272360                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.283052                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272360                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.283052                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26372.545940                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26372.545940                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 127374.293785                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 185479.591837                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 139972.345133                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 127374.293785                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 28784.377417                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 33902.551694                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 127374.293785                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 28784.377417                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 33902.551694                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6367                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6367                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          452                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6465                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6819                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6465                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6819                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    104244000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    104244000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     41550500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17197000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     58747500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     41550500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    121441000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    162991500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     41550500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    121441000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    162991500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993447                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993447                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005656                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025563                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272360                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.283052                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272360                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.283052                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16372.545940                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16372.545940                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 117374.293785                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 175479.591837                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 129972.345133                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 117374.293785                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 18784.377417                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 23902.551694                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 117374.293785                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 18784.377417                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 23902.551694                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          6819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                452                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           452                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       436416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       436416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  436416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6819                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6824000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34100000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            289                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15973                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       166941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                167694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5664832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5690368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22060                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1387008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83267     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    289      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96488000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75740000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45862                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  43292325000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17682                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21672                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              99                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6409                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6409                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17682                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69953                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2928832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            24091                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24091    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              24091                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44603000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36136500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
