
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\or1200_ctrl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695.1-701.17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706.1-714.17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751.1-797.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802.1-840.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845.1-859.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: or1200_ctrl         
Automatically selected or1200_ctrl as design top module.

2.2. Analyzing design hierarchy..
Top module:  \or1200_ctrl

2.3. Analyzing design hierarchy..
Top module:  \or1200_ctrl
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1392$106 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1378$100 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1366$95 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1315$90 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1304$85 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1257$83 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1161$78 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1148$73 in module or1200_ctrl.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1119$68 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1024$63 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1011$58 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:933$56 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:920$54 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:907$49 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:893$47 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:883$45 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:864$41 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845$40 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802$39 in module or1200_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751$38 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:731$33 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:720$28 in module or1200_ctrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706$23 in module or1200_ctrl.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695$18 in module or1200_ctrl.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1392$106'.
     1/1: $0\sig_trap[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1378$100'.
     1/1: $0\sig_syscall[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1366$95'.
     1/1: $0\comp_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1315$90'.
     1/1: $0\lsu_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1304$85'.
     1/1: $0\branch_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1257$83'.
     1/1: $0\pre_branch_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1161$78'.
     1/1: $0\rfwb_op[2:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1148$73'.
     1/1: $0\shrot_op[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1119$68'.
     1/1: $0\mac_op[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1024$63'.
     1/1: $0\alu_op[3:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1011$58'.
     1/1: $0\except_illegal[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:933$56'.
     1/1: $0\sel_imm[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:920$54'.
     1/1: $0\wb_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:907$49'.
     1/1: $0\ex_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:893$47'.
     1/1: $0\id_insn[31:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:883$45'.
     1/1: $0\wb_rfaddrw[4:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:864$41'.
     1/1: $0\rf_addrw[4:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845$40'.
     1/1: $1\lsu_addrofs[31:11]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802$39'.
     1/1: $1\imm_signextend[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751$38'.
     1/1: $1\multicycle[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:731$33'.
     1/1: $0\spr_addrimm[15:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:720$28'.
     1/1: $0\ex_macrc_op[0:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706$23'.
     1/3: $3\sel_b[1:0]
     2/3: $2\sel_b[1:0]
     3/3: $1\sel_b[1:0]
Creating decoders for process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695$18'.
     1/2: $2\sel_a[1:0]
     2/2: $1\sel_a[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\or1200_ctrl.\lsu_addrofs' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845$40'.
No latch inferred for signal `\or1200_ctrl.\imm_signextend' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802$39'.
No latch inferred for signal `\or1200_ctrl.\multicycle' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751$38'.
No latch inferred for signal `\or1200_ctrl.\sel_b' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706$23'.
No latch inferred for signal `\or1200_ctrl.\sel_a' from process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695$18'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\or1200_ctrl.\sig_trap' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1392$106'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\or1200_ctrl.\sig_syscall' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1378$100'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\or1200_ctrl.\comp_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1366$95'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\or1200_ctrl.\lsu_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1315$90'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\or1200_ctrl.\branch_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1304$85'.
  created $dff cell `$procdff$398' with positive edge clock.
Creating register for signal `\or1200_ctrl.\pre_branch_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1257$83'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\or1200_ctrl.\rfwb_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1161$78'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\or1200_ctrl.\shrot_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1148$73'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\or1200_ctrl.\mac_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1119$68'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\or1200_ctrl.\alu_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1024$63'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\or1200_ctrl.\except_illegal' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1011$58'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\or1200_ctrl.\sel_imm' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:933$56'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\or1200_ctrl.\wb_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:920$54'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\or1200_ctrl.\ex_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:907$49'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\or1200_ctrl.\id_insn' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:893$47'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\or1200_ctrl.\wb_rfaddrw' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:883$45'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\or1200_ctrl.\rf_addrw' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:864$41'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\or1200_ctrl.\spr_addrimm' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:731$33'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\or1200_ctrl.\ex_macrc_op' using process `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:720$28'.
  created $dff cell `$procdff$412' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1392$106'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1392$106'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1378$100'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1378$100'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1366$95'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1366$95'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1315$90'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1315$90'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1304$85'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1304$85'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1257$83'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1257$83'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1161$78'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1161$78'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1148$73'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1148$73'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1119$68'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1119$68'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1024$63'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1024$63'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1011$58'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1011$58'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:933$56'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:933$56'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:920$54'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:920$54'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:907$49'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:907$49'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:893$47'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:893$47'.
Found and cleaned up 2 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:883$45'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:883$45'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:864$41'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:864$41'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845$40'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:845$40'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802$39'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:802$39'.
Found and cleaned up 1 empty switch in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751$38'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:751$38'.
Found and cleaned up 4 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:731$33'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:731$33'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:720$28'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:720$28'.
Found and cleaned up 3 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706$23'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:706$23'.
Found and cleaned up 2 empty switches in `\or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695$18'.
Removing empty process `or1200_ctrl.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:695$18'.
Cleaned up 71 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_ctrl.
<suppressed ~22 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_ctrl.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_ctrl'.
<suppressed ~276 debug messages>
Removed a total of 92 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$389.
    dead port 1/2 on $mux $procmux$380.
    dead port 1/2 on $mux $procmux$374.
    dead port 1/2 on $mux $procmux$371.
Removed 4 multiplexer ports.
<suppressed ~25 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1200_ctrl.
    New ctrl vector for $pmux cell $procmux$230: { $auto$opt_reduce.cc:134:opt_mux$416 $procmux$243_CMP $procmux$350_CMP $procmux$241_CMP $procmux$335_CMP $procmux$239_CMP $procmux$238_CMP $procmux$334_CMP $procmux$333_CMP $procmux$235_CMP $procmux$339_CMP $auto$opt_reduce.cc:134:opt_mux$414 $procmux$231_CMP }
    New ctrl vector for $pmux cell $procmux$181: { $auto$opt_reduce.cc:134:opt_mux$422 $procmux$350_CMP $auto$opt_reduce.cc:134:opt_mux$420 $auto$opt_reduce.cc:134:opt_mux$418 }
    New ctrl vector for $pmux cell $procmux$164: { $auto$opt_reduce.cc:134:opt_mux$426 $auto$opt_reduce.cc:134:opt_mux$424 $procmux$167_CMP $procmux$166_CMP $procmux$275_CMP }
    New ctrl vector for $pmux cell $procmux$338: { $auto$opt_reduce.cc:134:opt_mux$428 $procmux$339_CMP }
    New ctrl vector for $pmux cell $procmux$330: $auto$opt_reduce.cc:134:opt_mux$430
    New ctrl vector for $pmux cell $procmux$263: $auto$opt_reduce.cc:134:opt_mux$432
    New ctrl vector for $pmux cell $procmux$325: $auto$opt_reduce.cc:134:opt_mux$434
    New ctrl vector for $pmux cell $procmux$313: $auto$opt_reduce.cc:134:opt_mux$436
  Optimizing cells in module \or1200_ctrl.
Performed a total of 8 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_ctrl'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$412 ($dff) from module or1200_ctrl (D = $procmux$359_Y, Q = \ex_macrc_op, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$437 ($sdff) from module or1200_ctrl (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:679$14_Y, Q = \ex_macrc_op).
Adding SRST signal on $procdff$394 ($dff) from module or1200_ctrl (D = $procmux$113_Y, Q = \sig_trap, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$441 ($sdff) from module or1200_ctrl (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1399$112_Y, Q = \sig_trap).
Adding SRST signal on $procdff$395 ($dff) from module or1200_ctrl (D = $procmux$121_Y, Q = \sig_syscall, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$445 ($sdff) from module or1200_ctrl (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v:1385$105_Y, Q = \sig_syscall).
Adding SRST signal on $procdff$396 ($dff) from module or1200_ctrl (D = $procmux$129_Y, Q = \comp_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$449 ($sdff) from module or1200_ctrl (D = \id_insn [24:21], Q = \comp_op).
Adding SRST signal on $procdff$397 ($dff) from module or1200_ctrl (D = $procmux$147_Y, Q = \lsu_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$453 ($sdff) from module or1200_ctrl (D = $procmux$138_Y, Q = \lsu_op).
Adding SRST signal on $procdff$398 ($dff) from module or1200_ctrl (D = $procmux$155_Y, Q = \branch_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$457 ($sdff) from module or1200_ctrl (D = \pre_branch_op, Q = \branch_op).
Adding SRST signal on $procdff$399 ($dff) from module or1200_ctrl (D = $procmux$172_Y, Q = \pre_branch_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$461 ($sdff) from module or1200_ctrl (D = $procmux$164_Y, Q = \pre_branch_op).
Adding SRST signal on $procdff$400 ($dff) from module or1200_ctrl (D = $procmux$200_Y, Q = \rfwb_op, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$465 ($sdff) from module or1200_ctrl (D = $procmux$181_Y, Q = \rfwb_op).
Adding SRST signal on $procdff$401 ($dff) from module or1200_ctrl (D = $procmux$208_Y, Q = \shrot_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$469 ($sdff) from module or1200_ctrl (D = \id_insn [7:6], Q = \shrot_op).
Adding SRST signal on $procdff$402 ($dff) from module or1200_ctrl (D = $procmux$218_Y, Q = \mac_op, rval = 2'00).
Adding SRST signal on $procdff$403 ($dff) from module or1200_ctrl (D = $procmux$246_Y, Q = \alu_op, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$476 ($sdff) from module or1200_ctrl (D = $procmux$230_Y, Q = \alu_op).
Adding SRST signal on $procdff$404 ($dff) from module or1200_ctrl (D = $procmux$254_Y, Q = \except_illegal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$480 ($sdff) from module or1200_ctrl (D = 1'1, Q = \except_illegal).
Adding SRST signal on $procdff$405 ($dff) from module or1200_ctrl (D = $procmux$278_Y, Q = \sel_imm, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$484 ($sdff) from module or1200_ctrl (D = $procmux$263_Y, Q = \sel_imm).
Adding SRST signal on $procdff$406 ($dff) from module or1200_ctrl (D = $procmux$283_Y, Q = \wb_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$486 ($sdff) from module or1200_ctrl (D = \ex_insn, Q = \wb_insn).
Adding SRST signal on $procdff$407 ($dff) from module or1200_ctrl (D = $procmux$291_Y, Q = \ex_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$490 ($sdff) from module or1200_ctrl (D = \id_insn, Q = \ex_insn).
Adding SRST signal on $procdff$408 ($dff) from module or1200_ctrl (D = $procmux$299_Y, Q = \id_insn, rval = 339804160).
Adding EN signal on $auto$ff.cc:262:slice$494 ($sdff) from module or1200_ctrl (D = \if_insn, Q = \id_insn).
Adding SRST signal on $procdff$409 ($dff) from module or1200_ctrl (D = $procmux$307_Y, Q = \wb_rfaddrw, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$498 ($sdff) from module or1200_ctrl (D = \rf_addrw, Q = \wb_rfaddrw).
Adding SRST signal on $procdff$410 ($dff) from module or1200_ctrl (D = $procmux$316_Y, Q = \rf_addrw, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$500 ($sdff) from module or1200_ctrl (D = $procmux$313_Y, Q = \rf_addrw).
Adding SRST signal on $procdff$411 ($dff) from module or1200_ctrl (D = $procmux$351_Y, Q = \spr_addrimm, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$504 ($sdff) from module or1200_ctrl (D = $procmux$349_Y, Q = \spr_addrimm).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1200_ctrl..
Removed 57 unused cells and 261 unused wires.
<suppressed ~58 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_ctrl.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1200_ctrl.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_ctrl'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1200_ctrl..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_ctrl.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1200_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1200_ctrl.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1200_ctrl'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1200_ctrl..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1200_ctrl.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== or1200_ctrl ===

   Number of wires:                147
   Number of wire bits:            455
   Number of public wires:          48
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $and                            6
     $eq                           332
     $logic_and                      4
     $logic_not                     14
     $mux                           86
     $or                             4
     $pmux                          18
     $reduce_or                     70
     $sdff                           2
     $sdffe                        150

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 214c8f8e20, CPU: user 0.12s system 0.00s, MEM: 14.00 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 5x opt_expr (0 sec), 24% 2x read_verilog (0 sec), ...
