 
                              IC Compiler II (TM)

                Version V-2023.12-SP5 for linux64 - Aug 01, 2024
                           Base build date 2024-07-01

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using alacritty . Using "xterm" by default instead. (CLE-10)
icc2_shell> source pd.tcl
Information: Loading library file '/home/ad/ma148697/github/a2/EEE5390C-Final-Project/riscv_soc_master/soc/CLIBs/saed14rvt_base_c.ndm' (FILE-007)
Information: Loading library file '/home/ad/ma148697/github/a2/EEE5390C-Final-Project/riscv_soc_master/soc/CLIBs/saed14rvt_base_c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/ad/ma148697/github/a2/EEE5390C-Final-Project/riscv_soc_master/soc/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
Information: User units loaded from library 'saed14rvt_base_ss0p72v125c' (LNK-040)
Opening block 'riscv_soc:placeopt.design' in edit mode
Too many parameters are specified for evaluation of ring pattern ring_pat, the list is truncated.
Using libraries: riscv_soc saed14rvt_base_ss0p72v125c saed14rvt_base_c_physical_only EXPLORE_physical_only
Visiting block riscv_soc:placeopt.design
Design 'riscv_soc' was successfully linked.
****************************************
Report : congestion
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Fri Apr 25 11:04:09 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |   24949 |     6 |   21692  ( 0.64%) |      11
H routing |    9752 |     5 |    8915  ( 0.52%) |       5
V routing |   15197 |     6 |   12777  ( 0.75%) |      11

****************************************
Report : report_utilization
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Fri Apr 25 11:04:13 2025
****************************************
Utilization Ratio:                      0.4356
Utilization options:
 - Area calculation based on:           site_row of block placeopt
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             599336.0640
Total Capacity Area:                    599336.0640
Total Area of cells:                    261052.1088
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                0.0000
 - hard_blockages      :                0.0000
Total Area of excluded objects:         0.0000
Ratio of excluded objects:              0.0000

Utilization of site-rows with:
 - Site 'unit':                         0.4356

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Timer using 1 threads
Information: RDE mode is turned on. (TIM-124)
Information: Corner tt0p8v25c: no PVT mismatches. (PVT-032)
Information: Corner ff0p88vm40c: no PVT mismatches. (PVT-032)
Information: Corner ss0p72v125c: no PVT mismatches. (PVT-032)
Information: CTS will work on the following scenarios. (CTS-101)
   func@ff0p88vm40c.hold        (Mode: func; Corner: ff0p88vm40c)
   func@ss0p72v125c.setup       (Mode: func; Corner: ss0p72v125c)
   func@tt0p8v25c.leak  (Mode: func; Corner: tt0p8v25c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

****************************************
Report : check_clock_tree
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Fri Apr 25 11:05:20 2025
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced
CTS-967       0         None      %s is sink for generated clock %s but pass through for master clock.

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-032       0         None      There are fixed routing shapes on the net '%s', so the  dont_touch flag is set on this net to prevent buffering.
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : placeopt
 Date   : Fri Apr 25 11:05:20 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = ff0p88vm40c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = ss0p72v125c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = tt0p8v25c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = ff0p88vm40c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = ss0p72v125c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = tt0p8v25c
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1
                                      0.266               1.000          0.220
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_10
                                      0.710               1.000          2.135
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_12
                                      0.844               1.000          2.562
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_16
                                      1.066               1.000          3.416
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1P5
                                      0.311               1.000          0.325
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_20
                                      1.288               1.000          3.777
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_3
                                      0.355               1.000          0.647
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_4
                                      0.400               1.000          0.755
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_6
                                      0.488               1.000          1.133
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_8
                                      0.622               1.000          1.512
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_2
                                      0.311               1.000          0.427
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_4
                                      0.400               1.000          0.755
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_1
                                      0.311               1.000          0.220
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_2
                                      0.488               1.000          0.439
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_3
                                      0.622               1.000          0.658
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_4
                                      0.888               1.000          0.878
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_6
                                      1.154               1.000          1.316
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_7
                                      1.288               1.000          1.533
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_8
                                      1.421               1.000          1.751
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P5
                                      0.266               1.000          0.111
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P75
                                      0.266               1.000          0.166
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1
                                      0.266               1.000          0.220
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_12
                                      0.844               1.000          2.388
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_16
                                      1.110               1.000          3.222
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1P5
                                      0.311               1.000          0.166
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_2
                                      0.311               1.000          0.427
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_20
                                      1.288               1.000          3.948
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_3
                                      0.400               1.000          0.619
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_4
                                      0.400               1.000          0.805
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_6
                                      0.488               1.000          1.208
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_8
                                      0.666               1.000          1.609
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P5
                                      0.266               1.000          0.111
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P75
                                      0.266               1.000          0.166
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
                                      0.266               1.000          0.111
saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
                                      0.266               1.000          0.220
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
                                      0.488               1.000          0.220
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
                                      0.533               1.000          0.427
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
                                      0.311               1.000          0.219
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
                                      0.355               1.000          0.426
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
                                      0.355               1.000          0.122
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
                                      0.488               1.000          0.227
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
                                      0.400               1.000          0.122
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
                                      0.488               1.000          0.241
saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
                                      0.622               1.000          0.102

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P5
                                      0.178               1.000          0.102
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P75
                                      0.178               1.000          0.153
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1
                                      0.178               1.000          0.202
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_10
                                      0.577               1.000          1.720
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_12
                                      0.666               1.000          2.351
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_16
                                      0.844               1.000          2.747
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1P5
                                      0.178               1.000          0.202
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_2
                                      0.222               1.000          0.393
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_20
                                      1.021               1.000          3.426
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_3
                                      0.266               1.000          0.452
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_4
                                      0.311               1.000          0.744
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_6
                                      0.400               1.000          1.176
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_8
                                      0.488               1.000          1.495
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_1
                                      0.222               1.000          0.203
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_2
                                      0.355               1.000          0.405
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_3
                                      0.488               1.000          0.608
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_4
                                      0.622               1.000          0.810
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_6
                                      0.888               1.000          1.214
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_8
                                      1.154               1.000          1.619
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P5
                                      0.178               1.000          0.102
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P75
                                      0.178               1.000          0.153
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1
                                      0.178               1.000          0.203
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_10
                                      0.577               1.000          1.886
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_12
                                      0.666               1.000          2.244
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_16
                                      0.844               1.000          2.991
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1P5
                                      0.222               1.000          0.299
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_2
                                      0.222               1.000          0.393
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_20
                                      1.021               1.000          3.708
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_3
                                      0.311               1.000          0.568
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_4
                                      0.311               1.000          0.741
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_5
                                      0.400               1.000          0.946
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_6
                                      0.400               1.000          1.120
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_7
                                      0.488               1.000          1.340
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_8
                                      0.488               1.000          1.513
saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_9
                                      0.577               1.000          1.702


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-04-25 11:05:21 / Session:  00:01:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2383 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func@ff0p88vm40c.hold        (Mode: func; Corner: ff0p88vm40c)
   func@ss0p72v125c.setup       (Mode: func; Corner: ss0p72v125c)
   func@tt0p8v25c.leak  (Mode: func; Corner: tt0p8v25c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_9
There is no CTS reference for ICG cells
Information: 'ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (7793360 7790000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 25.17 sec, cpu time is 0 hr : 0 min : 25.97 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1291 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 60912 vias out of 102184 total vias.
Total 8.0971 seconds to build cellmap data
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
Total 19.9320 seconds to load 555902 cell instances into cellmap
Moveable cells: 555902; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7827, cell height 0.6000, cell area 0.4696 for total 555902 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 30.31 sec, cpu time is 0 hr : 0 min : 30.89 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 0 _runSnapClockSinks 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'riscv_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 558424, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN1 timingCorner ss0p72v125c.  Using corner ss0p72v125c for worst leakage corner. Using corner ss0p72v125c for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0097616  Design MT = 0.475000  Target = 0.0755301  MaxRC = 0.045728 Fast Target = 0.023579 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 118839
creating bmap
DB units per micron : 10000
Core Area = 66 X 66 ()
Information: Design Average RC for design placeopt  (NEX-011)
Information: r = 2.642859 ohm/um, via_r = 0.938190 ohm/cut, c = 0.131319 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.046987 ohm/um, via_r = 1.218823 ohm/cut, c = 0.133998 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk_i
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 145479
 Number of Gates = 0
 Number of Loads = 145479
 Added 3763 Repeaters (B: 3448 I: 315). Built 11 Repeater Levels for driver clk_i
Information: The RC mode used is RDE for design 'riscv_soc'. (NEX-022)
 Phase delay: (max r/f: 0.333593/nan  min r/f: 0.333593/nan) : clk_i
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 20 min : 5.41 sec, cpu time is 0 hr : 20 min : 31.25 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'func' for clock root 'clk_i': (CTS-141)
(1) clk_i [Location: (784.14, 778.23)] [Pre-CTS Fanout: 145479] [Phase Delay: (Rise: 0.333593, Fall: nan)]
 (2) u_core/u_icache/u_tag1/ram_reg[17][0]/CK [Location: (659.64, 26.30)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 3448 buffers and 315 inverters added (total area 2981.82) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1291 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 60912 vias out of 102184 total vias.

Legalizing Top Level Design riscv_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.7299 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 219 ref cells (24 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
  RVTIMP   RVTIMP     none     none     none   1 4 5 7 9 10 14 17 18 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      599336       559665        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (9 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (17 sec)
Legalization complete (43 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                 559665
number of references:               219
number of site rows:               1290
number of locations attempted:  6540930
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:      555902 (5879722 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.075 um ( 0.12 row height)
rms weighted cell displacement:   0.075 um ( 0.12 row height)
max cell displacement:            1.410 um ( 2.35 row height)
avg cell displacement:            0.012 um ( 0.02 row height)
avg weighted cell displacement:   0.012 um ( 0.02 row height)
number of cells moved:            19558
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_core/u_icache/u_data1/ram_reg[148][12] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (320.018,681.2)
  Legal location: (320.758,680)
  Displacement:   1.410 um ( 2.35 row height)
Cell: u_core/u_icache/u_data1/ram_reg[1781][2] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (372.78,543.2)
  Legal location: (373.372,544.4)
  Displacement:   1.338 um ( 2.23 row height)
Cell: u_core/u_icache/u_data0/ram_reg[1076][27] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (714.216,542.6)
  Legal location: (715.326,542)
  Displacement:   1.262 um ( 2.10 row height)
Cell: u_core/u_icache/u_data0/U115381 (SAEDRVT14_ND2_CDC_1)
  Input location: (636.886,504.2)
  Legal location: (635.776,504.8)
  Displacement:   1.262 um ( 2.10 row height)
Cell: u_core/u_icache/u_data0/ram_reg[330][31] (SAEDRVT14_FDP_V2_1)
  Input location: (526.626,481.4)
  Legal location: (526.33,480.2)
  Displacement:   1.236 um ( 2.06 row height)
Cell: u_core/u_icache/u_data1/ram_reg[1301][13] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (167.43,636.2)
  Legal location: (167.652,635)
  Displacement:   1.220 um ( 2.03 row height)
Cell: u_core/u_icache/u_data0/U94168 (SAEDRVT14_OAI21_0P75)
  Input location: (674.552,623)
  Legal location: (674.33,621.8)
  Displacement:   1.220 um ( 2.03 row height)
Cell: u_core/u_icache/u_data1/ram_reg[1981][17] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (166.764,532.4)
  Legal location: (166.986,531.2)
  Displacement:   1.220 um ( 2.03 row height)
Cell: u_core/u_icache/u_data0/ram_reg[697][17] (SAEDRVT14_FDP_V2LP_0P5)
  Input location: (675.884,235.4)
  Legal location: (676.106,234.2)
  Displacement:   1.220 um ( 2.03 row height)
Cell: u_core/u_icache/u_data0/U129506 (SAEDRVT14_OAI21_0P75)
  Input location: (637.626,396.8)
  Legal location: (637.478,395.6)
  Displacement:   1.209 um ( 2.02 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 1 min : 25.47 sec, cpu time is 0 hr : 1 min : 27.60 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3764 flat clock tree nets.
There are 3763 non-sink instances (total area 2981.82) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3448 buffers and 315 inverters (total area 2981.82).
 Compilation of clock trees finished successfully
 Run time for cts 00:22:42.28u 00:00:33.49s 00:22:47.09e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-04-25 11:28:09 / Session:  00:24:39 / Command:  00:22:47 / CPU:  00:22:42 / Memory: 4671 MB (FLW-8100)
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562187, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 562187, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (7793360 7790000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: timingScenario func@ss0p72v125c.setup timingCorner ss0p72v125c.  Using corner ss0p72v125c for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0097616  Design MT = inf  Target = 0.0750404  MaxRC = 0.045397 Fast Target = 0.023369 (OPT-081)
Using layer M4 for buffering distances
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.6713 seconds to build cellmap data
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
Total 11.6113 seconds to load 559665 cell instances into cellmap
Moveable cells: 555902; Application fixed cells: 3763; Macro cells: 0; User fixed cells: 0
Average cell width 0.7863, cell height 0.6000, cell area 0.4718 for total 559665 placed and application fixed cells
****************************************
Report : clock qor
        -type summary
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Fri Apr 25 11:29:57 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==================================================
==== Summary Reporting for Corner ff0p88vm40c ====
==================================================

========================================================= Summary Table for Corner ff0p88vm40c =========================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func@ff0p88vm40c.hold
clk                                     M,D    145479     12     3763   2981.82   2981.82      0.21      0.09         0         0  258000.11
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                     145479     12     3763   2981.82   2981.82      0.21      0.09         0         0  258000.11


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
==================================================
==== Summary Reporting for Corner ss0p72v125c ====
==================================================

========================================================= Summary Table for Corner ss0p72v125c =========================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func@ss0p72v125c.setup
clk                                     M,D    145479     12     3763   2981.82   2981.82      0.33      0.14         0         0  258000.11
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                     145479     12     3763   2981.82   2981.82      0.33      0.14         0         0  258000.11


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
================================================
==== Summary Reporting for Corner tt0p8v25c ====
================================================

========================================================== Summary Table for Corner tt0p8v25c ==========================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func@tt0p8v25c.leak
clk                                     M,D    145479     12     3763   2981.82   2981.82      0.24      0.10         0         0  258000.11
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                     145479     12     3763   2981.82   2981.82      0.24      0.10         0         0  258000.11


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-04-25 11:31:00 / Session:  00:27:31 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 4671 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func@ff0p88vm40c.hold        (Mode: func; Corner: ff0p88vm40c)
   func@ss0p72v125c.setup       (Mode: func; Corner: ss0p72v125c)
   func@tt0p8v25c.leak  (Mode: func; Corner: tt0p8v25c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_CDC_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_7
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_ECO_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_S_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_U_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_ECO_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_0P75
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_10
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_12
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_16
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_1P5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_2
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_20
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_3
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_4
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_5
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_6
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_7
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_8
   saed14rvt_base_ss0p72v125c/SAEDRVT14_INV_S_9
There is no CTS reference for ICG cells
Information: 'ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (7793360 7790000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 4.86 sec, cpu time is 0 hr : 0 min : 4.85 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1291 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 60912 vias out of 102184 total vias.
Total 7.6993 seconds to build cellmap data
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
INFO: creating 66(r) x 66(c) GridCells YDim 11.8788 XDim 11.8839
INFO: number of GridCells (placeopt): 4356
Total 20.9960 seconds to load 559665 cell instances into cellmap
Moveable cells: 555902; Application fixed cells: 3763; Macro cells: 0; User fixed cells: 0
Average cell width 0.7863, cell height 0.6000, cell area 0.4718 for total 559665 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 145479 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 30.45 sec, cpu time is 0 hr : 0 min : 31.20 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562187, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 145479, orientation changed without moving: 72125
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 27.39 sec, cpu time is 0 hr : 0 min : 28.08 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer VIA0. (ZRT-022)
Warning: Port VDD of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.120". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block riscv_soc are cleared. (TIM-123)
Total number of global routed clock nets: 3764
Information: The run time for clock net global routing is 0 hr : 1 min : 31.02 sec, cpu time is 0 hr : 1 min : 33.10 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Design placeopt has 562189 nets, 3764 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'riscv_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562187, routed nets = 3764, across physical hierarchy nets = 0, parasitics cached nets = 3764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 277904, DR 0), data (VR 558430, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer VIA0. (ZRT-022)
Warning: Port VDD of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.120". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func@ff0p88vm40c.hold (Mode func Corner ff0p88vm40c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 9 (3 x 3)
Size of partitions: 448 gCells x 448 gCells
Average gCell capacity  2.90     on layer (1)    M1
Average gCell capacity  7.83     on layer (2)    M2
Average gCell capacity  8.01     on layer (3)    M3
Average gCell capacity  5.93     on layer (4)    M4
Average gCell capacity  5.79     on layer (5)    M5
Average gCell capacity  5.81     on layer (6)    M6
Average gCell capacity  6.00     on layer (7)    M7
Average gCell capacity  5.99     on layer (8)    M8
Average gCell capacity  5.99     on layer (9)    M9
Average gCell capacity  0.15     on layer (10)   MRDL
Average number of tracks per gCell 8.11  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.11  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 6.00  on layer (5)    M5
Average number of tracks per gCell 6.00  on layer (6)    M6
Average number of tracks per gCell 6.00  on layer (7)    M7
Average number of tracks per gCell 6.00  on layer (8)    M8
Average number of tracks per gCell 6.00  on layer (9)    M9
Average number of tracks per gCell 0.15  on layer (10)   MRDL
Number of gCells = 17069420
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: placeopt; type: design; tot_drc_vio: 0; buf_ct: 3763; buf_area: 2981.815200; cell_area: 2981.815200
start cto; name: func:clk; type: clock; latency: 0.316034; gskew: 0.141296; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 3763; buf_area: 2981.815200; cell_area: 2981.815200
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk_i
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0874; ID = 0.1946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1413; ID = 0.3160; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1014; ID = 0.2245; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:10s
        # Total elapsed time              = 00h:00m:10s
        # Flow total speed up             =     0.9972

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:22.57u 00:00:01.31s 00:00:23.47e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0874; ID = 0.1946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1413; ID = 0.3160; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1014; ID = 0.2245; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 38.07 sec, cpu time is 0 hr : 0 min : 38.80 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 41.03 sec, cpu time is 0 hr : 0 min : 41.75 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func corner:  ff0p88vm40c       ss0p72v125c    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func root: clk_i
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0874; ID = 0.1946; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1413; ID = 0.3160; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1014; ID = 0.2245; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3763; ClockBufArea = 2981.8152; ClockCellArea = 2981.8152; ClockWireLen = 268212.1190; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        453
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        281
        # Failed main graph committ          =          0
        # Successful main graph commit      =        172
        # Subgraph evaluation success rate in percent =     0.3797
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -6

        # Accepted         sizing moves =      107
        # Accepted     relocation moves =       51
        # Accepted        removal moves =       11
        # Accepted      buffering moves =        4

        # Total CPU time                  = 00h:01m:14s
        # Total elapsed time              = 00h:01m:13s
        # Flow total speed up             =     1.0169
        # Commit CPU time                 = 00h:00m:30s
        # Commit elapsed time             = 00h:00m:30s
        # Commit speed up                 =     1.0141
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0071
        # Sg CPU time                     = 00h:00m:41s
        # Sg elapsed time                 = 00h:00m:41s
        # Sg speed up                     =     1.0196
        # The rest of flow speed up       =     1.0189

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =       2274
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =       1355
        # Failed main graph committ          =          0
        # Successful main graph commit      =        919
        # Subgraph evaluation success rate in percent =     0.4041
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =        269

        # Accepted         sizing moves =      403
        # Accepted     relocation moves =      387
        # Accepted      buffering moves =      275

        # Total CPU time                  = 00h:05m:03s
        # Total elapsed time              = 00h:04m:56s
        # Flow total speed up             =     1.0245
        # Commit CPU time                 = 00h:01m:39s
        # Commit elapsed time             = 00h:01m:38s
        # Commit speed up                 =     1.0186
        # Generator CPU time              = 00h:00m:06s
        # Generator elapsed time          = 00h:00m:06s
        # Generator speed up              =     1.0207
        # Sg CPU time                     = 00h:03m:15s
        # Sg elapsed time                 = 00h:03m:10s
        # Sg speed up                     =     1.0278
        # The rest of flow speed up       =     1.0274

-------------------------------------------------

Global latency and skew opt cpu time 00:06:07.04u 00:00:11.26s 00:06:09.80e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0204; ID = 0.1614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4026; ClockBufArea = 3073.8564; ClockCellArea = 3073.8564; ClockWireLen = 280684.2840; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Longest path:
  (0) 0.0237            0.0000          ZCTSINV_5650199_23325/A
  (1) 0.0327            0.0090          ZCTSINV_5650199_23325/X
  (2) 0.0474            0.0147          u_core/u_icache/ZCTSINV_5241305_22835/A
  (3) 0.0590            0.0116          u_core/u_icache/ZCTSINV_5241305_22835/X
  (4) 0.0639            0.0049          u_core/u_icache/ZCTSINV_3843955_22834/A
  (5) 0.0695            0.0056          u_core/u_icache/ZCTSINV_3843955_22834/X
  (6) 0.0703            0.0008          u_core/u_icache/ZCTSINV_3491398_22770/A
  (7) 0.0751            0.0048          u_core/u_icache/ZCTSINV_3491398_22770/X
  (8) 0.0818            0.0067          u_core/u_icache/u_data1/ZCTSINV_3132058_22692/A
  (9) 0.0875            0.0057          u_core/u_icache/u_data1/ZCTSINV_3132058_22692/X
  (10) 0.0947           0.0071          u_core/u_icache/u_data1/ZCTSINV_3093026_22611/A
  (11) 0.1052           0.0105          u_core/u_icache/u_data1/ZCTSINV_3093026_22611/X
  (12) 0.1062           0.0010          u_core/u_icache/u_data1/ZCTSBUF_3039942_22609/A
  (13) 0.1278           0.0216          u_core/u_icache/u_data1/ZCTSBUF_3039942_22609/X
  (14) 0.1286           0.0007          u_core/u_icache/u_data1/ctosc_gls_inst_23985/A
  (15) 0.1611           0.0326          u_core/u_icache/u_data1/ctosc_gls_inst_23985/X
  (16) 0.1614           0.0003          u_core/u_icache/u_data1/ram_reg[799][21]/CK
Shortest path:
  (0) 0.0237            0.0000          ZCTSINV_5650199_23325/A
  (1) 0.0327            0.0090          ZCTSINV_5650199_23325/X
  (2) 0.0475            0.0147          u_core/u_icache/ZCTSBUF_2725911_23324/A
  (3) 0.0654            0.0179          u_core/u_icache/ZCTSBUF_2725911_23324/X
  (4) 0.0697            0.0043          u_core/u_icache/u_data0/ZCTSBUF_2242770_22950/A
  (5) 0.0853            0.0155          u_core/u_icache/u_data0/ZCTSBUF_2242770_22950/X
  (6) 0.0982            0.0129          u_core/u_icache/u_data0/ZCTSINV_2242734_22899/A
  (7) 0.1109            0.0127          u_core/u_icache/u_data0/ZCTSINV_2242734_22899/X
  (8) 0.1113            0.0004          u_core/u_icache/u_data0/ZCTSBUF_2208166_22869/A
  (9) 0.1363            0.0251          u_core/u_icache/u_data0/ZCTSBUF_2208166_22869/X
  (10) 0.1410           0.0047          u_core/u_icache/u_data0/ram_reg[878][28]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0377; ID = 0.2614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4026; ClockBufArea = 3073.8564; ClockCellArea = 3073.8564; ClockWireLen = 280684.2840; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Longest path:
  (0) 0.0287            0.0000          ZCTSBUF_2084667_20659/A
  (1) 0.0645            0.0358          ZCTSBUF_2084667_20659/X
  (2) 0.0899            0.0254          u_core/u_icache/ZCTSINV_2084561_20658/A
  (3) 0.1363            0.0463          u_core/u_icache/ZCTSINV_2084561_20658/X
  (4) 0.1491            0.0129          u_core/u_icache/u_data0/ZCTSINV_2054123_20657/A
  (5) 0.1772            0.0281          u_core/u_icache/u_data0/ZCTSINV_2054123_20657/X
  (6) 0.1784            0.0012          u_core/u_icache/u_data0/ctosc_gls_inst_23947/A
  (7) 0.2018            0.0234          u_core/u_icache/u_data0/ctosc_gls_inst_23947/X
  (8) 0.2019            0.0001          u_core/u_icache/u_data0/ZCTSBUF_1971689_20631/A
  (9) 0.2262            0.0243          u_core/u_icache/u_data0/ZCTSBUF_1971689_20631/X
  (10) 0.2272           0.0010          u_core/u_icache/u_data0/ZCTSBUF_1968381_20628/A
  (11) 0.2603           0.0331          u_core/u_icache/u_data0/ZCTSBUF_1968381_20628/X
  (12) 0.2614           0.0011          u_core/u_icache/u_data0/ram_reg[1971][24]/CK
Shortest path:
  (0) 0.0285            0.0000          ZCTSINV_5650199_23325/A
  (1) 0.0530            0.0245          ZCTSINV_5650199_23325/X
  (2) 0.0677            0.0148          u_core/u_icache/ZCTSBUF_2725911_23324/A
  (3) 0.0996            0.0319          u_core/u_icache/ZCTSBUF_2725911_23324/X
  (4) 0.1044            0.0048          u_core/u_icache/u_data0/ZCTSBUF_2242770_22950/A
  (5) 0.1359            0.0315          u_core/u_icache/u_data0/ZCTSBUF_2242770_22950/X
  (6) 0.1499            0.0139          u_core/u_icache/u_data0/ZCTSINV_2242734_22899/A
  (7) 0.1732            0.0234          u_core/u_icache/u_data0/ZCTSINV_2242734_22899/X
  (8) 0.1736            0.0004          u_core/u_icache/u_data0/ZCTSBUF_2208166_22869/A
  (9) 0.2191            0.0455          u_core/u_icache/u_data0/ZCTSBUF_2208166_22869/X
  (10) 0.2237           0.0046          u_core/u_icache/u_data0/ram_reg[878][28]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0276; ID = 0.1892; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4026; ClockBufArea = 3073.8564; ClockCellArea = 3073.8564; ClockWireLen = 280684.2840; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)
Longest path:
  (0) 0.0256            0.0000          ZCTSBUF_2084667_20659/A
  (1) 0.0482            0.0227          ZCTSBUF_2084667_20659/X
  (2) 0.0725            0.0243          u_core/u_icache/ZCTSINV_2084561_20658/A
  (3) 0.1031            0.0306          u_core/u_icache/ZCTSINV_2084561_20658/X
  (4) 0.1158            0.0127          u_core/u_icache/u_data0/ZCTSINV_2054123_20657/A
  (5) 0.1330            0.0171          u_core/u_icache/u_data0/ZCTSINV_2054123_20657/X
  (6) 0.1343            0.0013          u_core/u_icache/u_data0/ctosc_gls_inst_23947/A
  (7) 0.1490            0.0147          u_core/u_icache/u_data0/ctosc_gls_inst_23947/X
  (8) 0.1491            0.0001          u_core/u_icache/u_data0/ZCTSBUF_1971689_20631/A
  (9) 0.1656            0.0165          u_core/u_icache/u_data0/ZCTSBUF_1971689_20631/X
  (10) 0.1666           0.0010          u_core/u_icache/u_data0/ZCTSBUF_1968381_20628/A
  (11) 0.1881           0.0215          u_core/u_icache/u_data0/ZCTSBUF_1968381_20628/X
  (12) 0.1892           0.0010          u_core/u_icache/u_data0/ram_reg[1980][29]/CK
Shortest path:
  (0) 0.0254            0.0000          ZCTSINV_5650199_23325/A
  (1) 0.0388            0.0134          ZCTSINV_5650199_23325/X
  (2) 0.0536            0.0149          u_core/u_icache/ZCTSINV_5241305_22835/A
  (3) 0.0674            0.0138          u_core/u_icache/ZCTSINV_5241305_22835/X
  (4) 0.0721            0.0047          u_core/u_icache/ZCTSINV_3843955_22834/A
  (5) 0.0795            0.0073          u_core/u_icache/ZCTSINV_3843955_22834/X
  (6) 0.0802            0.0007          u_core/u_icache/ZCTSINV_3491398_22770/A
  (7) 0.0860            0.0058          u_core/u_icache/ZCTSINV_3491398_22770/X
  (8) 0.0926            0.0066          u_core/u_icache/u_data1/ZCTSINV_3132058_22692/A
  (9) 0.1007            0.0081          u_core/u_icache/u_data1/ZCTSINV_3132058_22692/X
  (10) 0.1052           0.0045          u_core/u_icache/u_data1/ZCTSBUF_3005198_22691/A
  (11) 0.1283           0.0231          u_core/u_icache/u_data1/ZCTSBUF_3005198_22691/X
  (12) 0.1338           0.0055          u_core/u_icache/u_data1/ZCTSINV_2989257_22671/A
  (13) 0.1435           0.0096          u_core/u_icache/u_data1/ZCTSINV_2989257_22671/X
  (14) 0.1438           0.0003          u_core/u_icache/u_data1/ZCTSBUF_2985708_22668/A
  (15) 0.1616           0.0178          u_core/u_icache/u_data1/ZCTSBUF_2985708_22668/X
  (16) 0.1616           0.0000          u_core/u_icache/u_data1/ram_reg[926][5]/CK
The elapsed time for optimization of clock tree is 0 hr : 6 min : 24.21 sec, cpu time is 0 hr : 6 min : 33.51 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 6 min : 24.86 sec, cpu time is 0 hr : 6 min : 34.16 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func corner:  ff0p88vm40c       ss0p72v125c    
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func root: clk_i
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =      14149
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =       8527
        # Failed main graph committ          =        900
        # Successful main graph commit      =       4722
        # Subgraph evaluation success rate in percent =     0.3973
        # Sg2Main acceptance ratio in percent      =     0.8399
        # NumCTCells changed               =        -79

        # Accepted         sizing moves =     4643
        # Accepted        removal moves =       79

        # Total CPU time                  = 00h:14m:43s
        # Total elapsed time              = 00h:14m:22s
        # Flow total speed up             =     1.0238
        # Commit CPU time                 = 00h:05m:05s
        # Commit elapsed time             = 00h:04m:59s
        # Commit speed up                 =     1.0207
        # Generator CPU time              = 00h:00m:03s
        # Generator elapsed time          = 00h:00m:03s
        # Generator speed up              =     1.0197
        # Sg CPU time                     = 00h:09m:30s
        # Sg elapsed time                 = 00h:09m:16s
        # Sg speed up                     =     1.0255
        # The rest of flow speed up       =     1.0254

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0204; ID = 0.1614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0374; ID = 0.2614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0272; ID = 0.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)
Area recovery and subtree balancing cpu time 00:14:37.46u 00:00:23.74s 00:14:40.73e: 
The elapsed time for optimization of clock tree is 0 hr : 14 min : 40.74 sec, cpu time is 0 hr : 15 min : 1.20 sec.
Information: The run time for Area recovery is 0 hr : 14 min : 41.40 sec, cpu time is 0 hr : 15 min : 1.87 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk_i
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.1614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0374; ID = 0.2614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0272; ID = 0.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:05s
        # Total elapsed time              = 00h:00m:05s
        # Flow total speed up             =     0.9980

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:05.91u 00:00:00.01s 00:00:05.93e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.1614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ff0p88vm40c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0374; ID = 0.2614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = ss0p72v125c; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0272; ID = 0.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3947; ClockBufArea = 1861.7365; ClockCellArea = 1861.7365; ClockWireLen = 279748.9620; Clock = clk; Mode = func; Corner = tt0p8v25c; ClockRoot = clk_i. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 20.38 sec, cpu time is 0 hr : 0 min : 21.18 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 20.38 sec, cpu time is 0 hr : 0 min : 21.18 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      = 17023 

No. doRoutes           = 21560 
No. doUnroutes         = 27378 
No. redoRoutes         =  1370 
No. redoUnroutes       =  1292 
No. undoRoutes         = 20631 
No. undoUnroutes       = 26123 
No. commitRoutes       =  2128 
No. commitUnroutes     =  2543 
No. uncommitRoutes     =   789 
No. uncommitUnroutes   =  1388 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block riscv_soc are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer VIA0. (ZRT-022)
Warning: Port VDD of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.120". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Cell u_core/u_icache/u_tag0/ZCTSBUF_1450777_20290 is placed overlapping with other cells at {{509.606 62.600} {510.272 63.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_tag1/ZCTSBUF_1852913_20483 is placed overlapping with other cells at {{707.926 38.600} {709.110 39.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_tag0/ZCTSINV_1554930_20209 is placed overlapping with other cells at {{548.382 90.200} {549.048 90.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/ZCTSBUF_1806215_20564 is placed overlapping with other cells at {{633.704 107.600} {635.110 108.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/ZCTSINV_1958843_20431 is placed overlapping with other cells at {{639.846 136.400} {641.252 137.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSINV_3093026_22611 is placed overlapping with other cells at {{315.948 237.200} {316.762 237.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSINV_2054123_20657 is placed overlapping with other cells at {{464.836 196.400} {465.650 197.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSBUF_1454678_20281 is placed overlapping with other cells at {{542.980 172.400} {544.386 173.000}}. (ZRT-763)
Warning: Cell ZCTSINV_1750399_20412 is placed overlapping with other cells at {{609.728 168.800} {610.394 169.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_tag1/ZCTSINV_1931064_20526 is placed overlapping with other cells at {{695.716 170.000} {697.122 170.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSINV_2969601_22672 is placed overlapping with other cells at {{236.694 289.400} {238.100 290.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_3066150_22578 is placed overlapping with other cells at {{283.610 249.800} {284.202 250.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_3104630_22526 is placed overlapping with other cells at {{353.836 315.200} {355.242 315.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23820 is placed overlapping with other cells at {{421.842 294.800} {422.508 295.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSBUF_1271096_20059 is placed overlapping with other cells at {{540.538 275.000} {541.574 275.600}}. (ZRT-763)
Warning: Cell ZCTSBUF_1305325_20096 is placed overlapping with other cells at {{626.378 274.400} {628.154 275.000}}. (ZRT-763)
Warning: Cell ZCTSINV_812815_19749 is placed overlapping with other cells at {{664.118 251.600} {665.820 252.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_23918 is placed overlapping with other cells at {{272.362 386.600} {273.028 387.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_3130127_22538 is placed overlapping with other cells at {{330.674 344.000} {332.080 344.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23956 is placed overlapping with other cells at {{476.824 363.200} {477.342 363.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23992 is placed overlapping with other cells at {{545.126 332.600} {545.940 333.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_24072 is placed overlapping with other cells at {{620.088 340.400} {620.902 341.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23997 is placed overlapping with other cells at {{642.288 320.000} {643.102 320.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSINV_3715554_22193 is placed overlapping with other cells at {{112.818 440.000} {114.520 440.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24019 is placed overlapping with other cells at {{224.928 424.400} {225.964 425.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_23917 is placed overlapping with other cells at {{258.080 402.200} {258.746 402.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24000 is placed overlapping with other cells at {{342.070 401.600} {342.884 402.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23961 is placed overlapping with other cells at {{490.588 416.600} {491.254 417.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSBUF_1090944_19887 is placed overlapping with other cells at {{680.028 462.800} {681.434 463.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_23929 is placed overlapping with other cells at {{64.348 501.800} {65.014 502.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_3660346_22192 is placed overlapping with other cells at {{113.484 479.600} {114.520 480.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_5117416_21410 is placed overlapping with other cells at {{201.914 493.400} {202.728 494.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSINV_3837562_22260 is placed overlapping with other cells at {{243.946 483.200} {245.648 483.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSINV_5058187_21623 is placed overlapping with other cells at {{359.238 552.800} {360.052 553.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24029 is placed overlapping with other cells at {{413.554 491.600} {413.998 492.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23818 is placed overlapping with other cells at {{489.626 484.400} {490.292 485.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23836 is placed overlapping with other cells at {{637.626 506.000} {638.144 506.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23865 is placed overlapping with other cells at {{711.034 530.000} {711.626 530.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_2455912_23172 is placed overlapping with other cells at {{144.416 618.800} {145.008 619.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_4817051_21664 is placed overlapping with other cells at {{200.212 578.600} {201.248 579.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_23920 is placed overlapping with other cells at {{384.546 560.600} {384.990 561.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_5052362_21450 is placed overlapping with other cells at {{412.074 563.600} {413.258 564.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23991 is placed overlapping with other cells at {{559.852 569.600} {560.518 570.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23814 is placed overlapping with other cells at {{610.024 587.600} {610.690 588.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSINV_5650057_20720 is placed overlapping with other cells at {{669.076 584.000} {669.742 584.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24033 is placed overlapping with other cells at {{70.120 640.400} {70.786 641.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_2454968_23171 is placed overlapping with other cells at {{129.098 660.800} {129.764 661.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_23936 is placed overlapping with other cells at {{188.298 650.000} {188.890 650.600}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_4991439_21485 is placed overlapping with other cells at {{371.152 639.800} {372.188 640.400}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_4987073_21474 is placed overlapping with other cells at {{447.668 640.400} {448.704 641.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ZCTSBUF_2208166_22869 is placed overlapping with other cells at {{525.960 672.200} {526.626 672.800}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_24021 is placed overlapping with other cells at {{584.050 656.600} {584.864 657.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data0/ctosc_gls_inst_23928 is placed overlapping with other cells at {{685.356 664.400} {686.022 665.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_2451994_23106 is placed overlapping with other cells at {{70.490 719.600} {71.674 720.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24048 is placed overlapping with other cells at {{85.216 746.600} {85.808 747.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_2245106_22984 is placed overlapping with other cells at {{174.312 734.600} {174.904 735.200}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ZCTSBUF_4640917_21697 is placed overlapping with other cells at {{377.368 736.400} {378.774 737.000}}. (ZRT-763)
Warning: Cell u_core/u_icache/u_data1/ctosc_gls_inst_24047 is placed overlapping with other cells at {{425.690 732.800} {426.282 733.400}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  825  Alloctr  831  Proc 14588 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,784.34um,784.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Build Tech Data] Total (MB): Used  866  Alloctr  871  Proc 14588 
Net statistics:
Total number of nets     = 562378
Number of nets to route  = 3948
Number of single or zero port nets = 5
2851 nets are partially connected,
 of which 0 are detail routed and 2851 are global routed.
1099 nets are fully connected,
 of which 2 are detail routed and 1097 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2851, Total Half Perimeter Wire Length (HPWL) 93351 microns
HPWL   0 ~   50 microns: Net Count     2530     Total HPWL        64789 microns
HPWL  50 ~  100 microns: Net Count      253     Total HPWL        17845 microns
HPWL 100 ~  200 microns: Net Count       55     Total HPWL         7123 microns
HPWL 200 ~  300 microns: Net Count        9     Total HPWL         2154 microns
HPWL 300 ~  400 microns: Net Count        4     Total HPWL         1441 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:11 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Build All Nets] Stage (MB): Used  394  Alloctr  394  Proc    0 
[End of Build All Nets] Total (MB): Used 1260  Alloctr 1266  Proc 14588 
Number of partitions: 9 (3 x 3)
Size of partitions: 448 gCells x 448 gCells
Average gCell capacity  2.91     on layer (1)    M1
Average gCell capacity  7.85     on layer (2)    M2
Average gCell capacity  8.01     on layer (3)    M3
Average gCell capacity  5.93     on layer (4)    M4
Average gCell capacity  5.79     on layer (5)    M5
Average gCell capacity  5.81     on layer (6)    M6
Average gCell capacity  6.00     on layer (7)    M7
Average gCell capacity  5.99     on layer (8)    M8
Average gCell capacity  5.99     on layer (9)    M9
Average gCell capacity  0.15     on layer (10)   MRDL
Average number of tracks per gCell 8.11  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.11  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 6.00  on layer (5)    M5
Average number of tracks per gCell 6.00  on layer (6)    M6
Average number of tracks per gCell 6.00  on layer (7)    M7
Average number of tracks per gCell 6.00  on layer (8)    M8
Average number of tracks per gCell 6.00  on layer (9)    M9
Average number of tracks per gCell 0.15  on layer (10)   MRDL
Number of gCells = 17069420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:17 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[End of Build Congestion Map] Stage (MB): Used  217  Alloctr  222  Proc    0 
[End of Build Congestion Map] Total (MB): Used 1478  Alloctr 1488  Proc 14588 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used 1478  Alloctr 1489  Proc 14588 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:30 
[End of Build Data] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:31
[End of Build Data] Stage (MB): Used  649  Alloctr  654  Proc    0 
[End of Build Data] Total (MB): Used 1478  Alloctr 1489  Proc 14588 
Number of partitions: 9 (3 x 3)
Size of partitions: 448 gCells x 448 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used 1546  Alloctr 1557  Proc 14588 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 81 (9 x 9)
Size of partitions: 160 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:03 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used 1546  Alloctr 1558  Proc 14588 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   314 Max = 2 GRCs =   337 (0.01%)
Initial. H routing: Overflow =   245 Max = 2 (GRCs = 26) GRCs =   225 (0.01%)
Initial. V routing: Overflow =    69 Max = 2 (GRCs =  8) GRCs =   112 (0.01%)
Initial. M1         Overflow =   242 Max = 2 (GRCs = 25) GRCs =   219 (0.01%)
Initial. M2         Overflow =    52 Max = 2 (GRCs =  8) GRCs =    53 (0.00%)
Initial. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
Initial. M4         Overflow =    17 Max = 1 (GRCs = 59) GRCs =    59 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 276763.47
Initial. Layer M1 wire length = 171.32
Initial. Layer M2 wire length = 5787.07
Initial. Layer M3 wire length = 131144.57
Initial. Layer M4 wire length = 132294.41
Initial. Layer M5 wire length = 6873.23
Initial. Layer M6 wire length = 462.53
Initial. Layer M7 wire length = 26.14
Initial. Layer M8 wire length = 2.40
Initial. Layer M9 wire length = 1.80
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 342877
Initial. Via VIA1_Base count = 4292
Initial. Via VIA2_Base count = 166872
Initial. Via VIA3_34SQ count = 169324
Initial. Via VIA4SQ count = 2320
Initial. Via VIA5SQ_C count = 47
Initial. Via VIA67SQ_C count = 16
Initial. Via VIA78SQ count = 4
Initial. Via VIA89_Base count = 2
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:40 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:39 total=0:00:41
[End of Whole Chip Routing] Stage (MB): Used  717  Alloctr  723  Proc    0 
[End of Whole Chip Routing] Total (MB): Used 1546  Alloctr 1558  Proc 14588 

Congestion utilization per direction:
Average vertical track utilization   =  1.19 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization =  1.52 %
Peak    horizontal track utilization = 38.10 %

[End of Global Routing] Elapsed real time: 0:00:43 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:42 total=0:00:44
[End of Global Routing] Stage (MB): Used  566  Alloctr  567  Proc    0 
[End of Global Routing] Total (MB): Used 1396  Alloctr 1402  Proc 14588 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -102  Alloctr -102  Proc    0 
[End of dbOut] Total (MB): Used  859  Alloctr  865  Proc 14588 
Skip track assign
Skip detail route
Updating the database ...
There are 3632 buffers added and 315 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 145479 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6253 total shapes.
Layer M2: cached 0 shapes out of 35559 total shapes.
Cached 60912 vias out of 445039 total vias.

Legalizing Top Level Design riscv_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.8915 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 229 ref cells (24 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
  RVTIMP   RVTIMP     none     none     none   1 4 5 7 9 10 14 17 18 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      599336       559849        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (6 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (14 sec)
Legalization complete (32 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                 559849
number of references:               229
number of site rows:               1290
number of locations attempted:  4312148
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:      410423 (2814613 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.023 um ( 0.04 row height)
rms weighted cell displacement:   0.023 um ( 0.04 row height)
max cell displacement:            1.209 um ( 2.02 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:             1246
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_core/u_icache/u_data0/U190161 (SAEDRVT14_ND2_CDC_1)
  Input location: (497.544,196.4)
  Legal location: (497.396,197.6)
  Displacement:   1.209 um ( 2.02 row height)
Cell: u_core/u_icache/u_data0/U72950 (SAEDRVT14_OAI21_0P75)
  Input location: (660.048,302.6)
  Legal location: (660.122,303.8)
  Displacement:   1.202 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U238823 (SAEDRVT14_AO221_0P5)
  Input location: (496.73,196.4)
  Legal location: (496.804,195.2)
  Displacement:   1.202 um ( 2.00 row height)
Cell: u_core/u_icache/u_data1/U236507 (SAEDRVT14_AO22_0P5)
  Input location: (267.774,399.8)
  Legal location: (267.774,401)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U156905 (SAEDRVT14_ND2_CDC_1)
  Input location: (584.42,656.6)
  Legal location: (584.42,657.8)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U169709 (SAEDRVT14_ND2_CDC_1)
  Input location: (464.614,196.4)
  Legal location: (464.614,195.2)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data1/U138144 (SAEDRVT14_ND2_CDC_1)
  Input location: (274.36,386.6)
  Legal location: (274.36,385.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U192583 (SAEDRVT14_ND2_CDC_1)
  Input location: (485.778,183.2)
  Legal location: (485.778,184.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U157097 (SAEDRVT14_ND2_CDC_1)
  Input location: (583.458,656)
  Legal location: (583.458,654.8)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data1/U208102 (SAEDRVT14_AO221_0P5)
  Input location: (329.046,384.8)
  Legal location: (328.232,385.4)
  Displacement:   1.011 um ( 1.69 row height)

Info: 145479 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 1 min : 13.77 sec, cpu time is 0 hr : 1 min : 15.12 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3948 flat clock tree nets.
There are 3947 non-sink instances (total area 1861.74) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3632 buffers and 315 inverters (total area 1861.74).
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Design placeopt has 562373 nets, 3948 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'riscv_soc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562371, routed nets = 3948, across physical hierarchy nets = 0, parasitics cached nets = 3948, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:30:33.60u 00:00:58.18s 00:30:48.45e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-04-25 12:01:49 / Session:  00:58:20 / Command:  00:30:48 / CPU:  00:30:33 / Memory: 6669 MB (FLW-8100)
Information: Saving 'riscv_soc:placeopt.design' to 'riscv_soc:basic_clock.design'. (DES-028)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-25 12:02:00 / Session:  00:58:30 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6669 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
RO is run without TCE settings 
Route-opt command begin                   CPU:  3480 s (  0.97 hr )  ELAPSE:  3515 s (  0.98 hr )  MEM-PEAK:  6669 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562371, routed nets = 3948, across physical hierarchy nets = 0, parasitics cached nets = 562371, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  3743 s (  1.04 hr )  ELAPSE:  3780 s (  1.05 hr )  MEM-PEAK:  6669 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func@tt0p8v25c.leak.
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2_0P5' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2_4' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_0P5' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'func' and corner 'tt0p8v25c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func@tt0p8v25c.leak (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario func@ss0p72v125c.setup identical to that on func@tt0p8v25c.leak (POW-006)
Information: Propagated activity on scenario func@ff0p88vm40c.hold identical to that on func@ss0p72v125c.setup (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func@ff0p88vm40c.hold
2: func@ss0p72v125c.setup
3: func@tt0p8v25c.leak

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: FEEDTHROUGH
9: REGIN
10: REGOUT
11: reg2reg

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0130     1.7522    426
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.0075     0.0088      2   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0094     0.1439     58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0130     1.7522    426        0     0.0000        0 46813376.0
    2   *   0.0075     0.0088   0.0088      2   0.0000     0.0000      0        0     0.0000        0  492268288
    3   *   0.0000     0.0000   0.0000      0   0.0094     0.1439     58        0     0.0000        0 81831536.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0075     0.0088   0.0088      2   0.0130     1.7522    426        0     0.0000        0  492268288    262921.41     559849
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0075     0.0088   0.0088      2   0.0130     1.7522    426        0        0  492268288    262921.41     559849
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Design Average RC for design placeopt  (NEX-011)
Information: r = 2.642859 ohm/um, via_r = 0.938190 ohm/cut, c = 0.132618 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.046987 ohm/um, via_r = 1.218823 ohm/cut, c = 0.135180 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Route-opt initialization complete         CPU:  4262 s (  1.18 hr )  ELAPSE:  4301 s (  1.19 hr )  MEM-PEAK:  6669 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6253 total shapes.
Layer M2: cached 0 shapes out of 35559 total shapes.
Cached 60912 vias out of 445039 total vias.
Total 8.0047 seconds to build cellmap data
INFO: creating 436(r) x 436(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (placeopt): 190096
INFO: creating 436(r) x 436(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (placeopt): 190096
Total 21.5319 seconds to load 559849 cell instances into cellmap
Moveable cells: 555902; Application fixed cells: 3947; Macro cells: 0; User fixed cells: 0
Average cell width 0.7827, cell height 0.6000, cell area 0.4696 for total 559849 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Total 558423 nets have their routing open (data: 558423 nets, clock: 0 nets). This will cause problems for extraction, timing and post-route optimization. Some examples of open nets are listed below. (ROPT-004)
  rst_i
  reset_vector_i[31]
  reset_vector_i[30]
  reset_vector_i[29]
  reset_vector_i[28]
  reset_vector_i[27]
  reset_vector_i[26]
  reset_vector_i[25]
  reset_vector_i[24]
  reset_vector_i[23]
Warning: Many nets are not fully detailed routed. Some examples are listed below. (ROPT-006)
  rst_i
  reset_vector_i[31]
  reset_vector_i[30]
  reset_vector_i[29]
  reset_vector_i[28]
  reset_vector_i[27]
  reset_vector_i[26]
  reset_vector_i[25]
  reset_vector_i[24]
  reset_vector_i[23]
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.01        0.01      1.98         -     262921.41  492268288.00      559849              1.40      8181

Route-opt optimization Phase 3 Iter  1          0.01        0.01      1.98         -     262921.41  492268288.00      559849              1.42      8181
INFO: New Levelizer turned on
Route-opt optimization Phase 3 Iter  1          0.01        0.01      1.98         -     262921.41  492268288.00      559849              1.51      8181

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.57      8181
Route-opt optimization Phase 4 Iter  2          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.57      8181
Route-opt optimization Phase 4 Iter  3          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.57      8181
Route-opt optimization Phase 4 Iter  4          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.57      8181

Route-opt optimization Phase 5 Iter  1          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.58      8181
Route-opt optimization Phase 5 Iter  2          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.58      8181
Route-opt optimization Phase 5 Iter  3          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.58      8181
Route-opt optimization Phase 5 Iter  4          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.59      8181
Route-opt optimization Phase 5 Iter  5          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.59      8181
Route-opt optimization Phase 5 Iter  6          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.59      8181
Route-opt optimization Phase 5 Iter  7          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.59      8181
Route-opt optimization Phase 5 Iter  8          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter  9          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 10          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 11          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 12          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 13          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 14          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.61      8181
Route-opt optimization Phase 5 Iter 15          0.01        0.01      1.98         -     263274.19  492077088.00      559849              1.62      8181

Route-opt optimization Phase 6 Iter  1          0.01        0.01      1.98         -     263275.41  492080640.00      559849              1.64      8181
Route-opt optimization Phase 6 Iter  2          0.01        0.01      1.98         -     263275.41  492080640.00      559849              1.64      8181

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 7 Iter  1          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.64      8181
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 8 Iter  1          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  2          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 8 Iter  3          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  4          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  5          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  6          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  7          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238
Route-opt optimization Phase 8 Iter  8          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.68      8238

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      1.98         -     263275.34  492080896.00      559849              1.69      8238
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.00        0.00      1.98         -     263275.34  479958656.00      559849              2.16      8430
INFO: New Levelizer turned on
Route-opt optimization Phase 10 Iter  1         0.00        0.00      1.98         -     263275.34  479958656.00      559849              2.25      8430
Route-opt optimization Phase 10 Iter  2         0.00        0.00      1.98         -     263275.34  479958656.00      559849              2.30      8430
INFO: New Levelizer turned on
Route-opt optimization Phase 10 Iter  2         0.00        0.00      1.98         -     263275.34  479958656.00      559849              2.39      8430

Route-opt optimization Phase 11 Iter  1         0.00        0.00      1.98         -     282421.06  481357856.00      559849              2.48      8430


INFO: New Levelizer turned on
Route-opt optimization Phase 13 Iter  1         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.57      8430
Route-opt optimization Phase 13 Iter  2         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.57      8430
Route-opt optimization Phase 13 Iter  3         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.57      8430
Route-opt optimization Phase 13 Iter  4         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.57      8430

Route-opt optimization Phase 14 Iter  1         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.58      8430
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 14 Iter  2         0.00        0.00      1.98         -     282400.06  481331808.00      559784              2.61      8430
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:  9390 s (  2.61 hr )  ELAPSE:  9469 s (  2.63 hr )  MEM-PEAK:  8430 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/placeopt_753495_794593864.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6253 total shapes.
Layer M2: cached 0 shapes out of 35559 total shapes.
Cached 60912 vias out of 445039 total vias.

Legalizing Top Level Design riscv_soc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 2.7407 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 224 ref cells (24 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
  RVTIMP   RVTIMP     none     none     none   1 4 5 7 9 10 14 17 18 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      599336       560207        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (12 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (15 sec)
Legalization complete (42 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                 560207
number of references:               224
number of site rows:               1290
number of locations attempted:  6014747
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:      556260 (6321051 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.071 um ( 0.12 row height)
rms weighted cell displacement:   0.071 um ( 0.12 row height)
max cell displacement:            1.202 um ( 2.00 row height)
avg cell displacement:            0.032 um ( 0.05 row height)
avg weighted cell displacement:   0.032 um ( 0.05 row height)
number of cells moved:           197673
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_core/u_icache/u_data0/U153896 (SAEDRVT14_OAI21_0P75)
  Input location: (588.638,625.4)
  Legal location: (588.712,626.6)
  Displacement:   1.202 um ( 2.00 row height)
Cell: u_core/u_icache/u_tag1/U10512 (SAEDRVT14_OAI21_0P75)
  Input location: (739.08,59.6)
  Legal location: (739.08,60.8)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/HFSBUF_32728_6391 (SAEDRVT14_BUF_S_0P5)
  Input location: (653.758,63.2)
  Legal location: (653.758,64.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U192646 (SAEDRVT14_OAI21_0P75)
  Input location: (487.48,183.2)
  Legal location: (487.48,184.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U115028 (SAEDRVT14_OAI21_0P75)
  Input location: (685.06,544.4)
  Legal location: (685.06,545.6)
  Displacement:   1.200 um ( 2.00 row height)
Cell: u_core/u_icache/u_data0/U134885 (SAEDRVT14_ND2_ECO_1)
  Input location: (659.382,352.4)
  Legal location: (660.27,353)
  Displacement:   1.072 um ( 1.79 row height)
Cell: u_core/u_icache/u_data1/U147311 (SAEDRVT14_OAI21_0P75)
  Input location: (253.566,483.8)
  Legal location: (254.602,483.8)
  Displacement:   1.036 um ( 1.73 row height)
Cell: u_core/u_icache/u_data1/U124759 (SAEDRVT14_OAI21_0P75)
  Input location: (341.774,478.4)
  Legal location: (342.514,477.8)
  Displacement:   0.953 um ( 1.59 row height)
Cell: u_core/u_icache/u_data1/U137737 (SAEDRVT14_OAI21_0P75)
  Input location: (200.434,395.6)
  Legal location: (201.1,396.2)
  Displacement:   0.896 um ( 1.49 row height)
Cell: u_core/u_icache/u_data1/U144403 (SAEDRVT14_OAI21_0P75)
  Input location: (293.008,370.4)
  Legal location: (292.342,369.8)
  Displacement:   0.896 um ( 1.49 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 92.410
Total Legalizer Wall Time: 90.238
----------------------------------------------------------------

Route-opt legalization complete           CPU:  9550 s (  2.65 hr )  ELAPSE:  9631 s (  2.68 hr )  MEM-PEAK:  8430 MB
INFO: Router Max Iterations set to : 5 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer VIA0. (ZRT-022)
Warning: Port VDD of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell placeopt is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.120". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:36 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:36 total=0:00:38
[ECO: DbIn With Extraction] Stage (MB): Used  815  Alloctr  820  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  818  Alloctr  824  Proc 16361 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:36 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:01 usr=0:00:36 total=0:00:38
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used  815  Alloctr  820  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used  818  Alloctr  824  Proc 16361 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used  657  Alloctr  674  Proc 16361 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:44 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:01 usr=0:00:44 total=0:00:46
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used  832  Alloctr  837  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used  835  Alloctr  841  Proc 16361 
[ECO: Analysis] Elapsed real time: 0:00:45 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:46
[ECO: Analysis] Stage (MB): Used  840  Alloctr  845  Proc    0 
[ECO: Analysis] Total (MB): Used  843  Alloctr  849  Proc 16361 
Num of eco nets = 562736
Num of open eco nets = 561648
[ECO: Init] Elapsed real time: 0:00:45 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:45 total=0:00:47
[ECO: Init] Stage (MB): Used  882  Alloctr  889  Proc    0 
[ECO: Init] Total (MB): Used  885  Alloctr  893  Proc 16361 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Init] Total (MB): Used  897  Alloctr  905  Proc 16361 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,784.34um,784.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Build Tech Data] Total (MB): Used  938  Alloctr  945  Proc 16361 
Net statistics:
Total number of nets     = 562736
Number of nets to route  = 561648
Number of single or zero port nets = 5
2867 nets are partially connected,
 of which 0 are detail routed and 2867 are global routed.
1083 nets are fully connected,
 of which 2 are detail routed and 1081 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 561648, Total Half Perimeter Wire Length (HPWL) 3996590 microns
HPWL   0 ~   50 microns: Net Count   543688     Total HPWL      1966210 microns
HPWL  50 ~  100 microns: Net Count    13212     Total HPWL       904855 microns
HPWL 100 ~  200 microns: Net Count     2862     Total HPWL       388021 microns
HPWL 200 ~  300 microns: Net Count      964     Total HPWL       231717 microns
HPWL 300 ~  400 microns: Net Count      329     Total HPWL       113578 microns
HPWL 400 ~  500 microns: Net Count      180     Total HPWL        80428 microns
HPWL 500 ~  600 microns: Net Count       90     Total HPWL        49517 microns
HPWL 600 ~  700 microns: Net Count       98     Total HPWL        64281 microns
HPWL 700 ~  800 microns: Net Count       55     Total HPWL        40755 microns
HPWL 800 ~  900 microns: Net Count       88     Total HPWL        75645 microns
HPWL 900 ~ 1000 microns: Net Count       44     Total HPWL        41948 microns
HPWL     > 1000 microns: Net Count       38     Total HPWL        39636 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:12 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Build All Nets] Stage (MB): Used  394  Alloctr  394  Proc    0 
[End of Build All Nets] Total (MB): Used 1332  Alloctr 1339  Proc 16361 
Number of partitions: 9 (3 x 3)
Size of partitions: 448 gCells x 448 gCells
Average gCell capacity  2.86     on layer (1)    M1
Average gCell capacity  7.85     on layer (2)    M2
Average gCell capacity  8.01     on layer (3)    M3
Average gCell capacity  5.93     on layer (4)    M4
Average gCell capacity  5.79     on layer (5)    M5
Average gCell capacity  5.81     on layer (6)    M6
Average gCell capacity  6.00     on layer (7)    M7
Average gCell capacity  5.99     on layer (8)    M8
Average gCell capacity  5.99     on layer (9)    M9
Average gCell capacity  0.15     on layer (10)   MRDL
Average number of tracks per gCell 8.11  on layer (1)    M1
Average number of tracks per gCell 10.00         on layer (2)    M2
Average number of tracks per gCell 8.11  on layer (3)    M3
Average number of tracks per gCell 6.00  on layer (4)    M4
Average number of tracks per gCell 6.00  on layer (5)    M5
Average number of tracks per gCell 6.00  on layer (6)    M6
Average number of tracks per gCell 6.00  on layer (7)    M7
Average number of tracks per gCell 6.00  on layer (8)    M8
Average number of tracks per gCell 6.00  on layer (9)    M9
Average number of tracks per gCell 0.15  on layer (10)   MRDL
Number of gCells = 17069420
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:23 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[End of Build Congestion Map] Stage (MB): Used  220  Alloctr  224  Proc    0 
[End of Build Congestion Map] Total (MB): Used 1552  Alloctr 1563  Proc 16361 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used 1552  Alloctr 1563  Proc 16361 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:36 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:37
[End of Build Data] Stage (MB): Used  651  Alloctr  654  Proc    0 
[End of Build Data] Total (MB): Used 1552  Alloctr 1563  Proc 16361 
Number of partitions: 9 (3 x 3)
Size of partitions: 448 gCells x 448 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:55 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:01 usr=0:00:55 total=0:00:57
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used 1728  Alloctr 1739  Proc 16361 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 81 (9 x 9)
Size of partitions: 160 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
20% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:18
30% of nets complete Elapsed cpu time: 0:00:25 Elapsed real time: 0:00:24
40% of nets complete Elapsed cpu time: 0:00:32 Elapsed real time: 0:00:31
50% of nets complete Elapsed cpu time: 0:00:38 Elapsed real time: 0:00:37
60% of nets complete Elapsed cpu time: 0:00:46 Elapsed real time: 0:00:46
70% of nets complete Elapsed cpu time: 0:01:01 Elapsed real time: 0:01:00
80% of nets complete Elapsed cpu time: 0:01:17 Elapsed real time: 0:01:16
90% of nets complete Elapsed cpu time: 0:01:32 Elapsed real time: 0:01:30
[rtAllBotParts] Elapsed real time: 0:02:21 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:03 usr=0:02:20 total=0:02:24
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:02:21 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:04 usr=0:02:20 total=0:02:24
[End of Initial Routing] Stage (MB): Used  336  Alloctr  338  Proc    0 
[End of Initial Routing] Total (MB): Used 2065  Alloctr 2078  Proc 16361 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow = 25874 Max = 7 GRCs = 45095 (1.32%)
Initial. H routing: Overflow = 16690 Max = 6 (GRCs =  5) GRCs = 31320 (1.83%)
Initial. V routing: Overflow =  9183 Max = 7 (GRCs =  2) GRCs = 13775 (0.81%)
Initial. M1         Overflow =  4268 Max = 2 (GRCs = 32) GRCs =  5462 (0.32%)
Initial. M2         Overflow =  8490 Max = 7 (GRCs =  2) GRCs = 11508 (0.67%)
Initial. M3         Overflow = 12404 Max = 6 (GRCs =  5) GRCs = 25774 (1.51%)
Initial. M4         Overflow =   692 Max = 3 (GRCs =  1) GRCs =  2267 (0.13%)
Initial. M5         Overflow =    18 Max = 1 (GRCs = 84) GRCs =    84 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4617748.46
Initial. Layer M1 wire length = 34830.59
Initial. Layer M2 wire length = 658887.96
Initial. Layer M3 wire length = 1686738.63
Initial. Layer M4 wire length = 1237239.18
Initial. Layer M5 wire length = 542435.95
Initial. Layer M6 wire length = 347417.43
Initial. Layer M7 wire length = 91528.31
Initial. Layer M8 wire length = 17686.64
Initial. Layer M9 wire length = 983.77
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4186289
Initial. Via VIA1_Base count = 1665973
Initial. Via VIA2_Base count = 1825894
Initial. Via VIA3_34SQ count = 626256
Initial. Via VIA4SQ count = 51802
Initial. Via VIA5SQ_C count = 13778
Initial. Via VIA67SQ_C count = 1972
Initial. Via VIA78SQ count = 561
Initial. Via VIA89_Base count = 53
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 13:48:48 2025
Number of partitions: 81 (9 x 9)
Size of partitions: 160 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:35 Elapsed real time: 0:00:33
20% of nets complete Elapsed cpu time: 0:00:37 Elapsed real time: 0:00:35
30% of nets complete Elapsed cpu time: 0:00:39 Elapsed real time: 0:00:38
40% of nets complete Elapsed cpu time: 0:00:42 Elapsed real time: 0:00:40
50% of nets complete Elapsed cpu time: 0:00:44 Elapsed real time: 0:00:43
60% of nets complete Elapsed cpu time: 0:00:47 Elapsed real time: 0:00:45
70% of nets complete Elapsed cpu time: 0:00:50 Elapsed real time: 0:00:48
80% of nets complete Elapsed cpu time: 0:00:52 Elapsed real time: 0:00:50
90% of nets complete Elapsed cpu time: 0:00:54 Elapsed real time: 0:00:53
[rtAllParts] Elapsed real time: 0:00:57 
[rtAllParts] Elapsed cpu  time: sys=0:00:02 usr=0:00:57 total=0:00:59
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:57 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:57 total=0:00:59
[End of Phase1 Routing] Stage (MB): Used   20  Alloctr   25  Proc    0 
[End of Phase1 Routing] Total (MB): Used 2086  Alloctr 2103  Proc 16361 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow = 10178 Max = 7 GRCs = 12920 (0.38%)
phase1. H routing: Overflow =  4339 Max = 6 (GRCs =   2) GRCs =  6149 (0.36%)
phase1. V routing: Overflow =  5838 Max = 7 (GRCs =   3) GRCs =  6771 (0.40%)
phase1. M1         Overflow =  2325 Max = 2 (GRCs =  16) GRCs =  3560 (0.21%)
phase1. M2         Overflow =  5788 Max = 7 (GRCs =   3) GRCs =  6480 (0.38%)
phase1. M3         Overflow =  2013 Max = 6 (GRCs =   2) GRCs =  2587 (0.15%)
phase1. M4         Overflow =    50 Max = 1 (GRCs = 291) GRCs =   291 (0.02%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4629677.34
phase1. Layer M1 wire length = 35484.53
phase1. Layer M2 wire length = 652743.06
phase1. Layer M3 wire length = 1633204.88
phase1. Layer M4 wire length = 1234968.82
phase1. Layer M5 wire length = 594945.43
phase1. Layer M6 wire length = 363866.20
phase1. Layer M7 wire length = 94868.92
phase1. Layer M8 wire length = 18544.06
phase1. Layer M9 wire length = 1051.44
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4223500
phase1. Via VIA1_Base count = 1666519
phase1. Via VIA2_Base count = 1822035
phase1. Via VIA3_34SQ count = 648169
phase1. Via VIA4SQ count = 68517
phase1. Via VIA5SQ_C count = 15325
phase1. Via VIA67SQ_C count = 2268
phase1. Via VIA78SQ count = 608
phase1. Via VIA89_Base count = 59
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 13:49:46 2025
Number of partitions: 81 (9 x 9)
Size of partitions: 160 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:21 Elapsed real time: 0:00:20
20% of nets complete Elapsed cpu time: 0:00:23 Elapsed real time: 0:00:22
30% of nets complete Elapsed cpu time: 0:00:25 Elapsed real time: 0:00:24
40% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:26
50% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:28
60% of nets complete Elapsed cpu time: 0:00:31 Elapsed real time: 0:00:31
70% of nets complete Elapsed cpu time: 0:00:34 Elapsed real time: 0:00:33
80% of nets complete Elapsed cpu time: 0:00:36 Elapsed real time: 0:00:35
90% of nets complete Elapsed cpu time: 0:00:39 Elapsed real time: 0:00:37
[rtAllParts] Elapsed real time: 0:00:42 
[rtAllParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:42 total=0:00:43
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:42 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:42 total=0:00:43
[End of Phase2 Routing] Stage (MB): Used   12  Alloctr   14  Proc    0 
[End of Phase2 Routing] Total (MB): Used 2098  Alloctr 2118  Proc 16361 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase2. Both Dirs: Overflow =  9601 Max = 8 GRCs = 11761 (0.34%)
phase2. H routing: Overflow =  3665 Max = 6 (GRCs =   1) GRCs =  5246 (0.31%)
phase2. V routing: Overflow =  5935 Max = 8 (GRCs =   2) GRCs =  6515 (0.38%)
phase2. M1         Overflow =  1950 Max = 3 (GRCs =   1) GRCs =  3188 (0.19%)
phase2. M2         Overflow =  5895 Max = 8 (GRCs =   2) GRCs =  6308 (0.37%)
phase2. M3         Overflow =  1715 Max = 6 (GRCs =   1) GRCs =  2058 (0.12%)
phase2. M4         Overflow =    40 Max = 1 (GRCs = 207) GRCs =   207 (0.01%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4630669.46
phase2. Layer M1 wire length = 35418.45
phase2. Layer M2 wire length = 652417.02
phase2. Layer M3 wire length = 1631624.36
phase2. Layer M4 wire length = 1235482.42
phase2. Layer M5 wire length = 596767.50
phase2. Layer M6 wire length = 364139.79
phase2. Layer M7 wire length = 95167.91
phase2. Layer M8 wire length = 18561.32
phase2. Layer M9 wire length = 1090.68
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4226590
phase2. Via VIA1_Base count = 1666451
phase2. Via VIA2_Base count = 1822493
phase2. Via VIA3_34SQ count = 649493
phase2. Via VIA4SQ count = 69637
phase2. Via VIA5SQ_C count = 15501
phase2. Via VIA67SQ_C count = 2340
phase2. Via VIA78SQ count = 612
phase2. Via VIA89_Base count = 63
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 13:50:28 2025
Number of partitions: 81 (9 x 9)
Size of partitions: 160 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:27 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:28
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:27 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:28
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used 2098  Alloctr 2118  Proc 16361 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase3. Both Dirs: Overflow =  9250 Max = 8 GRCs = 11365 (0.33%)
phase3. H routing: Overflow =  3525 Max = 6 (GRCs =   1) GRCs =  5057 (0.30%)
phase3. V routing: Overflow =  5725 Max = 8 (GRCs =   2) GRCs =  6308 (0.37%)
phase3. M1         Overflow =  1881 Max = 3 (GRCs =   1) GRCs =  3122 (0.18%)
phase3. M2         Overflow =  5686 Max = 8 (GRCs =   2) GRCs =  6114 (0.36%)
phase3. M3         Overflow =  1643 Max = 6 (GRCs =   1) GRCs =  1932 (0.11%)
phase3. M4         Overflow =    39 Max = 1 (GRCs = 194) GRCs =   194 (0.01%)
phase3. M5         Overflow =     0 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 4630848.20
phase3. Layer M1 wire length = 35394.69
phase3. Layer M2 wire length = 652333.52
phase3. Layer M3 wire length = 1631516.57
phase3. Layer M4 wire length = 1235536.00
phase3. Layer M5 wire length = 596975.81
phase3. Layer M6 wire length = 364157.72
phase3. Layer M7 wire length = 95244.95
phase3. Layer M8 wire length = 18598.24
phase3. Layer M9 wire length = 1090.68
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4227315
phase3. Via VIA1_Base count = 1666424
phase3. Via VIA2_Base count = 1822567
phase3. Via VIA3_34SQ count = 649801
phase3. Via VIA4SQ count = 69935
phase3. Via VIA5SQ_C count = 15545
phase3. Via VIA67SQ_C count = 2366
phase3. Via VIA78SQ count = 614
phase3. Via VIA89_Base count = 63
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:06:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:11 usr=0:06:02 total=0:06:13
[End of Whole Chip Routing] Stage (MB): Used 1197  Alloctr 1209  Proc    0 
[End of Whole Chip Routing] Total (MB): Used 2098  Alloctr 2118  Proc 16361 

Congestion utilization per direction:
Average vertical track utilization   = 15.37 %
Peak    vertical track utilization   = 107.14 %
Average horizontal track utilization = 12.62 %
Peak    horizontal track utilization = 80.95 %

[End of Global Routing] Elapsed real time: 0:06:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:11 usr=0:06:06 total=0:06:17
[End of Global Routing] Stage (MB): Used 1025  Alloctr 1035  Proc    0 
[End of Global Routing] Total (MB): Used 1927  Alloctr 1944  Proc 16361 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -102  Alloctr -102  Proc    0 
[End of dbOut] Total (MB): Used 1251  Alloctr 1259  Proc 16361 
[ECO: GR] Elapsed real time: 0:06:38 
[ECO: GR] Elapsed cpu  time: sys=0:00:11 usr=0:06:35 total=0:06:47
[ECO: GR] Stage (MB): Used  432  Alloctr  435  Proc    0 
[ECO: GR] Total (MB): Used 1251  Alloctr 1259  Proc 16361 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:34 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:01 usr=0:00:34 total=0:00:36
[Track Assign: TA init] Stage (MB): Used  396  Alloctr  400  Proc    0 
[Track Assign: TA init] Total (MB): Used 1603  Alloctr 1615  Proc 16361 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/22       
Routed partition 2/22       
Routed partition 3/22       
Routed partition 4/22       
Routed partition 5/22       
Routed partition 6/22       
Routed partition 7/22       
Routed partition 8/22       
Routed partition 9/22       
Routed partition 10/22      
Routed partition 11/22      
Routed partition 12/22      
Routed partition 13/22      
Routed partition 14/22      
Routed partition 15/22      
Routed partition 16/22      
Routed partition 17/22      
Routed partition 18/22      
Routed partition 19/22      
Routed partition 20/22      
Routed partition 21/22      
Routed partition 22/22      

Assign Vertical partitions, iteration 0 
Routed partition 1/22       
Routed partition 2/22       
Routed partition 3/22       
Routed partition 4/22       
Routed partition 5/22       
Routed partition 6/22       
Routed partition 7/22       
Routed partition 8/22       
Routed partition 9/22       
Routed partition 10/22      
Routed partition 11/22      
Routed partition 12/22      
Routed partition 13/22      
Routed partition 14/22      
Routed partition 15/22      
Routed partition 16/22      
Routed partition 17/22      
Routed partition 18/22      
Routed partition 19/22      
Routed partition 20/22      
Routed partition 21/22      
Routed partition 22/22      

Number of wires with overlap after iteration 0 = 1911951 of 5994406


[Track Assign: Iteration 0] Elapsed real time: 0:04:15 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:08 usr=0:04:14 total=0:04:23
[Track Assign: Iteration 0] Stage (MB): Used  471  Alloctr  527  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used 1678  Alloctr 1743  Proc 16361 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/22       
Routed partition 2/22       
Routed partition 3/22       
Routed partition 4/22       
Routed partition 5/22       
Routed partition 6/22       
Routed partition 7/22       
Routed partition 8/22       
Routed partition 9/22       
Routed partition 10/22      
Routed partition 11/22      
Routed partition 12/22      
Routed partition 13/22      
Routed partition 14/22      
Routed partition 15/22      
Routed partition 16/22      
Routed partition 17/22      
Routed partition 18/22      
Routed partition 19/22      
Routed partition 20/22      
Routed partition 21/22      
Routed partition 22/22      

Assign Vertical partitions, iteration 1 
Routed partition 1/22       
Routed partition 2/22       
Routed partition 3/22       
Routed partition 4/22       
Routed partition 5/22       
Routed partition 6/22       
Routed partition 7/22       
Routed partition 8/22       
Routed partition 9/22       
Routed partition 10/22      
Routed partition 11/22      
Routed partition 12/22      
Routed partition 13/22      
Routed partition 14/22      
Routed partition 15/22      
Routed partition 16/22      
Routed partition 17/22      
Routed partition 18/22      
Routed partition 19/22      
Routed partition 20/22      
Routed partition 21/22      
Routed partition 22/22      

[Track Assign: Iteration 1] Elapsed real time: 0:08:37 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:16 usr=0:08:34 total=0:08:51
[Track Assign: Iteration 1] Stage (MB): Used  476  Alloctr  532  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used 1683  Alloctr 1748  Proc 16361 

Number of wires with overlap after iteration 1 = 595749 of 4300007


Wire length and via report:
---------------------------
Number of M1 wires: 67855                 : 0
Number of M2 wires: 1850106              VIA1_Base: 1754634
Number of M3 wires: 1797327              VIA2_Base: 2328293
Number of M4 wires: 527094               VIA3_34SQ: 842382
Number of M5 wires: 46122                VIA4SQ: 80214
Number of M6 wires: 9707                 VIA5SQ_C: 17911
Number of M7 wires: 1411                 VIA67SQ_C: 2525
Number of M8 wires: 352                  VIA78SQ: 648
Number of M9 wires: 33           VIA89_Base: 65
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4300007           vias: 5026672

Total M1 wire length: 24950.2
Total M2 wire length: 657962.8
Total M3 wire length: 1694965.0
Total M4 wire length: 1267003.2
Total M5 wire length: 629971.9
Total M6 wire length: 373723.1
Total M7 wire length: 96211.7
Total M8 wire length: 18680.8
Total M9 wire length: 1081.6
Total MRDL wire length: 0.0
Total wire length: 4764550.5

Longest M1 wire length: 151.7
Longest M2 wire length: 379.0
Longest M3 wire length: 762.0
Longest M4 wire length: 281.4
Longest M5 wire length: 769.1
Longest M6 wire length: 343.9
Longest M7 wire length: 769.7
Longest M8 wire length: 347.1
Longest M9 wire length: 88.2
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:09:46 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:18 usr=0:09:42 total=0:10:01
[Track Assign: Done] Stage (MB): Used   36  Alloctr   43  Proc    0 
[Track Assign: Done] Total (MB): Used 1243  Alloctr 1259  Proc 16361 
[ECO: CDR] Elapsed real time: 0:17:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:32 usr=0:16:54 total=0:17:27
[ECO: CDR] Stage (MB): Used 1240  Alloctr 1255  Proc    0 
[ECO: CDR] Total (MB): Used 1243  Alloctr 1259  Proc 16361 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 562736, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  463/17161 Partitions, Violations =      124
Routed  464/17161 Partitions, Violations =      124
Routed  465/17161 Partitions, Violations =      242
Routed  466/17161 Partitions, Violations =      275
Routed  467/17161 Partitions, Violations =      275
Routed  468/17161 Partitions, Violations =      396
Routed  510/17161 Partitions, Violations =      3878
Routed  595/17161 Partitions, Violations =      10825
Routed  680/17161 Partitions, Violations =      18935
Routed  765/17161 Partitions, Violations =      25696
Routed  850/17161 Partitions, Violations =      32551
Routed  935/17161 Partitions, Violations =      37849
Routed  1020/17161 Partitions, Violations =     43458
Routed  1105/17161 Partitions, Violations =     48719
Routed  1190/17161 Partitions, Violations =     54974
Routed  1275/17161 Partitions, Violations =     60984
Routed  1360/17161 Partitions, Violations =     66614
Routed  1445/17161 Partitions, Violations =     72170
Routed  1530/17161 Partitions, Violations =     77608
Routed  1615/17161 Partitions, Violations =     83034
Routed  1700/17161 Partitions, Violations =     88331
Routed  1785/17161 Partitions, Violations =     93716
Routed  1870/17161 Partitions, Violations =     98706
Routed  1955/17161 Partitions, Violations =     103918
Routed  2040/17161 Partitions, Violations =     110543
Routed  2125/17161 Partitions, Violations =     115570
Routed  2210/17161 Partitions, Violations =     120643
Routed  2295/17161 Partitions, Violations =     124919
Routed  2380/17161 Partitions, Violations =     129003
Routed  2465/17161 Partitions, Violations =     133620
Routed  2550/17161 Partitions, Violations =     138729
Routed  2635/17161 Partitions, Violations =     144080
Routed  2720/17161 Partitions, Violations =     148167
Routed  2805/17161 Partitions, Violations =     152901
Routed  2890/17161 Partitions, Violations =     155239
Routed  2975/17161 Partitions, Violations =     158773
Routed  3060/17161 Partitions, Violations =     163709
Routed  3145/17161 Partitions, Violations =     170662
Routed  3230/17161 Partitions, Violations =     176987
Routed  3315/17161 Partitions, Violations =     182445
Routed  3400/17161 Partitions, Violations =     188665
Routed  3485/17161 Partitions, Violations =     194705
Routed  3570/17161 Partitions, Violations =     196733
Routed  3655/17161 Partitions, Violations =     197421
Routed  3740/17161 Partitions, Violations =     203430
Routed  3825/17161 Partitions, Violations =     206558
Routed  3910/17161 Partitions, Violations =     212140
Routed  3995/17161 Partitions, Violations =     218457
Routed  4080/17161 Partitions, Violations =     220667
Routed  4165/17161 Partitions, Violations =     225851
Routed  4250/17161 Partitions, Violations =     230698
Routed  4335/17161 Partitions, Violations =     235688
Routed  4420/17161 Partitions, Violations =     241031
Routed  4505/17161 Partitions, Violations =     244180
Routed  4590/17161 Partitions, Violations =     249557
Routed  4675/17161 Partitions, Violations =     255578
Routed  4760/17161 Partitions, Violations =     261539
Routed  4845/17161 Partitions, Violations =     266072
Routed  4930/17161 Partitions, Violations =     266261
Routed  5015/17161 Partitions, Violations =     269214
Routed  5100/17161 Partitions, Violations =     273586
Routed  5185/17161 Partitions, Violations =     278845
Routed  5270/17161 Partitions, Violations =     285142
Routed  5355/17161 Partitions, Violations =     290827
Routed  5440/17161 Partitions, Violations =     293928
Routed  5525/17161 Partitions, Violations =     297943
Routed  5610/17161 Partitions, Violations =     303431
Routed  5695/17161 Partitions, Violations =     305719
Routed  5780/17161 Partitions, Violations =     311091
Routed  5865/17161 Partitions, Violations =     315125
Routed  5950/17161 Partitions, Violations =     316946
Routed  6035/17161 Partitions, Violations =     322091
Routed  6120/17161 Partitions, Violations =     326267
Routed  6205/17161 Partitions, Violations =     327921
Routed  6290/17161 Partitions, Violations =     331050
Routed  6375/17161 Partitions, Violations =     334137
Routed  6460/17161 Partitions, Violations =     338500
Routed  6545/17161 Partitions, Violations =     342909
Routed  6630/17161 Partitions, Violations =     343065
Routed  6715/17161 Partitions, Violations =     344552
Routed  6800/17161 Partitions, Violations =     346652
Routed  6885/17161 Partitions, Violations =     351954
Routed  6970/17161 Partitions, Violations =     357551
Routed  7055/17161 Partitions, Violations =     360655
Routed  7140/17161 Partitions, Violations =     365981
Routed  7225/17161 Partitions, Violations =     370077
Routed  7310/17161 Partitions, Violations =     370102
Routed  7395/17161 Partitions, Violations =     370256
Routed  7480/17161 Partitions, Violations =     372846
Routed  7565/17161 Partitions, Violations =     378906
Routed  7650/17161 Partitions, Violations =     385332
Routed  7735/17161 Partitions, Violations =     390039
Routed  7820/17161 Partitions, Violations =     394355
Routed  7905/17161 Partitions, Violations =     397253
Routed  7990/17161 Partitions, Violations =     402054
Routed  8075/17161 Partitions, Violations =     406157
Routed  8160/17161 Partitions, Violations =     410757
Routed  8245/17161 Partitions, Violations =     416171
Routed  8330/17161 Partitions, Violations =     421966
Routed  8415/17161 Partitions, Violations =     427253
Routed  8500/17161 Partitions, Violations =     432206
Routed  8585/17161 Partitions, Violations =     436645
Routed  8670/17161 Partitions, Violations =     441674
Routed  8755/17161 Partitions, Violations =     445614
Routed  8840/17161 Partitions, Violations =     446065
Routed  8925/17161 Partitions, Violations =     448965
Routed  9010/17161 Partitions, Violations =     449140
Routed  9095/17161 Partitions, Violations =     451733
Routed  9180/17161 Partitions, Violations =     453372
Routed  9265/17161 Partitions, Violations =     453507
Routed  9350/17161 Partitions, Violations =     454624
Routed  9435/17161 Partitions, Violations =     456681
Routed  9520/17161 Partitions, Violations =     460664
Routed  9605/17161 Partitions, Violations =     464658
Routed  9690/17161 Partitions, Violations =     470284
Routed  9775/17161 Partitions, Violations =     474949
Routed  9860/17161 Partitions, Violations =     480446
Routed  9945/17161 Partitions, Violations =     486202
Routed  10030/17161 Partitions, Violations =    491470
Routed  10115/17161 Partitions, Violations =    495432
Routed  10200/17161 Partitions, Violations =    498704
Routed  10285/17161 Partitions, Violations =    502678
Routed  10370/17161 Partitions, Violations =    504212
Routed  10455/17161 Partitions, Violations =    509038
Routed  10540/17161 Partitions, Violations =    513756
Routed  10625/17161 Partitions, Violations =    519968
Routed  10710/17161 Partitions, Violations =    524342
Routed  10795/17161 Partitions, Violations =    527792
Routed  10880/17161 Partitions, Violations =    533209
Routed  10965/17161 Partitions, Violations =    537594
Routed  11050/17161 Partitions, Violations =    541263
Routed  11135/17161 Partitions, Violations =    545565
Routed  11220/17161 Partitions, Violations =    545569
Routed  11305/17161 Partitions, Violations =    546462
Routed  11390/17161 Partitions, Violations =    548981
Routed  11475/17161 Partitions, Violations =    552037
Routed  11560/17161 Partitions, Violations =    556158
Routed  11645/17161 Partitions, Violations =    558827
Routed  11730/17161 Partitions, Violations =    561592
Routed  11815/17161 Partitions, Violations =    565442
Routed  11900/17161 Partitions, Violations =    569544
Routed  11985/17161 Partitions, Violations =    571947
Routed  12070/17161 Partitions, Violations =    575073
Routed  12155/17161 Partitions, Violations =    576459
Routed  12240/17161 Partitions, Violations =    578415
Routed  12325/17161 Partitions, Violations =    579334
Routed  12410/17161 Partitions, Violations =    580451
Routed  12495/17161 Partitions, Violations =    583398
Routed  12580/17161 Partitions, Violations =    587754
Routed  12665/17161 Partitions, Violations =    593491
Routed  12750/17161 Partitions, Violations =    599576
Routed  12835/17161 Partitions, Violations =    604133
Routed  12920/17161 Partitions, Violations =    606605
Routed  13005/17161 Partitions, Violations =    609831
Routed  13090/17161 Partitions, Violations =    615373
Routed  13175/17161 Partitions, Violations =    618902
Routed  13260/17161 Partitions, Violations =    622221
Routed  13345/17161 Partitions, Violations =    625320
Routed  13430/17161 Partitions, Violations =    627483
Routed  13515/17161 Partitions, Violations =    629942
Routed  13600/17161 Partitions, Violations =    632271
Routed  13685/17161 Partitions, Violations =    634216
Routed  13770/17161 Partitions, Violations =    636552
Routed  13855/17161 Partitions, Violations =    638684
Routed  13940/17161 Partitions, Violations =    640602
Routed  14025/17161 Partitions, Violations =    643222
Routed  14110/17161 Partitions, Violations =    644583
Routed  14195/17161 Partitions, Violations =    646666
Routed  14280/17161 Partitions, Violations =    647752
Routed  14365/17161 Partitions, Violations =    649539
Routed  14450/17161 Partitions, Violations =    650945
Routed  14535/17161 Partitions, Violations =    652703
Routed  14620/17161 Partitions, Violations =    655440
Routed  14705/17161 Partitions, Violations =    656951
Routed  14790/17161 Partitions, Violations =    658611
Routed  14875/17161 Partitions, Violations =    660279
Routed  14960/17161 Partitions, Violations =    662897
Routed  15045/17161 Partitions, Violations =    664666
Routed  15130/17161 Partitions, Violations =    666015
Routed  15215/17161 Partitions, Violations =    667285
Routed  15300/17161 Partitions, Violations =    668631
Routed  15385/17161 Partitions, Violations =    670201
Routed  15470/17161 Partitions, Violations =    671739
Routed  15555/17161 Partitions, Violations =    673379
Routed  15640/17161 Partitions, Violations =    675481
Routed  15725/17161 Partitions, Violations =    677141
Routed  15810/17161 Partitions, Violations =    679071
Routed  15895/17161 Partitions, Violations =    680356
Routed  15980/17161 Partitions, Violations =    682215
Routed  16065/17161 Partitions, Violations =    683678
Routed  16150/17161 Partitions, Violations =    685335
Routed  16235/17161 Partitions, Violations =    686896
Routed  16320/17161 Partitions, Violations =    687873
Routed  16405/17161 Partitions, Violations =    689019
Routed  16490/17161 Partitions, Violations =    690112
Routed  16575/17161 Partitions, Violations =    691216
Routed  16660/17161 Partitions, Violations =    692432
Routed  16745/17161 Partitions, Violations =    693906
Routed  16830/17161 Partitions, Violations =    695293
Routed  16915/17161 Partitions, Violations =    696388
Routed  17000/17161 Partitions, Violations =    697242
Routed  17085/17161 Partitions, Violations =    697991

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      698833
        Diff net spacing : 6319
        Diff net via-cut spacing : 27386
        Edge-line via spacing : 266
        End of line enclosure : 97676
        Less than minimum area : 2689
        Less than minimum edge length : 72
        Less than minimum enclosed area : 62
        Less than minimum width : 693
        Non-preferred direction route : 494915
        Off-grid : 39433
        Same net spacing : 732
        Same net via-cut spacing : 8997
        Short : 19593

[Iter 0] Elapsed real time: 9:33:33 
[Iter 0] Elapsed cpu  time: sys=0:12:24 usr=9:20:04 total=9:32:29
[Iter 0] Stage (MB): Used  470  Alloctr  473  Proc    0 
[Iter 0] Total (MB): Used 1713  Alloctr 1732  Proc 16361 

End DR iteration 0 with 17161 parts

Start DR iteration 1: uniform partition
Routed  633/17161 Partitions, Violations =      698822
Routed  634/17161 Partitions, Violations =      698822
Routed  635/17161 Partitions, Violations =      698820
Routed  636/17161 Partitions, Violations =      698811
Routed  637/17161 Partitions, Violations =      698811
Routed  638/17161 Partitions, Violations =      698811
Routed  639/17161 Partitions, Violations =      698800
Routed  640/17161 Partitions, Violations =      698792
Routed  680/17161 Partitions, Violations =      698553
Routed  765/17161 Partitions, Violations =      698139
Routed  850/17161 Partitions, Violations =      697829
Routed  935/17161 Partitions, Violations =      697373
Routed  1020/17161 Partitions, Violations =     696995
Routed  1105/17161 Partitions, Violations =     696598
Routed  1190/17161 Partitions, Violations =     696135
Routed  1275/17161 Partitions, Violations =     695729
Routed  1360/17161 Partitions, Violations =     695329
Routed  1445/17161 Partitions, Violations =     694782
Routed  1530/17161 Partitions, Violations =     694339
Routed  1615/17161 Partitions, Violations =     693877
Routed  1700/17161 Partitions, Violations =     693372
Routed  1785/17161 Partitions, Violations =     692951
Routed  1870/17161 Partitions, Violations =     692481
Routed  1955/17161 Partitions, Violations =     692095
Routed  2040/17161 Partitions, Violations =     691614
Routed  2125/17161 Partitions, Violations =     691220
Routed  2210/17161 Partitions, Violations =     690724
Routed  2295/17161 Partitions, Violations =     690341
Routed  2380/17161 Partitions, Violations =     689659
Routed  2465/17161 Partitions, Violations =     689169
Routed  2550/17161 Partitions, Violations =     688772
Routed  2635/17161 Partitions, Violations =     688186
Routed  2720/17161 Partitions, Violations =     687608
Routed  2805/17161 Partitions, Violations =     687004
Routed  2890/17161 Partitions, Violations =     686669
Routed  2975/17161 Partitions, Violations =     686362
Routed  3060/17161 Partitions, Violations =     685890
Routed  3145/17161 Partitions, Violations =     685434
Routed  3230/17161 Partitions, Violations =     685046
Routed  3315/17161 Partitions, Violations =     684630
Routed  3400/17161 Partitions, Violations =     684505
Routed  3485/17161 Partitions, Violations =     683998
Routed  3570/17161 Partitions, Violations =     683753
Routed  3655/17161 Partitions, Violations =     683241
Routed  3740/17161 Partitions, Violations =     682619
Routed  3825/17161 Partitions, Violations =     682148
Routed  3910/17161 Partitions, Violations =     681549
Routed  3995/17161 Partitions, Violations =     681034
Routed  4080/17161 Partitions, Violations =     680418
Routed  4165/17161 Partitions, Violations =     680018
Routed  4250/17161 Partitions, Violations =     679592
Routed  4335/17161 Partitions, Violations =     679429
Routed  4420/17161 Partitions, Violations =     679050
Routed  4505/17161 Partitions, Violations =     678687
Routed  4590/17161 Partitions, Violations =     678375
Routed  4675/17161 Partitions, Violations =     677893
Routed  4760/17161 Partitions, Violations =     677680
Routed  4845/17161 Partitions, Violations =     677178
Routed  4930/17161 Partitions, Violations =     677135
Routed  5015/17161 Partitions, Violations =     677129
Routed  5100/17161 Partitions, Violations =     676634
Routed  5185/17161 Partitions, Violations =     676217
Routed  5270/17161 Partitions, Violations =     675912
Routed  5355/17161 Partitions, Violations =     675380
Routed  5440/17161 Partitions, Violations =     675009
Routed  5525/17161 Partitions, Violations =     674601
Routed  5610/17161 Partitions, Violations =     674172
Routed  5695/17161 Partitions, Violations =     673920
Routed  5780/17161 Partitions, Violations =     673566
Routed  5865/17161 Partitions, Violations =     673120
Routed  5950/17161 Partitions, Violations =     672820
Routed  6035/17161 Partitions, Violations =     672410
Routed  6120/17161 Partitions, Violations =     672031
Routed  6205/17161 Partitions, Violations =     672030
Routed  6290/17161 Partitions, Violations =     671862
Routed  6375/17161 Partitions, Violations =     671598
Routed  6460/17161 Partitions, Violations =     671451
Routed  6545/17161 Partitions, Violations =     670931
Routed  6630/17161 Partitions, Violations =     670463
Routed  6715/17161 Partitions, Violations =     670221
Routed  6800/17161 Partitions, Violations =     669952
Routed  6885/17161 Partitions, Violations =     669813
Routed  6970/17161 Partitions, Violations =     669523
Routed  7055/17161 Partitions, Violations =     669008
Routed  7140/17161 Partitions, Violations =     668476
Routed  7225/17161 Partitions, Violations =     667948
Routed  7310/17161 Partitions, Violations =     667278
Routed  7395/17161 Partitions, Violations =     666732
Routed  7480/17161 Partitions, Violations =     666285
Routed  7565/17161 Partitions, Violations =     665827
Routed  7650/17161 Partitions, Violations =     665272
Routed  7735/17161 Partitions, Violations =     664811
Routed  7820/17161 Partitions, Violations =     664224
Routed  7905/17161 Partitions, Violations =     663743
Routed  7990/17161 Partitions, Violations =     663580
Routed  8075/17161 Partitions, Violations =     663526
Routed  8160/17161 Partitions, Violations =     663021
Routed  8245/17161 Partitions, Violations =     662437
Routed  8330/17161 Partitions, Violations =     662038
Routed  8415/17161 Partitions, Violations =     661452
Routed  8500/17161 Partitions, Violations =     661030
Routed  8585/17161 Partitions, Violations =     660555
Routed  8670/17161 Partitions, Violations =     660213
Routed  8755/17161 Partitions, Violations =     660060
Routed  8840/17161 Partitions, Violations =     659480
Routed  8925/17161 Partitions, Violations =     659103
Routed  9010/17161 Partitions, Violations =     659056
Routed  9095/17161 Partitions, Violations =     659000
Routed  9180/17161 Partitions, Violations =     658942
Routed  9265/17161 Partitions, Violations =     658905
Routed  9350/17161 Partitions, Violations =     658643
Routed  9435/17161 Partitions, Violations =     658131
Routed  9520/17161 Partitions, Violations =     657639
Routed  9605/17161 Partitions, Violations =     657082
Routed  9690/17161 Partitions, Violations =     656639
Routed  9775/17161 Partitions, Violations =     656109
Routed  9860/17161 Partitions, Violations =     655676
Routed  9945/17161 Partitions, Violations =     655197
Routed  10030/17161 Partitions, Violations =    654782
Routed  10115/17161 Partitions, Violations =    654384
Routed  10200/17161 Partitions, Violations =    653786
Routed  10285/17161 Partitions, Violations =    653509
Routed  10370/17161 Partitions, Violations =    653254
Routed  10455/17161 Partitions, Violations =    652691
Routed  10540/17161 Partitions, Violations =    652188
Routed  10625/17161 Partitions, Violations =    651582
Routed  10710/17161 Partitions, Violations =    651143
Routed  10795/17161 Partitions, Violations =    650769
Routed  10880/17161 Partitions, Violations =    650166
Routed  10965/17161 Partitions, Violations =    649591
Routed  11050/17161 Partitions, Violations =    649237
Routed  11135/17161 Partitions, Violations =    648966
Routed  11220/17161 Partitions, Violations =    648965
Routed  11305/17161 Partitions, Violations =    648950
Routed  11390/17161 Partitions, Violations =    648919
Routed  11475/17161 Partitions, Violations =    648614
Routed  11560/17161 Partitions, Violations =    648363
Routed  11645/17161 Partitions, Violations =    648185
Routed  11730/17161 Partitions, Violations =    647741
Routed  11815/17161 Partitions, Violations =    647133
Routed  11900/17161 Partitions, Violations =    646477
Routed  11985/17161 Partitions, Violations =    646034
Routed  12070/17161 Partitions, Violations =    645844
Routed  12155/17161 Partitions, Violations =    645430
Routed  12240/17161 Partitions, Violations =    645088
Routed  12325/17161 Partitions, Violations =    644857
Routed  12410/17161 Partitions, Violations =    644334
Routed  12495/17161 Partitions, Violations =    643792
Routed  12580/17161 Partitions, Violations =    643288
Routed  12665/17161 Partitions, Violations =    642671
Routed  12750/17161 Partitions, Violations =    642235
Routed  12835/17161 Partitions, Violations =    641717
Routed  12920/17161 Partitions, Violations =    641191
Routed  13005/17161 Partitions, Violations =    640752
Routed  13090/17161 Partitions, Violations =    640355
Routed  13175/17161 Partitions, Violations =    640082
Routed  13260/17161 Partitions, Violations =    639777
Routed  13345/17161 Partitions, Violations =    639423
Routed  13430/17161 Partitions, Violations =    638665
Routed  13515/17161 Partitions, Violations =    638318
Routed  13600/17161 Partitions, Violations =    638148
Routed  13685/17161 Partitions, Violations =    637645
Routed  13770/17161 Partitions, Violations =    636877
Routed  13855/17161 Partitions, Violations =    636379
Routed  13940/17161 Partitions, Violations =    635910
Routed  14025/17161 Partitions, Violations =    635599
Routed  14110/17161 Partitions, Violations =    635141
Routed  14195/17161 Partitions, Violations =    634608
Routed  14280/17161 Partitions, Violations =    634217
Routed  14365/17161 Partitions, Violations =    633824
Routed  14450/17161 Partitions, Violations =    633280
Routed  14535/17161 Partitions, Violations =    633047
Routed  14620/17161 Partitions, Violations =    632630
Routed  14705/17161 Partitions, Violations =    632150
Routed  14790/17161 Partitions, Violations =    631723
Routed  14875/17161 Partitions, Violations =    631372
Routed  14960/17161 Partitions, Violations =    631024
Routed  15045/17161 Partitions, Violations =    630387
Routed  15130/17161 Partitions, Violations =    629864
Routed  15215/17161 Partitions, Violations =    629303
Routed  15300/17161 Partitions, Violations =    628472
Routed  15385/17161 Partitions, Violations =    627760
Routed  15470/17161 Partitions, Violations =    627147
Routed  15555/17161 Partitions, Violations =    626608
Routed  15640/17161 Partitions, Violations =    626009
Routed  15725/17161 Partitions, Violations =    625358
Routed  15810/17161 Partitions, Violations =    624771
Routed  15895/17161 Partitions, Violations =    624261
Routed  15980/17161 Partitions, Violations =    623702
Routed  16065/17161 Partitions, Violations =    623118
Routed  16150/17161 Partitions, Violations =    622594
Routed  16235/17161 Partitions, Violations =    621995
Routed  16320/17161 Partitions, Violations =    621599
Routed  16405/17161 Partitions, Violations =    621177
Routed  16490/17161 Partitions, Violations =    620817
Routed  16575/17161 Partitions, Violations =    620348
Routed  16660/17161 Partitions, Violations =    619710
Routed  16745/17161 Partitions, Violations =    619294
Routed  16830/17161 Partitions, Violations =    618944
Routed  16915/17161 Partitions, Violations =    618561
Routed  17000/17161 Partitions, Violations =    618043
Routed  17085/17161 Partitions, Violations =    617458

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      616842
        Diff net spacing : 4572
        Diff net via-cut spacing : 22713
        Edge-line via spacing : 306
        End of line enclosure : 88785
        Less than minimum area : 1790
        Less than minimum edge length : 36
        Less than minimum enclosed area : 97
        Less than minimum width : 171
        Non-preferred direction route : 434787
        Off-grid : 39614
        Same net spacing : 685
        Same net via-cut spacing : 9326
        Short : 13960

[Iter 1] Elapsed real time: 13:54:55 
[Iter 1] Elapsed cpu  time: sys=0:17:42 usr=13:41:43 total=13:59:25
[Iter 1] Stage (MB): Used  459  Alloctr  475  Proc    0 
[Iter 1] Total (MB): Used 1703  Alloctr 1734  Proc 16361 

End DR iteration 1 with 17161 parts

Start DR iteration 2: uniform partition
Routed  593/17161 Partitions, Violations =      616828
Routed  594/17161 Partitions, Violations =      616821
Routed  595/17161 Partitions, Violations =      616819
Routed  596/17161 Partitions, Violations =      616812
Routed  597/17161 Partitions, Violations =      616814
Routed  598/17161 Partitions, Violations =      616814
Routed  599/17161 Partitions, Violations =      616815
Routed  600/17161 Partitions, Violations =      616817
Routed  680/17161 Partitions, Violations =      616813
Routed  765/17161 Partitions, Violations =      616683
Routed  850/17161 Partitions, Violations =      616733
Routed  935/17161 Partitions, Violations =      616733
Routed  1020/17161 Partitions, Violations =     616701
Routed  1105/17161 Partitions, Violations =     616735
Routed  1190/17161 Partitions, Violations =     616700
Routed  1275/17161 Partitions, Violations =     616722
Routed  1360/17161 Partitions, Violations =     616713
Routed  1445/17161 Partitions, Violations =     616686
Routed  1530/17161 Partitions, Violations =     616702
Routed  1615/17161 Partitions, Violations =     616776
Routed  1700/17161 Partitions, Violations =     616660
Routed  1785/17161 Partitions, Violations =     616544
Routed  1870/17161 Partitions, Violations =     616467
Routed  1955/17161 Partitions, Violations =     616531
Routed  2040/17161 Partitions, Violations =     616416
Routed  2125/17161 Partitions, Violations =     616393
Routed  2210/17161 Partitions, Violations =     616386
Routed  2295/17161 Partitions, Violations =     616370
Routed  2380/17161 Partitions, Violations =     616270
Routed  2465/17161 Partitions, Violations =     616214
Routed  2550/17161 Partitions, Violations =     616072
Routed  2635/17161 Partitions, Violations =     616011
Routed  2720/17161 Partitions, Violations =     615984
Routed  2805/17161 Partitions, Violations =     615923
Routed  2890/17161 Partitions, Violations =     615855
Routed  2975/17161 Partitions, Violations =     615787
Routed  3060/17161 Partitions, Violations =     615776
Routed  3145/17161 Partitions, Violations =     615842
Routed  3230/17161 Partitions, Violations =     615810
Routed  3315/17161 Partitions, Violations =     615729
Routed  3400/17161 Partitions, Violations =     615682
Routed  3485/17161 Partitions, Violations =     615648
Routed  3570/17161 Partitions, Violations =     615559
Routed  3655/17161 Partitions, Violations =     615560
Routed  3740/17161 Partitions, Violations =     615576
Routed  3825/17161 Partitions, Violations =     615496
Routed  3910/17161 Partitions, Violations =     615365
Routed  3995/17161 Partitions, Violations =     615219
Routed  4080/17161 Partitions, Violations =     615198
Routed  4165/17161 Partitions, Violations =     615176
Routed  4250/17161 Partitions, Violations =     615057
Routed  4335/17161 Partitions, Violations =     614999
Routed  4420/17161 Partitions, Violations =     614904
Routed  4505/17161 Partitions, Violations =     614801
Routed  4590/17161 Partitions, Violations =     614808
Routed  4675/17161 Partitions, Violations =     614821
Routed  4760/17161 Partitions, Violations =     614739
Routed  4845/17161 Partitions, Violations =     614687
Routed  4930/17161 Partitions, Violations =     614678
Routed  5015/17161 Partitions, Violations =     614690
Routed  5100/17161 Partitions, Violations =     614617
Routed  5185/17161 Partitions, Violations =     614575
Routed  5270/17161 Partitions, Violations =     614530
Routed  5355/17161 Partitions, Violations =     614506
Routed  5440/17161 Partitions, Violations =     614450
Routed  5525/17161 Partitions, Violations =     614343
Routed  5610/17161 Partitions, Violations =     614174
Routed  5695/17161 Partitions, Violations =     614124
Routed  5780/17161 Partitions, Violations =     614081
Routed  5865/17161 Partitions, Violations =     613967
Routed  5950/17161 Partitions, Violations =     613813
Routed  6035/17161 Partitions, Violations =     613763
Routed  6120/17161 Partitions, Violations =     613728
Routed  6205/17161 Partitions, Violations =     613659
Routed  6290/17161 Partitions, Violations =     613530
Routed  6375/17161 Partitions, Violations =     613442
Routed  6460/17161 Partitions, Violations =     613365
Routed  6545/17161 Partitions, Violations =     613318
Routed  6630/17161 Partitions, Violations =     613299
Routed  6715/17161 Partitions, Violations =     613334
Routed  6800/17161 Partitions, Violations =     613204
Routed  6885/17161 Partitions, Violations =     613041
Routed  6970/17161 Partitions, Violations =     612988
Routed  7055/17161 Partitions, Violations =     612952
Routed  7140/17161 Partitions, Violations =     612877
Routed  7225/17161 Partitions, Violations =     612750
Routed  7310/17161 Partitions, Violations =     612656
Routed  7395/17161 Partitions, Violations =     612631
Routed  7480/17161 Partitions, Violations =     612509
Routed  7565/17161 Partitions, Violations =     612334
Routed  7650/17161 Partitions, Violations =     612229
Routed  7735/17161 Partitions, Violations =     612142
Routed  7820/17161 Partitions, Violations =     611979
Routed  7905/17161 Partitions, Violations =     611882
Routed  7990/17161 Partitions, Violations =     611767
Routed  8075/17161 Partitions, Violations =     611747
Routed  8160/17161 Partitions, Violations =     611669
Routed  8245/17161 Partitions, Violations =     611698
Routed  8330/17161 Partitions, Violations =     611687
Routed  8415/17161 Partitions, Violations =     611651
Routed  8500/17161 Partitions, Violations =     611631
Routed  8585/17161 Partitions, Violations =     611600
Routed  8670/17161 Partitions, Violations =     611497
Routed  8755/17161 Partitions, Violations =     611459
Routed  8840/17161 Partitions, Violations =     611215
Routed  8925/17161 Partitions, Violations =     611192
Routed  9010/17161 Partitions, Violations =     611186
Routed  9095/17161 Partitions, Violations =     611185
Routed  9180/17161 Partitions, Violations =     611177
Routed  9265/17161 Partitions, Violations =     611099
Routed  9350/17161 Partitions, Violations =     610964
Routed  9435/17161 Partitions, Violations =     610894
Routed  9520/17161 Partitions, Violations =     610849
Routed  9605/17161 Partitions, Violations =     610684
Routed  9690/17161 Partitions, Violations =     610566
Routed  9775/17161 Partitions, Violations =     610489
Routed  9860/17161 Partitions, Violations =     610406
Routed  9945/17161 Partitions, Violations =     610309
Routed  10030/17161 Partitions, Violations =    610242
Routed  10115/17161 Partitions, Violations =    610189
Routed  10200/17161 Partitions, Violations =    610140
Routed  10285/17161 Partitions, Violations =    610043
Routed  10370/17161 Partitions, Violations =    610019
Routed  10455/17161 Partitions, Violations =    609949
Routed  10540/17161 Partitions, Violations =    609835
Routed  10625/17161 Partitions, Violations =    609733
Routed  10710/17161 Partitions, Violations =    609682
Routed  10795/17161 Partitions, Violations =    609611
Routed  10880/17161 Partitions, Violations =    609513
Routed  10965/17161 Partitions, Violations =    609473
Routed  11050/17161 Partitions, Violations =    609318
Routed  11135/17161 Partitions, Violations =    609216
Routed  11220/17161 Partitions, Violations =    609102
Routed  11305/17161 Partitions, Violations =    609184
Routed  11390/17161 Partitions, Violations =    609116
Routed  11475/17161 Partitions, Violations =    608944
Routed  11560/17161 Partitions, Violations =    608944
Routed  11645/17161 Partitions, Violations =    608944
Routed  11730/17161 Partitions, Violations =    608963
Routed  11815/17161 Partitions, Violations =    608854
Routed  11900/17161 Partitions, Violations =    608831
Routed  11985/17161 Partitions, Violations =    608783
Routed  12070/17161 Partitions, Violations =    608783
Routed  12155/17161 Partitions, Violations =    608772
Routed  12240/17161 Partitions, Violations =    608737
Routed  12325/17161 Partitions, Violations =    608864
Routed  12410/17161 Partitions, Violations =    608722
Routed  12495/17161 Partitions, Violations =    608594
Routed  12580/17161 Partitions, Violations =    608510
Routed  12665/17161 Partitions, Violations =    608421
Routed  12750/17161 Partitions, Violations =    608294
Routed  12835/17161 Partitions, Violations =    608124
Routed  12920/17161 Partitions, Violations =    607950
Routed  13005/17161 Partitions, Violations =    607862
Routed  13090/17161 Partitions, Violations =    607807
Routed  13175/17161 Partitions, Violations =    607774
Routed  13260/17161 Partitions, Violations =    607717
Routed  13345/17161 Partitions, Violations =    607696
Routed  13430/17161 Partitions, Violations =    607694
Routed  13515/17161 Partitions, Violations =    607712
Routed  13600/17161 Partitions, Violations =    607538
Routed  13685/17161 Partitions, Violations =    607272
Routed  13770/17161 Partitions, Violations =    607151
Routed  13855/17161 Partitions, Violations =    607157
Routed  13940/17161 Partitions, Violations =    607050
Routed  14025/17161 Partitions, Violations =    607003
Routed  14110/17161 Partitions, Violations =    606890
Routed  14195/17161 Partitions, Violations =    606838
Routed  14280/17161 Partitions, Violations =    606735
Routed  14365/17161 Partitions, Violations =    606669
Routed  14450/17161 Partitions, Violations =    606690
Routed  14535/17161 Partitions, Violations =    606710
Routed  14620/17161 Partitions, Violations =    606647
Routed  14705/17161 Partitions, Violations =    606579
Routed  14790/17161 Partitions, Violations =    606488
Routed  14875/17161 Partitions, Violations =    606348
Routed  14960/17161 Partitions, Violations =    606227
Routed  15045/17161 Partitions, Violations =    606192
Routed  15130/17161 Partitions, Violations =    606169
Routed  15215/17161 Partitions, Violations =    606062
Routed  15300/17161 Partitions, Violations =    605963
Routed  15385/17161 Partitions, Violations =    605903
Routed  15470/17161 Partitions, Violations =    605787
Routed  15555/17161 Partitions, Violations =    605774
Routed  15640/17161 Partitions, Violations =    605691
Routed  15725/17161 Partitions, Violations =    605516
Routed  15810/17161 Partitions, Violations =    605302
Routed  15895/17161 Partitions, Violations =    605126
Routed  15980/17161 Partitions, Violations =    605082
Routed  16065/17161 Partitions, Violations =    605075
Routed  16150/17161 Partitions, Violations =    604933
Routed  16235/17161 Partitions, Violations =    604853
Routed  16320/17161 Partitions, Violations =    604678
Routed  16405/17161 Partitions, Violations =    604533
Routed  16490/17161 Partitions, Violations =    604471
Routed  16575/17161 Partitions, Violations =    604347
Routed  16660/17161 Partitions, Violations =    604157
Routed  16745/17161 Partitions, Violations =    604075
Routed  16830/17161 Partitions, Violations =    603915
Routed  16915/17161 Partitions, Violations =    603819
Routed  17000/17161 Partitions, Violations =    603586
Routed  17085/17161 Partitions, Violations =    603542

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      603407
        Diff net spacing : 9720
        Diff net via-cut spacing : 11490
        Edge-line via spacing : 283
        End of line enclosure : 85962
        Less than minimum area : 1482
        Less than minimum edge length : 31
        Less than minimum enclosed area : 76
        Less than minimum width : 167
        Non-preferred direction route : 432358
        Off-grid : 30648
        Same net spacing : 695
        Same net via-cut spacing : 4625
        Short : 25870

[Iter 2] Elapsed real time: 18:01:42 
[Iter 2] Elapsed cpu  time: sys=0:22:37 usr=17:48:53 total=18:11:31
[Iter 2] Stage (MB): Used  459  Alloctr  468  Proc    0 
[Iter 2] Total (MB): Used 1703  Alloctr 1727  Proc 16361 

End DR iteration 2 with 17161 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 24/1089 Partitions, Violations =        603403
Checked 43/1089 Partitions, Violations =        603355
Checked 86/1089 Partitions, Violations =        603280
Checked 129/1089 Partitions, Violations =       603197
Checked 172/1089 Partitions, Violations =       603097
Checked 215/1089 Partitions, Violations =       602928
Checked 258/1089 Partitions, Violations =       602797
Checked 301/1089 Partitions, Violations =       602654
Checked 344/1089 Partitions, Violations =       602545
Checked 387/1089 Partitions, Violations =       602432
Checked 430/1089 Partitions, Violations =       602312
Checked 473/1089 Partitions, Violations =       602229
Checked 516/1089 Partitions, Violations =       602127
Checked 559/1089 Partitions, Violations =       602018
Checked 602/1089 Partitions, Violations =       601956
Checked 645/1089 Partitions, Violations =       601888
Checked 688/1089 Partitions, Violations =       601743
Checked 731/1089 Partitions, Violations =       601627
Checked 774/1089 Partitions, Violations =       601459
Checked 817/1089 Partitions, Violations =       601425
Checked 860/1089 Partitions, Violations =       601371
Checked 903/1089 Partitions, Violations =       601282
Checked 946/1089 Partitions, Violations =       601107
Checked 989/1089 Partitions, Violations =       601007
Checked 1032/1089 Partitions, Violations =      600832
Checked 1075/1089 Partitions, Violations =      600714
[DRC CHECK] Elapsed real time: 18:06:44 
[DRC CHECK] Elapsed cpu  time: sys=0:22:43 usr=17:53:56 total=18:16:40
[DRC CHECK] Stage (MB): Used  460  Alloctr  472  Proc    0 
[DRC CHECK] Total (MB): Used 1704  Alloctr 1732  Proc 16361 
Start DR iteration 3: uniform partition
Routed  431/17161 Partitions, Violations =      600697
Routed  432/17161 Partitions, Violations =      600643
Routed  433/17161 Partitions, Violations =      600643
Routed  434/17161 Partitions, Violations =      600562
Routed  435/17161 Partitions, Violations =      600562
Routed  436/17161 Partitions, Violations =      600562
Routed  510/17161 Partitions, Violations =      597853
Routed  595/17161 Partitions, Violations =      594787
Routed  680/17161 Partitions, Violations =      591520
Routed  765/17161 Partitions, Violations =      588437
Routed  850/17161 Partitions, Violations =      585069
Routed  935/17161 Partitions, Violations =      581568
Routed  1020/17161 Partitions, Violations =     578346
Routed  1105/17161 Partitions, Violations =     575132
Routed  1190/17161 Partitions, Violations =     571700
Routed  1275/17161 Partitions, Violations =     568638
Routed  1360/17161 Partitions, Violations =     564943
Routed  1445/17161 Partitions, Violations =     561614
Routed  1530/17161 Partitions, Violations =     558691
Routed  1615/17161 Partitions, Violations =     554994
Routed  1700/17161 Partitions, Violations =     551579
Routed  1785/17161 Partitions, Violations =     548317
Routed  1870/17161 Partitions, Violations =     545847
Routed  1955/17161 Partitions, Violations =     543838
Routed  2040/17161 Partitions, Violations =     540751
Routed  2125/17161 Partitions, Violations =     537602
Routed  2210/17161 Partitions, Violations =     534375
Routed  2295/17161 Partitions, Violations =     531649
Routed  2380/17161 Partitions, Violations =     529605
Routed  2465/17161 Partitions, Violations =     526817
Routed  2550/17161 Partitions, Violations =     524120
Routed  2635/17161 Partitions, Violations =     520468
Routed  2720/17161 Partitions, Violations =     517086
Routed  2805/17161 Partitions, Violations =     513908
Routed  2890/17161 Partitions, Violations =     511144
Routed  2975/17161 Partitions, Violations =     507834
Routed  3060/17161 Partitions, Violations =     504530
Routed  3145/17161 Partitions, Violations =     501646
Routed  3230/17161 Partitions, Violations =     498065
Routed  3315/17161 Partitions, Violations =     494630
Routed  3400/17161 Partitions, Violations =     491650
Routed  3485/17161 Partitions, Violations =     488248
Routed  3570/17161 Partitions, Violations =     485723
Routed  3655/17161 Partitions, Violations =     482732
Routed  3740/17161 Partitions, Violations =     479348
Routed  3825/17161 Partitions, Violations =     476409
Routed  3910/17161 Partitions, Violations =     473390
Routed  3995/17161 Partitions, Violations =     470678
Routed  4080/17161 Partitions, Violations =     467590
Routed  4165/17161 Partitions, Violations =     465633
Routed  4250/17161 Partitions, Violations =     462405
Routed  4335/17161 Partitions, Violations =     458122
Routed  4420/17161 Partitions, Violations =     455186
Routed  4505/17161 Partitions, Violations =     452460
Routed  4590/17161 Partitions, Violations =     448700
Routed  4675/17161 Partitions, Violations =     444575
Routed  4760/17161 Partitions, Violations =     441187
Routed  4845/17161 Partitions, Violations =     437641
Routed  4930/17161 Partitions, Violations =     435496
Routed  5015/17161 Partitions, Violations =     432739
Routed  5100/17161 Partitions, Violations =     428942
Routed  5185/17161 Partitions, Violations =     426160
Routed  5270/17161 Partitions, Violations =     422966
Routed  5355/17161 Partitions, Violations =     421426
Routed  5440/17161 Partitions, Violations =     420926
Routed  5525/17161 Partitions, Violations =     418601
Routed  5610/17161 Partitions, Violations =     415840
Routed  5695/17161 Partitions, Violations =     414504
Routed  5780/17161 Partitions, Violations =     410703
Routed  5865/17161 Partitions, Violations =     406871
Routed  5950/17161 Partitions, Violations =     402846
Routed  6035/17161 Partitions, Violations =     399456
Routed  6120/17161 Partitions, Violations =     396218
Routed  6205/17161 Partitions, Violations =     395295
Routed  6290/17161 Partitions, Violations =     393344
Routed  6375/17161 Partitions, Violations =     389857
Routed  6460/17161 Partitions, Violations =     387456
Routed  6545/17161 Partitions, Violations =     384739
Routed  6630/17161 Partitions, Violations =     381398
Routed  6715/17161 Partitions, Violations =     378249
Routed  6800/17161 Partitions, Violations =     376264
Routed  6885/17161 Partitions, Violations =     375546
Routed  6970/17161 Partitions, Violations =     375025
Routed  7055/17161 Partitions, Violations =     372996
Routed  7140/17161 Partitions, Violations =     371250
Routed  7225/17161 Partitions, Violations =     368489
Routed  7310/17161 Partitions, Violations =     367543
Routed  7395/17161 Partitions, Violations =     365622
Routed  7480/17161 Partitions, Violations =     361993
Routed  7565/17161 Partitions, Violations =     358873
Routed  7650/17161 Partitions, Violations =     356047
Routed  7735/17161 Partitions, Violations =     352943
Routed  7820/17161 Partitions, Violations =     349434
Routed  7905/17161 Partitions, Violations =     346419
Routed  7990/17161 Partitions, Violations =     343679
Routed  8075/17161 Partitions, Violations =     342179
Routed  8160/17161 Partitions, Violations =     339509
Routed  8245/17161 Partitions, Violations =     338379
Routed  8330/17161 Partitions, Violations =     337369
Routed  8415/17161 Partitions, Violations =     335130
Routed  8500/17161 Partitions, Violations =     332596
Routed  8585/17161 Partitions, Violations =     331257
Routed  8670/17161 Partitions, Violations =     329585
Routed  8755/17161 Partitions, Violations =     327059
Routed  8840/17161 Partitions, Violations =     323891
Routed  8925/17161 Partitions, Violations =     321191
Routed  9010/17161 Partitions, Violations =     318434
Routed  9095/17161 Partitions, Violations =     315672
Routed  9180/17161 Partitions, Violations =     313442
Routed  9265/17161 Partitions, Violations =     311671
Routed  9350/17161 Partitions, Violations =     308460
Routed  9435/17161 Partitions, Violations =     304122
Routed  9520/17161 Partitions, Violations =     300947
Routed  9605/17161 Partitions, Violations =     297844
Routed  9690/17161 Partitions, Violations =     294360
Routed  9775/17161 Partitions, Violations =     290794
Routed  9860/17161 Partitions, Violations =     288324
Routed  9945/17161 Partitions, Violations =     286721
Routed  10030/17161 Partitions, Violations =    284196
Routed  10115/17161 Partitions, Violations =    280334
Routed  10200/17161 Partitions, Violations =    276336
Routed  10285/17161 Partitions, Violations =    272897
Routed  10370/17161 Partitions, Violations =    269984
Routed  10455/17161 Partitions, Violations =    266777
Routed  10540/17161 Partitions, Violations =    263058
Routed  10625/17161 Partitions, Violations =    260291
Routed  10710/17161 Partitions, Violations =    257974
Routed  10795/17161 Partitions, Violations =    253907
Routed  10880/17161 Partitions, Violations =    250437
Routed  10965/17161 Partitions, Violations =    247662
Routed  11050/17161 Partitions, Violations =    243851
Routed  11135/17161 Partitions, Violations =    240274
Routed  11220/17161 Partitions, Violations =    236952
Routed  11305/17161 Partitions, Violations =    233811
Routed  11390/17161 Partitions, Violations =    230784
Routed  11475/17161 Partitions, Violations =    227207
Routed  11560/17161 Partitions, Violations =    224397
Routed  11645/17161 Partitions, Violations =    222728
Routed  11730/17161 Partitions, Violations =    219932
Routed  11815/17161 Partitions, Violations =    215629
Routed  11900/17161 Partitions, Violations =    211215
Routed  11985/17161 Partitions, Violations =    207779
Routed  12070/17161 Partitions, Violations =    204572
Routed  12155/17161 Partitions, Violations =    201986
Routed  12240/17161 Partitions, Violations =    199267
Routed  12325/17161 Partitions, Violations =    196152
Routed  12410/17161 Partitions, Violations =    193296
Routed  12495/17161 Partitions, Violations =    190825
Routed  12580/17161 Partitions, Violations =    188804
Routed  12665/17161 Partitions, Violations =    185563
Routed  12750/17161 Partitions, Violations =    182238
Routed  12835/17161 Partitions, Violations =    179693
Routed  12920/17161 Partitions, Violations =    177436
Routed  13005/17161 Partitions, Violations =    174648
Routed  13090/17161 Partitions, Violations =    170830
Routed  13175/17161 Partitions, Violations =    170827
Routed  13260/17161 Partitions, Violations =    170296
Routed  13345/17161 Partitions, Violations =    167378
Routed  13430/17161 Partitions, Violations =    164060
Routed  13515/17161 Partitions, Violations =    160971
Routed  13600/17161 Partitions, Violations =    158187
Routed  13685/17161 Partitions, Violations =    154663
Routed  13770/17161 Partitions, Violations =    151401
Routed  13855/17161 Partitions, Violations =    149548
Routed  13940/17161 Partitions, Violations =    146997
Routed  14025/17161 Partitions, Violations =    146577
Routed  14110/17161 Partitions, Violations =    144509
Routed  14195/17161 Partitions, Violations =    140754
Routed  14280/17161 Partitions, Violations =    137869
Routed  14365/17161 Partitions, Violations =    134686
Routed  14450/17161 Partitions, Violations =    131670
Routed  14535/17161 Partitions, Violations =    129332
Routed  14620/17161 Partitions, Violations =    126772
Routed  14705/17161 Partitions, Violations =    123713
Routed  14790/17161 Partitions, Violations =    121052
Routed  14875/17161 Partitions, Violations =    118921
Routed  14960/17161 Partitions, Violations =    115520
Routed  15045/17161 Partitions, Violations =    112465
Routed  15130/17161 Partitions, Violations =    109398
Routed  15215/17161 Partitions, Violations =    106999
Routed  15300/17161 Partitions, Violations =    104760
Routed  15385/17161 Partitions, Violations =    102840
Routed  15470/17161 Partitions, Violations =    99903
Routed  15555/17161 Partitions, Violations =    97800
Routed  15640/17161 Partitions, Violations =    95127
Routed  15725/17161 Partitions, Violations =    92370
Routed  15810/17161 Partitions, Violations =    90024
Routed  15895/17161 Partitions, Violations =    87079
Routed  15980/17161 Partitions, Violations =    84946
Routed  16065/17161 Partitions, Violations =    82013
Routed  16150/17161 Partitions, Violations =    79469
Routed  16235/17161 Partitions, Violations =    76919
Routed  16320/17161 Partitions, Violations =    75120
Routed  16405/17161 Partitions, Violations =    72482
Routed  16490/17161 Partitions, Violations =    69974
Routed  16575/17161 Partitions, Violations =    67020
Routed  16660/17161 Partitions, Violations =    65092
Routed  16745/17161 Partitions, Violations =    61794
Routed  16830/17161 Partitions, Violations =    59870
Routed  16915/17161 Partitions, Violations =    56975
Routed  17000/17161 Partitions, Violations =    54069
Routed  17085/17161 Partitions, Violations =    51386

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      49348
        Diff net spacing : 2705
        Diff net via-cut spacing : 9429
        Edge-line via spacing : 10
        End of line enclosure : 1432
        Less than minimum area : 403
        Less than minimum edge length : 32
        Less than minimum enclosed area : 1
        Less than minimum width : 111
        Non-preferred direction route : 187
        Off-grid : 19554
        Same net spacing : 25
        Same net via-cut spacing : 643
        Short : 14816

[Iter 3] Elapsed real time: 19:43:13 
[Iter 3] Elapsed cpu  time: sys=0:24:39 usr=19:30:35 total=19:55:15
[Iter 3] Stage (MB): Used  418  Alloctr  447  Proc    0 
[Iter 3] Total (MB): Used 1661  Alloctr 1707  Proc 16361 

End DR iteration 3 with 17161 parts

Start DR iteration 4: non-uniform partition
Routed  1/18625 Partitions, Violations =        49348
Routed  93/18625 Partitions, Violations =       49332
Routed  186/18625 Partitions, Violations =      49314
Routed  279/18625 Partitions, Violations =      49308
Routed  372/18625 Partitions, Violations =      49298
Routed  465/18625 Partitions, Violations =      49284
Routed  558/18625 Partitions, Violations =      49250
Routed  651/18625 Partitions, Violations =      49238
Routed  744/18625 Partitions, Violations =      49187
Routed  837/18625 Partitions, Violations =      49166
Routed  930/18625 Partitions, Violations =      49137
Routed  1023/18625 Partitions, Violations =     49113
Routed  1116/18625 Partitions, Violations =     49085
Routed  1209/18625 Partitions, Violations =     49060
Routed  1302/18625 Partitions, Violations =     49019
Routed  1395/18625 Partitions, Violations =     48983
Routed  1488/18625 Partitions, Violations =     48960
Routed  1581/18625 Partitions, Violations =     48940
Routed  1674/18625 Partitions, Violations =     48919
Routed  1767/18625 Partitions, Violations =     48893
Routed  1860/18625 Partitions, Violations =     48883
Routed  1953/18625 Partitions, Violations =     48877
Routed  2046/18625 Partitions, Violations =     48859
Routed  2139/18625 Partitions, Violations =     48818
Routed  2232/18625 Partitions, Violations =     48797
Routed  2325/18625 Partitions, Violations =     48787
Routed  2418/18625 Partitions, Violations =     48759
Routed  2511/18625 Partitions, Violations =     48732
Routed  2604/18625 Partitions, Violations =     48732
Routed  2697/18625 Partitions, Violations =     48718
Routed  2790/18625 Partitions, Violations =     48698
Routed  2883/18625 Partitions, Violations =     48673
Routed  2976/18625 Partitions, Violations =     48658
Routed  3069/18625 Partitions, Violations =     48635
Routed  3162/18625 Partitions, Violations =     48624
Routed  3255/18625 Partitions, Violations =     48585
Routed  3348/18625 Partitions, Violations =     48565
Routed  3441/18625 Partitions, Violations =     48555
Routed  3534/18625 Partitions, Violations =     48531
Routed  3627/18625 Partitions, Violations =     48514
Routed  3720/18625 Partitions, Violations =     48505
Routed  3813/18625 Partitions, Violations =     48465
Routed  3906/18625 Partitions, Violations =     48434
Routed  3999/18625 Partitions, Violations =     48423
Routed  4092/18625 Partitions, Violations =     48397
Routed  4185/18625 Partitions, Violations =     48388
Routed  4278/18625 Partitions, Violations =     48355
Routed  4371/18625 Partitions, Violations =     48340
Routed  4464/18625 Partitions, Violations =     48299
Routed  4557/18625 Partitions, Violations =     48269
Routed  4650/18625 Partitions, Violations =     48237
Routed  4743/18625 Partitions, Violations =     48235
Routed  4836/18625 Partitions, Violations =     48232
Routed  4929/18625 Partitions, Violations =     48220
Routed  5022/18625 Partitions, Violations =     48197
Routed  5115/18625 Partitions, Violations =     48199
Routed  5208/18625 Partitions, Violations =     48159
Routed  5301/18625 Partitions, Violations =     48145
Routed  5394/18625 Partitions, Violations =     48125
Routed  5487/18625 Partitions, Violations =     48101
Routed  5580/18625 Partitions, Violations =     48091
Routed  5673/18625 Partitions, Violations =     48067
Routed  5766/18625 Partitions, Violations =     48051
Routed  5859/18625 Partitions, Violations =     48032
Routed  5952/18625 Partitions, Violations =     48005
Routed  6045/18625 Partitions, Violations =     47977
Routed  6138/18625 Partitions, Violations =     47970
Routed  6231/18625 Partitions, Violations =     47958
Routed  6324/18625 Partitions, Violations =     47954
Routed  6417/18625 Partitions, Violations =     47920
Routed  6510/18625 Partitions, Violations =     47919
Routed  6603/18625 Partitions, Violations =     47899
Routed  6696/18625 Partitions, Violations =     47880
Routed  6789/18625 Partitions, Violations =     47850
Routed  6882/18625 Partitions, Violations =     47814
Routed  6975/18625 Partitions, Violations =     47810
Routed  7068/18625 Partitions, Violations =     47787
Routed  7161/18625 Partitions, Violations =     47764
Routed  7254/18625 Partitions, Violations =     47747
Routed  7347/18625 Partitions, Violations =     47742
Routed  7440/18625 Partitions, Violations =     47713
Routed  7533/18625 Partitions, Violations =     47694
Routed  7626/18625 Partitions, Violations =     47674
Routed  7719/18625 Partitions, Violations =     47651
Routed  7812/18625 Partitions, Violations =     47631
Routed  7905/18625 Partitions, Violations =     47602
Routed  7998/18625 Partitions, Violations =     47580
Routed  8091/18625 Partitions, Violations =     47590
Routed  8184/18625 Partitions, Violations =     47596
Routed  8277/18625 Partitions, Violations =     47603
Routed  8370/18625 Partitions, Violations =     47574
Routed  8463/18625 Partitions, Violations =     47534
Routed  8556/18625 Partitions, Violations =     47509
Routed  8649/18625 Partitions, Violations =     47488
Routed  8742/18625 Partitions, Violations =     47464
Routed  8835/18625 Partitions, Violations =     47443
Routed  8928/18625 Partitions, Violations =     47435
Routed  9021/18625 Partitions, Violations =     47405
Routed  9114/18625 Partitions, Violations =     47389
Routed  9207/18625 Partitions, Violations =     47349
Routed  9300/18625 Partitions, Violations =     47336
Routed  9393/18625 Partitions, Violations =     47319
Routed  9486/18625 Partitions, Violations =     47276
Routed  9579/18625 Partitions, Violations =     47253
Routed  9672/18625 Partitions, Violations =     47227
Routed  9765/18625 Partitions, Violations =     47210
Routed  9858/18625 Partitions, Violations =     47202
Routed  9951/18625 Partitions, Violations =     47191
Routed  10044/18625 Partitions, Violations =    47188
Routed  10137/18625 Partitions, Violations =    47164
Routed  10230/18625 Partitions, Violations =    47133
Routed  10323/18625 Partitions, Violations =    47123
Routed  10416/18625 Partitions, Violations =    47099
Routed  10509/18625 Partitions, Violations =    47073
Routed  10602/18625 Partitions, Violations =    47067
Routed  10695/18625 Partitions, Violations =    47042
Routed  10788/18625 Partitions, Violations =    47031
Routed  10881/18625 Partitions, Violations =    46997
Routed  10974/18625 Partitions, Violations =    46972
Routed  11067/18625 Partitions, Violations =    46955
Routed  11160/18625 Partitions, Violations =    46933
Routed  11253/18625 Partitions, Violations =    46922
Routed  11346/18625 Partitions, Violations =    46910
Routed  11439/18625 Partitions, Violations =    46905
Routed  11532/18625 Partitions, Violations =    46890
Routed  11625/18625 Partitions, Violations =    46875
Routed  11718/18625 Partitions, Violations =    46879
Routed  11811/18625 Partitions, Violations =    46857
Routed  11904/18625 Partitions, Violations =    46827
Routed  11997/18625 Partitions, Violations =    46804
Routed  12090/18625 Partitions, Violations =    46770
Routed  12183/18625 Partitions, Violations =    46758
Routed  12276/18625 Partitions, Violations =    46732
Routed  12369/18625 Partitions, Violations =    46725
Routed  12462/18625 Partitions, Violations =    46689
Routed  12555/18625 Partitions, Violations =    46664
Routed  12648/18625 Partitions, Violations =    46632
Routed  12741/18625 Partitions, Violations =    46595
Routed  12834/18625 Partitions, Violations =    46577
Routed  12927/18625 Partitions, Violations =    46586
Routed  13020/18625 Partitions, Violations =    46565
Routed  13113/18625 Partitions, Violations =    46534
Routed  13206/18625 Partitions, Violations =    46506
Routed  13299/18625 Partitions, Violations =    46456
Routed  13392/18625 Partitions, Violations =    46444
Routed  13485/18625 Partitions, Violations =    46414
Routed  13578/18625 Partitions, Violations =    46363
Routed  13671/18625 Partitions, Violations =    46330
Routed  13764/18625 Partitions, Violations =    46291
Routed  13857/18625 Partitions, Violations =    46274
Routed  13950/18625 Partitions, Violations =    46237
Routed  14043/18625 Partitions, Violations =    46221
Routed  14136/18625 Partitions, Violations =    46198
Routed  14229/18625 Partitions, Violations =    46189
Routed  14322/18625 Partitions, Violations =    46163
Routed  14415/18625 Partitions, Violations =    46133
Routed  14508/18625 Partitions, Violations =    46099
Routed  14601/18625 Partitions, Violations =    46104
Routed  14694/18625 Partitions, Violations =    46066
Routed  14787/18625 Partitions, Violations =    46055
Routed  14880/18625 Partitions, Violations =    46034
Routed  14973/18625 Partitions, Violations =    46027
Routed  15066/18625 Partitions, Violations =    45992
Routed  15159/18625 Partitions, Violations =    45962
Routed  15252/18625 Partitions, Violations =    45940
Routed  15345/18625 Partitions, Violations =    45925
Routed  15438/18625 Partitions, Violations =    45918
Routed  15531/18625 Partitions, Violations =    45912
Routed  15624/18625 Partitions, Violations =    45909
Routed  15717/18625 Partitions, Violations =    45887
Routed  15810/18625 Partitions, Violations =    45844
Routed  15903/18625 Partitions, Violations =    45811
Routed  15996/18625 Partitions, Violations =    45782
Routed  16089/18625 Partitions, Violations =    45776
Routed  16182/18625 Partitions, Violations =    45762
Routed  16275/18625 Partitions, Violations =    45754
Routed  16368/18625 Partitions, Violations =    45760
Routed  16461/18625 Partitions, Violations =    45730
Routed  16554/18625 Partitions, Violations =    45706
Routed  16647/18625 Partitions, Violations =    45692
Routed  16740/18625 Partitions, Violations =    45644
Routed  16833/18625 Partitions, Violations =    45623
Routed  16926/18625 Partitions, Violations =    45606
Routed  17019/18625 Partitions, Violations =    45601
Routed  17112/18625 Partitions, Violations =    45576
Routed  17205/18625 Partitions, Violations =    45556
Routed  17298/18625 Partitions, Violations =    45544
Routed  17391/18625 Partitions, Violations =    45523
Routed  17484/18625 Partitions, Violations =    45508
Routed  17577/18625 Partitions, Violations =    45530
Routed  17670/18625 Partitions, Violations =    45498
Routed  17763/18625 Partitions, Violations =    45461
Routed  17856/18625 Partitions, Violations =    45432
Routed  17949/18625 Partitions, Violations =    45409
Routed  18042/18625 Partitions, Violations =    45400
Routed  18135/18625 Partitions, Violations =    45402
Routed  18228/18625 Partitions, Violations =    45344
Routed  18321/18625 Partitions, Violations =    45313
Routed  18414/18625 Partitions, Violations =    45272
Routed  18507/18625 Partitions, Violations =    45250
Routed  18600/18625 Partitions, Violations =    45222

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      45214
        Diff net spacing : 3604
        Diff net via-cut spacing : 10006
        Edge-line via spacing : 3
        End of line enclosure : 1260
        Less than minimum area : 52
        Less than minimum edge length : 1
        Less than minimum width : 49
        Non-preferred direction route : 6
        Off-grid : 14750
        Same net spacing : 19
        Same net via-cut spacing : 543
        Short : 14921

[Iter 4] Elapsed real time: 20:40:30 
[Iter 4] Elapsed cpu  time: sys=0:25:48 usr=20:27:56 total=20:53:44
[Iter 4] Stage (MB): Used  419  Alloctr  436  Proc    0 
[Iter 4] Total (MB): Used 1663  Alloctr 1695  Proc 16361 

End DR iteration 4 with 18625 parts

Incremental DRC patching:
Routed  1/14194 Partitions, Violations =        45214
Routed  70/14194 Partitions, Violations =       45214
Routed  140/14194 Partitions, Violations =      45212
Routed  210/14194 Partitions, Violations =      45210
Routed  280/14194 Partitions, Violations =      45207
Routed  350/14194 Partitions, Violations =      45208
Routed  420/14194 Partitions, Violations =      45207
Routed  490/14194 Partitions, Violations =      45207
Routed  560/14194 Partitions, Violations =      45205
Routed  630/14194 Partitions, Violations =      45201
Routed  700/14194 Partitions, Violations =      45201
Routed  770/14194 Partitions, Violations =      45201
Routed  840/14194 Partitions, Violations =      45200
Routed  910/14194 Partitions, Violations =      45199
Routed  980/14194 Partitions, Violations =      45202
Routed  1050/14194 Partitions, Violations =     45202
Routed  1120/14194 Partitions, Violations =     45203
Routed  1190/14194 Partitions, Violations =     45204
Routed  1260/14194 Partitions, Violations =     45203
Routed  1330/14194 Partitions, Violations =     45202
Routed  1400/14194 Partitions, Violations =     45202
Routed  1470/14194 Partitions, Violations =     45202
Routed  1540/14194 Partitions, Violations =     45201
Routed  1610/14194 Partitions, Violations =     45201
Routed  1680/14194 Partitions, Violations =     45202
Routed  1750/14194 Partitions, Violations =     45201
Routed  1820/14194 Partitions, Violations =     45199
Routed  1890/14194 Partitions, Violations =     45196
Routed  1960/14194 Partitions, Violations =     45195
Routed  2030/14194 Partitions, Violations =     45190
Routed  2100/14194 Partitions, Violations =     45186
Routed  2170/14194 Partitions, Violations =     45184
Routed  2240/14194 Partitions, Violations =     45184
Routed  2310/14194 Partitions, Violations =     45184
Routed  2380/14194 Partitions, Violations =     45183
Routed  2450/14194 Partitions, Violations =     45180
Routed  2520/14194 Partitions, Violations =     45179
Routed  2590/14194 Partitions, Violations =     45178
Routed  2660/14194 Partitions, Violations =     45177
Routed  2730/14194 Partitions, Violations =     45175
Routed  2800/14194 Partitions, Violations =     45176
Routed  2870/14194 Partitions, Violations =     45173
Routed  2940/14194 Partitions, Violations =     45170
Routed  3010/14194 Partitions, Violations =     45170
Routed  3080/14194 Partitions, Violations =     45170
Routed  3150/14194 Partitions, Violations =     45170
Routed  3220/14194 Partitions, Violations =     45166
Routed  3290/14194 Partitions, Violations =     45167
Routed  3360/14194 Partitions, Violations =     45166
Routed  3430/14194 Partitions, Violations =     45169
Routed  3500/14194 Partitions, Violations =     45168
Routed  3570/14194 Partitions, Violations =     45168
Routed  3640/14194 Partitions, Violations =     45166
Routed  3710/14194 Partitions, Violations =     45164
Routed  3780/14194 Partitions, Violations =     45162
Routed  3850/14194 Partitions, Violations =     45155
Routed  3920/14194 Partitions, Violations =     45153
Routed  3990/14194 Partitions, Violations =     45151
Routed  4060/14194 Partitions, Violations =     45151
Routed  4130/14194 Partitions, Violations =     45151
Routed  4200/14194 Partitions, Violations =     45153
Routed  4270/14194 Partitions, Violations =     45152
Routed  4340/14194 Partitions, Violations =     45147
Routed  4410/14194 Partitions, Violations =     45150
Routed  4480/14194 Partitions, Violations =     45148
Routed  4550/14194 Partitions, Violations =     45150
Routed  4620/14194 Partitions, Violations =     45145
Routed  4690/14194 Partitions, Violations =     45145
Routed  4760/14194 Partitions, Violations =     45143
Routed  4830/14194 Partitions, Violations =     45138
Routed  4900/14194 Partitions, Violations =     45136
Routed  4970/14194 Partitions, Violations =     45134
Routed  5040/14194 Partitions, Violations =     45132
Routed  5110/14194 Partitions, Violations =     45131
Routed  5180/14194 Partitions, Violations =     45129
Routed  5250/14194 Partitions, Violations =     45128
Routed  5320/14194 Partitions, Violations =     45128
Routed  5390/14194 Partitions, Violations =     45125
Routed  5460/14194 Partitions, Violations =     45125
Routed  5530/14194 Partitions, Violations =     45124
Routed  5600/14194 Partitions, Violations =     45124
Routed  5670/14194 Partitions, Violations =     45119
Routed  5740/14194 Partitions, Violations =     45119
Routed  5810/14194 Partitions, Violations =     45115
Routed  5880/14194 Partitions, Violations =     45110
Routed  5950/14194 Partitions, Violations =     45108
Routed  6020/14194 Partitions, Violations =     45105
Routed  6090/14194 Partitions, Violations =     45107
Routed  6160/14194 Partitions, Violations =     45106
Routed  6230/14194 Partitions, Violations =     45107
Routed  6300/14194 Partitions, Violations =     45106
Routed  6370/14194 Partitions, Violations =     45104
Routed  6440/14194 Partitions, Violations =     45101
Routed  6510/14194 Partitions, Violations =     45102
Routed  6580/14194 Partitions, Violations =     45099
Routed  6650/14194 Partitions, Violations =     45096
Routed  6720/14194 Partitions, Violations =     45096
Routed  6790/14194 Partitions, Violations =     45095
Routed  6860/14194 Partitions, Violations =     45092
Routed  6930/14194 Partitions, Violations =     45089
Routed  7000/14194 Partitions, Violations =     45087
Routed  7070/14194 Partitions, Violations =     45086
Routed  7140/14194 Partitions, Violations =     45088
Routed  7210/14194 Partitions, Violations =     45085
Routed  7280/14194 Partitions, Violations =     45084
Routed  7350/14194 Partitions, Violations =     45081
Routed  7420/14194 Partitions, Violations =     45079
Routed  7490/14194 Partitions, Violations =     45077
Routed  7560/14194 Partitions, Violations =     45081
Routed  7630/14194 Partitions, Violations =     45081
Routed  7700/14194 Partitions, Violations =     45080
Routed  7770/14194 Partitions, Violations =     45080
Routed  7840/14194 Partitions, Violations =     45078
Routed  7910/14194 Partitions, Violations =     45077
Routed  7980/14194 Partitions, Violations =     45076
Routed  8050/14194 Partitions, Violations =     45077
Routed  8120/14194 Partitions, Violations =     45077
Routed  8190/14194 Partitions, Violations =     45078
Routed  8260/14194 Partitions, Violations =     45076
Routed  8330/14194 Partitions, Violations =     45075
Routed  8400/14194 Partitions, Violations =     45072
Routed  8470/14194 Partitions, Violations =     45069
Routed  8540/14194 Partitions, Violations =     45066
Routed  8610/14194 Partitions, Violations =     45063
Routed  8680/14194 Partitions, Violations =     45062
Routed  8750/14194 Partitions, Violations =     45062
Routed  8820/14194 Partitions, Violations =     45062
Routed  8890/14194 Partitions, Violations =     45060
Routed  8960/14194 Partitions, Violations =     45058
Routed  9030/14194 Partitions, Violations =     45057
Routed  9100/14194 Partitions, Violations =     45056
Routed  9170/14194 Partitions, Violations =     45057
Routed  9240/14194 Partitions, Violations =     45054
Routed  9310/14194 Partitions, Violations =     45051
Routed  9380/14194 Partitions, Violations =     45053
Routed  9450/14194 Partitions, Violations =     45055
Routed  9520/14194 Partitions, Violations =     45054
Routed  9590/14194 Partitions, Violations =     45049
Routed  9660/14194 Partitions, Violations =     45050
Routed  9730/14194 Partitions, Violations =     45050
Routed  9800/14194 Partitions, Violations =     45047
Routed  9870/14194 Partitions, Violations =     45049
Routed  9940/14194 Partitions, Violations =     45047
Routed  10010/14194 Partitions, Violations =    45047
Routed  10080/14194 Partitions, Violations =    45043
Routed  10150/14194 Partitions, Violations =    45044
Routed  10220/14194 Partitions, Violations =    45045
Routed  10290/14194 Partitions, Violations =    45039
Routed  10360/14194 Partitions, Violations =    45039
Routed  10430/14194 Partitions, Violations =    45036
Routed  10500/14194 Partitions, Violations =    45030
Routed  10570/14194 Partitions, Violations =    45030
Routed  10640/14194 Partitions, Violations =    45027
Routed  10710/14194 Partitions, Violations =    45027
Routed  10780/14194 Partitions, Violations =    45023
Routed  10850/14194 Partitions, Violations =    45022
Routed  10920/14194 Partitions, Violations =    45022
Routed  10990/14194 Partitions, Violations =    45023
Routed  11060/14194 Partitions, Violations =    45023
Routed  11130/14194 Partitions, Violations =    45020
Routed  11200/14194 Partitions, Violations =    45018
Routed  11270/14194 Partitions, Violations =    45017
Routed  11340/14194 Partitions, Violations =    45016
Routed  11410/14194 Partitions, Violations =    45015
Routed  11480/14194 Partitions, Violations =    45016
Routed  11550/14194 Partitions, Violations =    45016
Routed  11620/14194 Partitions, Violations =    45013
Routed  11690/14194 Partitions, Violations =    45014
Routed  11760/14194 Partitions, Violations =    45014
Routed  11830/14194 Partitions, Violations =    45014
Routed  11900/14194 Partitions, Violations =    45015
Routed  11970/14194 Partitions, Violations =    45017
Routed  12040/14194 Partitions, Violations =    45016
Routed  12110/14194 Partitions, Violations =    45017
Routed  12180/14194 Partitions, Violations =    45016
Routed  12250/14194 Partitions, Violations =    45015
Routed  12320/14194 Partitions, Violations =    45013
Routed  12390/14194 Partitions, Violations =    45015
Routed  12460/14194 Partitions, Violations =    45010
Routed  12530/14194 Partitions, Violations =    45006
Routed  12600/14194 Partitions, Violations =    45004
Routed  12670/14194 Partitions, Violations =    45001
Routed  12740/14194 Partitions, Violations =    44999
Routed  12810/14194 Partitions, Violations =    44998
Routed  12880/14194 Partitions, Violations =    44994
Routed  12950/14194 Partitions, Violations =    44994
Routed  13020/14194 Partitions, Violations =    44992
Routed  13090/14194 Partitions, Violations =    44992
Routed  13160/14194 Partitions, Violations =    44988
Routed  13230/14194 Partitions, Violations =    44987
Routed  13300/14194 Partitions, Violations =    44986
Routed  13370/14194 Partitions, Violations =    44986
Routed  13440/14194 Partitions, Violations =    44985
Routed  13510/14194 Partitions, Violations =    44986
Routed  13580/14194 Partitions, Violations =    44987
Routed  13650/14194 Partitions, Violations =    44985
Routed  13720/14194 Partitions, Violations =    44985
Routed  13790/14194 Partitions, Violations =    44986
Routed  13860/14194 Partitions, Violations =    44984
Routed  13930/14194 Partitions, Violations =    44984
Routed  14000/14194 Partitions, Violations =    44982
Routed  14070/14194 Partitions, Violations =    44984
Routed  14140/14194 Partitions, Violations =    44980

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      44978
        Diff net spacing : 3603
        Diff net via-cut spacing : 8787
        Edge-line via spacing : 3
        End of line enclosure : 1249
        Less than minimum area : 66
        Less than minimum edge length : 1
        Less than minimum width : 44
        Non-preferred direction route : 6
        Off-grid : 15818
        Same net spacing : 19
        Same net via-cut spacing : 445
        Short : 14937

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = clk_i
Net 2 = rst_i
Net 3 = reset_vector_i[31]
Net 4 = reset_vector_i[30]
Net 5 = reset_vector_i[29]
Net 6 = reset_vector_i[28]
Net 7 = reset_vector_i[27]
Net 8 = reset_vector_i[26]
Net 9 = reset_vector_i[25]
Net 10 = reset_vector_i[24]
Net 11 = reset_vector_i[23]
Net 12 = reset_vector_i[22]
Net 13 = reset_vector_i[21]
Net 14 = reset_vector_i[20]
Net 15 = reset_vector_i[19]
Net 16 = reset_vector_i[18]
Net 17 = reset_vector_i[17]
Net 18 = reset_vector_i[16]
Net 19 = reset_vector_i[15]
Net 20 = reset_vector_i[14]
Net 21 = reset_vector_i[13]
Net 22 = reset_vector_i[12]
Net 23 = reset_vector_i[11]
Net 24 = reset_vector_i[10]
Net 25 = reset_vector_i[9]
Net 26 = reset_vector_i[8]
Net 27 = reset_vector_i[7]
Net 28 = reset_vector_i[6]
Net 29 = reset_vector_i[5]
Net 30 = reset_vector_i[4]
Net 31 = reset_vector_i[3]
Net 32 = reset_vector_i[2]
Net 33 = reset_vector_i[1]
Net 34 = reset_vector_i[0]
Net 35 = inport_awvalid_i
Net 36 = inport_awaddr_i[31]
Net 37 = inport_awaddr_i[30]
Net 38 = inport_awaddr_i[29]
Net 39 = inport_awaddr_i[28]
Net 40 = inport_awaddr_i[27]
Net 41 = inport_awaddr_i[26]
Net 42 = inport_awaddr_i[25]
Net 43 = inport_awaddr_i[24]
Net 44 = inport_awaddr_i[23]
Net 45 = inport_awaddr_i[22]
Net 46 = inport_awaddr_i[21]
Net 47 = inport_awaddr_i[20]
Net 48 = inport_awaddr_i[19]
Net 49 = inport_awaddr_i[18]
Net 50 = inport_awaddr_i[17]
Net 51 = inport_awaddr_i[16]
Net 52 = inport_awaddr_i[15]
Net 53 = inport_awaddr_i[14]
Net 54 = inport_awaddr_i[13]
Net 55 = inport_awaddr_i[12]
Net 56 = inport_awaddr_i[11]
Net 57 = inport_awaddr_i[10]
Net 58 = inport_awaddr_i[9]
Net 59 = inport_awaddr_i[8]
Net 60 = inport_awaddr_i[7]
Net 61 = inport_awaddr_i[6]
Net 62 = inport_awaddr_i[5]
Net 63 = inport_awaddr_i[4]
Net 64 = inport_awaddr_i[3]
Net 65 = inport_awaddr_i[2]
Net 66 = inport_awaddr_i[1]
Net 67 = inport_awaddr_i[0]
Net 68 = inport_wvalid_i
Net 69 = inport_wdata_i[31]
Net 70 = inport_wdata_i[30]
Net 71 = inport_wdata_i[29]
Net 72 = inport_wdata_i[28]
Net 73 = inport_wdata_i[27]
Net 74 = inport_wdata_i[26]
Net 75 = inport_wdata_i[25]
Net 76 = inport_wdata_i[24]
Net 77 = inport_wdata_i[23]
Net 78 = inport_wdata_i[22]
Net 79 = inport_wdata_i[21]
Net 80 = inport_wdata_i[20]
Net 81 = inport_wdata_i[19]
Net 82 = inport_wdata_i[18]
Net 83 = inport_wdata_i[17]
Net 84 = inport_wdata_i[16]
Net 85 = inport_wdata_i[15]
Net 86 = inport_wdata_i[14]
Net 87 = inport_wdata_i[13]
Net 88 = inport_wdata_i[12]
Net 89 = inport_wdata_i[11]
Net 90 = inport_wdata_i[10]
Net 91 = inport_wdata_i[9]
Net 92 = inport_wdata_i[8]
Net 93 = inport_wdata_i[7]
Net 94 = inport_wdata_i[6]
Net 95 = inport_wdata_i[5]
Net 96 = inport_wdata_i[4]
Net 97 = inport_wdata_i[3]
Net 98 = inport_wdata_i[2]
Net 99 = inport_wdata_i[1]
Net 100 = inport_wdata_i[0]
.... and 562629 other nets
Total number of changed nets = 562729 (out of 562736)

[DR: Done] Elapsed real time: 20:56:40 
[DR: Done] Elapsed cpu  time: sys=0:26:08 usr=20:44:07 total=21:10:16
[DR: Done] Stage (MB): Used  118  Alloctr  138  Proc    0 
[DR: Done] Total (MB): Used 1361  Alloctr 1398  Proc 16361 
[ECO: DR] Elapsed real time: 21:13:40 
[ECO: DR] Elapsed cpu  time: sys=0:26:41 usr=21:01:02 total=21:27:43
[ECO: DR] Stage (MB): Used 1353  Alloctr 1389  Proc    0 
[ECO: DR] Total (MB): Used 1356  Alloctr 1393  Proc 16361 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 1048 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 43930 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43930
        Diff net spacing : 3439
        Diff net via-cut spacing : 8786
        Edge-line via spacing : 3
        End of line enclosure : 1247
        Less than minimum area : 66
        Less than minimum edge length : 1
        Less than minimum width : 44
        Non-preferred direction route : 6
        Off-grid : 15743
        Same net spacing : 11
        Same net via-cut spacing : 445
        Short : 14139



Total Wire Length =                    4796553 micron
Total Number of Contacts =             4401939
Total Number of Wires =                4882235
Total Number of PtConns =              710331
Total Number of Routed Wires =       4879662
Total Routed Wire Length =           4750624 micron
Total Number of Routed Contacts =       4401939
        Layer             M1 :     110410 micron
        Layer             M2 :    1016167 micron
        Layer             M3 :    1278952 micron
        Layer             M4 :     899927 micron
        Layer             M5 :     897882 micron
        Layer             M6 :     430480 micron
        Layer             M7 :      97465 micron
        Layer             M8 :      18333 micron
        Layer             M9 :       1006 micron
        Layer           MRDL :          0 micron
        Via       VIA89_Base :         61
        Via          VIA78SQ :        775
        Via        VIA67SQ_C :       4437
        Via         VIA5SQ_C :      14458
        Via    VIA5SQ_C(rot) :      31957
        Via           VIA4SQ :     173878
        Via        VIA34SQ_C :     415489
        Via          VIA34SQ :         39
        Via        VIA3_34SQ :      29128
        Via   VIA3_34SQ(rot) :        167
        Via        VIA2_Base :    1971167
        Via   VIA23SQ_C(rot) :         79
        Via          VIA23SQ :          2
        Via        VIA12SQ_C :       3518
        Via   VIA12SQ_C(rot) :        762
        Via        VIA1_Base :    1755886
        Via      VIA12BAR1_C :          2
        Via          VIA12SQ :         26
        Via     VIA12SQ(rot) :         80
        Via      VIA1_32SQ_C :         28

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
 
  Total double via conversion rate    =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
 

Total number of nets = 562736
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 43930
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4796553 micron
Total Number of Contacts =             4401939
Total Number of Wires =                4882235
Total Number of PtConns =              710331
Total Number of Routed Wires =       4879662
Total Routed Wire Length =           4750624 micron
Total Number of Routed Contacts =       4401939
        Layer             M1 :     110410 micron
        Layer             M2 :    1016167 micron
        Layer             M3 :    1278952 micron
        Layer             M4 :     899927 micron
        Layer             M5 :     897882 micron
        Layer             M6 :     430480 micron
        Layer             M7 :      97465 micron
        Layer             M8 :      18333 micron
        Layer             M9 :       1006 micron
        Layer           MRDL :          0 micron
        Via       VIA89_Base :         61
        Via          VIA78SQ :        775
        Via        VIA67SQ_C :       4437
        Via         VIA5SQ_C :      14458
        Via    VIA5SQ_C(rot) :      31957
        Via           VIA4SQ :     173878
        Via        VIA34SQ_C :     415489
        Via          VIA34SQ :         39
        Via        VIA3_34SQ :      29128
        Via   VIA3_34SQ(rot) :        167
        Via        VIA2_Base :    1971167
        Via   VIA23SQ_C(rot) :         79
        Via          VIA23SQ :          2
        Via        VIA12SQ_C :       3518
        Via   VIA12SQ_C(rot) :        762
        Via        VIA1_Base :    1755886
        Via      VIA12BAR1_C :          2
        Via          VIA12SQ :         26
        Via     VIA12SQ(rot) :         80
        Via      VIA1_32SQ_C :         28

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
 
  Total double via conversion rate    =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4401939 vias)
 
    Layer VIA1       =  0.00% (0      / 1760302 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1760302 vias)
    Layer VIA2       =  0.00% (0      / 1971248 vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1971248 vias)
    Layer VIA3       =  0.00% (0      / 444823  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (444823  vias)
    Layer VIA4       =  0.00% (0      / 173878  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173878  vias)
    Layer VIA5       =  0.00% (0      / 46415   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (46415   vias)
    Layer VIA6       =  0.00% (0      / 4437    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4437    vias)
    Layer VIA7       =  0.00% (0      / 775     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (775     vias)
    Layer VIA8       =  0.00% (0      / 61      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (61      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 562729 nets with eco mode
[ECO: End] Elapsed real time: 21:14:30 
[ECO: End] Elapsed cpu  time: sys=0:26:42 usr=21:01:49 total=21:28:32
[ECO: End] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: End] Total (MB): Used   21  Alloctr   22  Proc 16361 

Route-opt ECO routing complete            CPU: 85265 s ( 23.68 hr )  ELAPSE: 86108 s ( 23.92 hr )  MEM-PEAK:  8430 MB
Co-efficient Ratio Summary:
4.193421605805  6.578038173510  2.479639287057  7.744187740401  0.485050001654  3.179565908904  5.567256354587  2.894454387461  6.565921217863  9.017937505874  70.262526809339  8.650587138131  0.736113540852
7.442083411988  3.181156049859  6.992250260612  4.646239700641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  26.851619611221  9.139702409224  6.328398009427
0.014844388888  4.045006444817  5.020605316756  6.345884429962  1.220116796378  5.967847461998  6.224347271704  0.238797715000  3.284509589705  9.611151237147  40.403114692720  5.151704209442  8.306272168118
3.725190909112  4.436409697741  7.609732075972  3.894330664966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  49.920133191226  2.726690675700  4.559821702403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  53.450565263816  7.681518309524  7.457123405136
5.679662150277  7.061856261190  1.344610361816  7.231210815816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  97.100463336848  4.310211929336  1.594904586014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  09.326866773433  7.101426463837  7.038617517852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  43.559337715196  6.642275791673  8.389127393832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  90.409269012347  7.534443064370  2.255925676031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  41.127529276979  4.365641740203  7.756435099989
9.972300508470  6.250754685777  1.791961421158  6.962781603341  4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  42.866497347214  2.116391303650  4.498298046371
3.804135249011  6.133099101623  1.974527982708  0.319028579245  2.956234073682  4.772693704626  9.633616631037  8.470936415157  0.274113361564  7.669442469766  98.656036392108  7.408458960988  2.334318546383
2.453161041102  2.160515565427  3.817373024433  3.928727077441  8.754040104850  5.000035331795  6.583378455672  1.475458728944  5.438746165659  2.121786390179  75.638954110467  0.828173982593  9.554729007812
3.964085274698  8.341123831558  5.604907969669  5.026083546462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  25.065327676358  9.109362197385  1.081838363734
1.410942700316  4.438813840197  0.644403750943  0.531697963458  8.422996213398  1.679507823218  4.739619462243  0.567170402387  9.771500032845  0.958970596111  99.360227812873  9.607412057505  1.261850183513
9.826811837427  9.099733344005  0.824458676738  3.162271038943  8.536496698109  9.976175914897  4.708776621063  9.326676790780  6.332698313142  8.863018788058  55.078007007234  3.557373267628  7.372725745049
4.780240392083  3.631613985995  4.054410021747  6.110127771858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  66.490300142538  6.764532216277  9.145107174022
Information: The net parasitics of block riscv_soc are cleared. (TIM-123)
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
Information: Design placeopt has 562731 nets, 0 global routed, 562729 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'riscv_soc'. (NEX-022)
---extraction options---
Corner: ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: ff0p88vm40c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: tt0p8v25c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: placeopt 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 562729 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 562729, routed nets = 562729, across physical hierarchy nets = 0, parasitics cached nets = 562729, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func@ff0p88vm40c.hold
2: func@ss0p72v125c.setup
3: func@tt0p8v25c.leak

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: FEEDTHROUGH
9: REGIN
10: REGOUT
11: reg2reg

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0014     0.0120     16
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   9   0.0000     0.0000      0   0.0000     0.0000      0
    2  10   0.0000     0.0000      0   0.0000     0.0000      0
    2  11   0.5072    43.5267    477   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   9   0.0000     0.0000      0   0.0000     0.0000      0
    3  10   0.0000     0.0000      0   0.0000     0.0000      0
    3  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0014     0.0120     16        0     0.0000        0 47122516.0
    2   *   0.5072    43.5267  43.5267    477   0.0000     0.0000      0       22     4.0697       23  481507840
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     0.0067        0 80499720.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.5072    43.5267  43.5267    477   0.0014     0.0120     16       22     4.0697       23  481507840    282516.41     560207
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.5072    43.5267  43.5267    477   0.0014     0.0120     16       22       23  481507840    282516.41     560207

Route-opt optimization complete                 0.00        0.00      0.01       310     282516.41  481507840.00      560207             24.10      8430

Route-opt command complete                CPU: 85882 s ( 23.86 hr )  ELAPSE: 86759 s ( 24.10 hr )  MEM-PEAK:  8430 MB
Route-opt command statistics  CPU=82402 sec (22.89 hr) ELAPSED=83244 sec (23.12 hr) MEM-PEAK=8.232 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-04-26 11:09:29 / Session:  24:05:59 / Command:  23:07:28 / CPU:  22:53:26 / Memory: 8431 MB (FLW-8100)
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Sat Apr 26 11:09:38 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 560207/560207
Unconnected nwell pins        560207
Ground net VSS                560207/560207
Unconnected pwell pins        560207
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed. (MV-382)

Error: can't read "design_path": no such variable
        Use error_info for more info. (CMD-013)
Information: script '/home/ad/ma148697/github/a2/EEE5390C-Final-Project/riscv_soc_master/soc/pd.tcl'
                stopped at line 157 due to error. (CMD-081)
Extended error info:
can't read "design_path": no such variable
    while executing
"report_qor > "$design_path/qor.rpt""
    (file "/home/ad/ma148697/github/a2/EEE5390C-Final-Project/riscv_soc_master/soc/pd.tcl" line 157)
 -- End Extended Error Info
Information: 122 out of 132 POW-080 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> report_qor
****************************************
Report : qor
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Sat Apr 26 11:19:29 2025
****************************************
Warning: Invalid user port delay or slew threshold setting, use default setting. (TIM-205)


Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              1.69
Critical Path Slack:               4.47
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              1.87
Critical Path Slack:               5.13
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              1.53
Critical Path Slack:               4.49
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     86
Critical Path Length:              3.46
Critical Path Slack:               3.39
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.00
Total Hold Violation:             -0.01
No. of Hold Violations:              16
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              2.76
Critical Path Slack:               3.40
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              3.14
Critical Path Slack:               3.94
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              3.21
Critical Path Slack:               2.72
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     80
Critical Path Length:              7.34
Critical Path Slack:              -0.51
Critical Path Clk Period:          7.00
Total Negative Slack:            -43.53
No. of Violating Paths:             477
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              1.96
Critical Path Slack:               4.20
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              2.19
Critical Path Slack:               4.84
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              1.95
Critical Path Slack:               4.04
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     80
Critical Path Length:              4.38
Critical Path Slack:               2.47
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             69
Hierarchical Port Count:          14601
Leaf Cell Count:                 560207
Buf/Inv Cell Count:               24208
Buf Cell Count:                   18769
Inv Cell Count:                    5439
Combinational Cell Count:        414728
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:           145479
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       145479
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:           146425.56
Noncombinational Area:        136090.84
Buf/Inv Area:                   6957.66
Total Buffer Area:              5871.46
Total Inverter Area:            1086.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                 2654623.71
Net YLength:                 2497646.84
----------------------------------------
Cell Area (netlist):                         282516.40
Cell Area (netlist and physical only):       282516.40
Net Length:                  5152270.56


Design Rules
----------------------------------------
Total Number of Nets:            562738
Nets with Violations:            331363
Max Trans Violations:                22
Max Cap Violations:                  23
----------------------------------------

1
icc2_shell> report_qor > epic_qor.rpt
icc2_shell> save_block -as routeopt
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'riscv_soc:placeopt.design' to 'riscv_soc:routeopt.design'. (DES-028)
1
icc2_shell> set design_name riscv_soc
riscv_soc
icc2_shell> write_verilog "./results/${design_name}.pd.v"
1
icc2_shell> write_parasitics -output "./${design_name}.pd.spef"
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design placeopt has 562731 nets, 0 global routed, 562729 detail routed. (NEX-024)
NEX: extract design riscv_soc
Information: batch extract takes 0.01 seconds, elapse 0.11 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_soc:placeopt.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./riscv_soc.pd.spef.Cmax_125.spef 
spefName ./riscv_soc.pd.spef.Cmax_125.spef, corner name ss0p72v125c 
NEX: write corner ID 1 parasitics to ./riscv_soc.pd.spef.Cmin_-40.spef 
spefName ./riscv_soc.pd.spef.Cmin_-40.spef, corner name ff0p88vm40c 
NEX: write corner ID 2 parasitics to ./riscv_soc.pd.spef.nominal_25.spef 
spefName ./riscv_soc.pd.spef.nominal_25.spef, corner name tt0p8v25c 
NEX: write_parasitics command finished
icc2_shell> write_sdc -output "./results/${design_name}.pd.sdc"

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> write_def "./results/${design_name}.pd.def"
****************************************
Report : Data Mismatches
Version: V-2023.12-SP5
Date   : Sat Apr 26 11:26:45 2025
****************************************
No mismatches exist on the design.
Information: Fill shapes with 'active_fill' purpose will be skipped from output DEF. (DEFW-032)
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 1290
TRACKS                         : 20
VIAS                           : 12
COMPONENTS                     : 560207
PINS                           : 469
PINPROPERTIES                  : 467
SPECIALNETS                    : 22177
NETS                           : 562734
1
icc2_shell> write_gds "./results/${design_name}.pd.gds" -hierarchy all -merge_gds_top_cell $design_name
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDP_V2LP_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPRBQ_V2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPRBQ_V2_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2B_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2B_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_UCDC_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EO2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_DEL_R2V2_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_DEL_R2V1_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_1P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_CDC_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_1P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI22_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO21_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN3_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI222_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EN2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_MM_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_DEL_R2V1_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO22_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EO4_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN3_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO221_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR3_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND3_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO32_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI21_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR3_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_ECO_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDP_V2_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO222_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO22_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI222_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI22_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR3_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPRBQ_V2LP_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_TIE0_V1_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_MM_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA31_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR4_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_MM_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO32_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ADDF_V1_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EO3_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_MM_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA22_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA2BB2_V1_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO21B_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA21B_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA22_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI21_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA221_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA21_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI22_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO33_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR4_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_MM_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA21_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO221_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND3_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_MUX2_MM_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI222_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_MM_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_MUXI2_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI22_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ADDF_V2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI22_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_1P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN3_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EN3_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO2BB2_V1_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA32_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_6' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN4_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_TIE1_V1ECO_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_DEL_L4D100_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA31_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_8' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR3B_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND3B_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_CLKSPLT_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_CDC_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI222_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI22_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA2BB2_V1_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_U_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_MM_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_10' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_MM_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO221_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI31_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA22_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO31_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_UCDC_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_ECO_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ADDH_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_MM_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_12' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI31_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPSBQ_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPSBQ_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA33_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA21_MM_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OA221_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_EN2_V1_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI222_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_16' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_12' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI31_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_16' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI31_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_10' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_20' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_6' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_16' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_8' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_6' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_8' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_12' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_10' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_TIE1_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_12' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR3B_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_7' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI311_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_6' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_9' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_20' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_20' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPRBQ_V2LP_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDPRBQ_V2LP_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_MM_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_8' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_0P75' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_20' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR3_ECO_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_1P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_ECO_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_S_16' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_BUF_CDC_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_MM_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_S_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_CDC_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2_MM_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_ECO_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AN2B_MM_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_INV_ECO_3' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_CDC_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_ECO_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_DEL_L4D100_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OAI21_V1_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR2_MM_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_OR4_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_NR2_1P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_FDP_V2_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO222_U_0P5' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO32_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_ND2_CDC_4' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AO21_2' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_AOI311_1' is not available. (GDS-034)
Warning: The user specified view ' layout' for lib-cell 'SAEDRVT14_CLKSPLT_8' is not available. (GDS-034)
1
icc2_shell> 