############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode ap_fifo "fir_top" din_i
set_directive_interface -mode ap_fifo "fir_top" din_q
set_directive_interface -mode ap_fifo "fir_top" dout_i
set_directive_interface -mode ap_fifo "fir_top" dout_q
set_directive_dataflow "fir_top"
