// Seed: 3916688743
module module_0 (
    output wand id_0,
    output tri id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4
);
  assign id_1 = 1;
  assign id_1 = id_3;
  assign #(1 == 1'd0) id_1 = 1;
  wire id_6;
  id_7(
      .id_0(id_1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_0),
      .id_5(1),
      .id_6(1'd0),
      .id_7(id_6),
      .id_8(1),
      .id_9(1'b0),
      .id_10(1'b0),
      .id_11(id_1),
      .id_12(1),
      .id_13(1'b0),
      .id_14(id_0),
      .id_15(1'h0),
      .id_16(id_3),
      .id_17({id_4 && id_2 + id_4, 1}),
      .id_18(1'b0)
  );
endmodule
macromodule module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3
    , id_9,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7
);
  assign id_9 = 1;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_7,
      id_5
  );
  assign id_4 = $display === {~(1), id_6 || 1, 1, 1};
  wand id_13, id_14 = 1;
  wire id_15;
  wire id_16;
endmodule
