$date
	Wed Apr 13 22:31:51 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " exercicio1 $end
$upscope $end
$scope module teste $end
$var wire 1 # exercicio2 $end
$upscope $end
$scope module teste $end
$var wire 1 $ exercicio3 $end
$upscope $end
$scope module teste $end
$var wire 1 % exercicio4 $end
$upscope $end
$scope module teste $end
$var wire 1 & exercicio5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#12
1"
#24
1$
1&
0"
1!
#30
0$
0&
#36
1"
#48
1$
1%
0"
0!
#54
0$
#60
1"
#72
1&
1$
0"
1!
#78
0&
0$
#84
1"
#96
1$
0"
0!
1#
#102
0$
#108
1"
#120
1$
1&
0"
1!
#126
0$
0&
#132
1"
#144
1$
0"
0!
1%
#150
0$
#156
1"
#168
1&
1$
0"
1!
#174
0&
0$
#180
1"
#192
1$
0"
0!
0#
#198
0$
#204
1"
#216
1$
1&
0"
1!
#222
0$
0&
#228
1"
#240
1$
0"
0!
1%
#246
0$
#252
1"
#264
1&
1$
0"
1!
#270
0&
0$
#276
1"
#288
1$
0"
0!
1#
#294
0$
#300
1"
#312
1$
1&
0"
1!
#318
0$
0&
#324
1"
#336
1$
0"
0!
1%
#342
0$
#348
1"
#360
1&
1$
0"
1!
#366
0&
0$
#372
1"
#384
1$
0"
0!
0#
#390
0$
#396
1"
#408
1$
1&
0"
1!
#414
0$
0&
#420
1"
#432
1$
0"
0!
1%
#438
0$
#444
1"
#456
1&
1$
0"
1!
#462
0&
0$
#468
1"
#480
1$
0"
0!
1#
