
Practica5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001dcc  08013d04  08013d04  00023d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015ad0  08015ad0  000300b8  2**0
                  CONTENTS
  4 .ARM          00000008  08015ad0  08015ad0  00025ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015ad8  08015ad8  000300b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015ad8  08015ad8  00025ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015adc  08015adc  00025adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08015ae0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ae8  200000b8  08015b98  000300b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ba0  08015b98  00034ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003961c  00000000  00000000  000300e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006dca  00000000  00000000  00069704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002fc8  00000000  00000000  000704d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002d30  00000000  00000000  00073498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000098e0  00000000  00000000  000761c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000348b9  00000000  00000000  0007faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117cf1  00000000  00000000  000b4361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001cc052  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d994  00000000  00000000  001cc0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013cec 	.word	0x08013cec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	08013cec 	.word	0x08013cec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800058c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000590:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000594:	f003 0301 	and.w	r3, r3, #1
 8000598:	2b00      	cmp	r3, #0
 800059a:	d013      	beq.n	80005c4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800059c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005a4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d00b      	beq.n	80005c4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ac:	e000      	b.n	80005b0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0f9      	beq.n	80005ae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
	...

080005d4 <configureTimerForRunTimeStats>:
void wifiStartTask_func(void *argument);
void mqttSubscribe_func(void *argument);

/* USER CODE BEGIN PFP */
volatile unsigned long ulHighFrequencyTimerTicks;
void configureTimerForRunTimeStats(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0;
 80005d8:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <configureTimerForRunTimeStats+0x14>)
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim7);
 80005de:	4803      	ldr	r0, [pc, #12]	; (80005ec <configureTimerForRunTimeStats+0x18>)
 80005e0:	f007 f8b2 	bl	8007748 <HAL_TIM_Base_Start_IT>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000824 	.word	0x20000824
 80005ec:	20000224 	.word	0x20000224

080005f0 <getRunTimeCounterValue>:
unsigned long getRunTimeCounterValue(void) {
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 80005f4:	4b03      	ldr	r3, [pc, #12]	; (8000604 <getRunTimeCounterValue+0x14>)
 80005f6:	681b      	ldr	r3, [r3, #0]

}
 80005f8:	4618      	mov	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000824 	.word	0x20000824

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f002 f907 	bl	800281e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f8bc 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fb18 	bl	8000c48 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000618:	f000 f91c 	bl	8000854 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800061c:	f000 f952 	bl	80008c4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000620:	f000 f98e 	bl	8000940 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000624:	f000 fa0e 	bl	8000a44 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000628:	f000 fa80 	bl	8000b2c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800062c:	f000 faae 	bl	8000b8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000630:	f000 fadc 	bl	8000bec <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8000634:	f000 fa44 	bl	8000ac0 <MX_TIM7_Init>
  MX_RTC_Init();
 8000638:	f000 f9a8 	bl	800098c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  status_acc = BSP_ACCELERO_Init_INT();
 800063c:	f000 fcc2 	bl	8000fc4 <BSP_ACCELERO_Init_INT>
 8000640:	4603      	mov	r3, r0
 8000642:	461a      	mov	r2, r3
 8000644:	4b31      	ldr	r3, [pc, #196]	; (800070c <main+0x104>)
 8000646:	701a      	strb	r2, [r3, #0]
  if (status_acc == ACCELERO_OK){
 8000648:	4b30      	ldr	r3, [pc, #192]	; (800070c <main+0x104>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d102      	bne.n	8000656 <main+0x4e>
	  printf("Acelerometro inicializado\r\n");
 8000650:	482f      	ldr	r0, [pc, #188]	; (8000710 <main+0x108>)
 8000652:	f012 fd1f 	bl	8013094 <puts>
  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000656:	f00e fba9 	bl	800edac <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of print_queue */
  print_queueHandle = osMessageQueueNew (10, sizeof(uintptr_t), &print_queue_attributes);
 800065a:	4a2e      	ldr	r2, [pc, #184]	; (8000714 <main+0x10c>)
 800065c:	2104      	movs	r1, #4
 800065e:	200a      	movs	r0, #10
 8000660:	f00e fd98 	bl	800f194 <osMessageQueueNew>
 8000664:	4603      	mov	r3, r0
 8000666:	4a2c      	ldr	r2, [pc, #176]	; (8000718 <main+0x110>)
 8000668:	6013      	str	r3, [r2, #0]

  /* creation of receive_queue */
  receive_queueHandle = osMessageQueueNew (3, sizeof(uint8_t), &receive_queue_attributes);
 800066a:	4a2c      	ldr	r2, [pc, #176]	; (800071c <main+0x114>)
 800066c:	2101      	movs	r1, #1
 800066e:	2003      	movs	r0, #3
 8000670:	f00e fd90 	bl	800f194 <osMessageQueueNew>
 8000674:	4603      	mov	r3, r0
 8000676:	4a2a      	ldr	r2, [pc, #168]	; (8000720 <main+0x118>)
 8000678:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of RTC_set */
  RTC_setHandle = osThreadNew(RTC_set_func, NULL, &RTC_set_attributes);
 800067a:	4a2a      	ldr	r2, [pc, #168]	; (8000724 <main+0x11c>)
 800067c:	2100      	movs	r1, #0
 800067e:	482a      	ldr	r0, [pc, #168]	; (8000728 <main+0x120>)
 8000680:	f00e fbde 	bl	800ee40 <osThreadNew>
 8000684:	4603      	mov	r3, r0
 8000686:	4a29      	ldr	r2, [pc, #164]	; (800072c <main+0x124>)
 8000688:	6013      	str	r3, [r2, #0]

  /* creation of readAccel */
  readAccelHandle = osThreadNew(readAccel_func, NULL, &readAccel_attributes);
 800068a:	4a29      	ldr	r2, [pc, #164]	; (8000730 <main+0x128>)
 800068c:	2100      	movs	r1, #0
 800068e:	4829      	ldr	r0, [pc, #164]	; (8000734 <main+0x12c>)
 8000690:	f00e fbd6 	bl	800ee40 <osThreadNew>
 8000694:	4603      	mov	r3, r0
 8000696:	4a28      	ldr	r2, [pc, #160]	; (8000738 <main+0x130>)
 8000698:	6013      	str	r3, [r2, #0]

  /* creation of printTask */
  printTaskHandle = osThreadNew(printTask_func, NULL, &printTask_attributes);
 800069a:	4a28      	ldr	r2, [pc, #160]	; (800073c <main+0x134>)
 800069c:	2100      	movs	r1, #0
 800069e:	4828      	ldr	r0, [pc, #160]	; (8000740 <main+0x138>)
 80006a0:	f00e fbce 	bl	800ee40 <osThreadNew>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4a27      	ldr	r2, [pc, #156]	; (8000744 <main+0x13c>)
 80006a8:	6013      	str	r3, [r2, #0]

  /* creation of tarea_UART */
  tarea_UARTHandle = osThreadNew(tarea_UART_func, NULL, &tarea_UART_attributes);
 80006aa:	4a27      	ldr	r2, [pc, #156]	; (8000748 <main+0x140>)
 80006ac:	2100      	movs	r1, #0
 80006ae:	4827      	ldr	r0, [pc, #156]	; (800074c <main+0x144>)
 80006b0:	f00e fbc6 	bl	800ee40 <osThreadNew>
 80006b4:	4603      	mov	r3, r0
 80006b6:	4a26      	ldr	r2, [pc, #152]	; (8000750 <main+0x148>)
 80006b8:	6013      	str	r3, [r2, #0]

  /* creation of temporizador */
  temporizadorHandle = osThreadNew(temporizador_func, NULL, &temporizador_attributes);
 80006ba:	4a26      	ldr	r2, [pc, #152]	; (8000754 <main+0x14c>)
 80006bc:	2100      	movs	r1, #0
 80006be:	4826      	ldr	r0, [pc, #152]	; (8000758 <main+0x150>)
 80006c0:	f00e fbbe 	bl	800ee40 <osThreadNew>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a25      	ldr	r2, [pc, #148]	; (800075c <main+0x154>)
 80006c8:	6013      	str	r3, [r2, #0]

  /* creation of sendMQTT */
  sendMQTTHandle = osThreadNew(sendMQTT_func, NULL, &sendMQTT_attributes);
 80006ca:	4a25      	ldr	r2, [pc, #148]	; (8000760 <main+0x158>)
 80006cc:	2100      	movs	r1, #0
 80006ce:	4825      	ldr	r0, [pc, #148]	; (8000764 <main+0x15c>)
 80006d0:	f00e fbb6 	bl	800ee40 <osThreadNew>
 80006d4:	4603      	mov	r3, r0
 80006d6:	4a24      	ldr	r2, [pc, #144]	; (8000768 <main+0x160>)
 80006d8:	6013      	str	r3, [r2, #0]

  /* creation of wifiStartTask */
  wifiStartTaskHandle = osThreadNew(wifiStartTask_func, NULL, &wifiStartTask_attributes);
 80006da:	4a24      	ldr	r2, [pc, #144]	; (800076c <main+0x164>)
 80006dc:	2100      	movs	r1, #0
 80006de:	4824      	ldr	r0, [pc, #144]	; (8000770 <main+0x168>)
 80006e0:	f00e fbae 	bl	800ee40 <osThreadNew>
 80006e4:	4603      	mov	r3, r0
 80006e6:	4a23      	ldr	r2, [pc, #140]	; (8000774 <main+0x16c>)
 80006e8:	6013      	str	r3, [r2, #0]

  /* creation of mqttSubscribe */
  mqttSubscribeHandle = osThreadNew(mqttSubscribe_func, NULL, &mqttSubscribe_attributes);
 80006ea:	4a23      	ldr	r2, [pc, #140]	; (8000778 <main+0x170>)
 80006ec:	2100      	movs	r1, #0
 80006ee:	4823      	ldr	r0, [pc, #140]	; (800077c <main+0x174>)
 80006f0:	f00e fba6 	bl	800ee40 <osThreadNew>
 80006f4:	4603      	mov	r3, r0
 80006f6:	4a22      	ldr	r2, [pc, #136]	; (8000780 <main+0x178>)
 80006f8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_UART_Receive_IT(&huart1,&rec_data,1);
 80006fa:	2201      	movs	r2, #1
 80006fc:	4921      	ldr	r1, [pc, #132]	; (8000784 <main+0x17c>)
 80006fe:	4822      	ldr	r0, [pc, #136]	; (8000788 <main+0x180>)
 8000700:	f007 fbfc 	bl	8007efc <HAL_UART_Receive_IT>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000704:	f00e fb76 	bl	800edf4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000708:	e7fe      	b.n	8000708 <main+0x100>
 800070a:	bf00      	nop
 800070c:	200007c0 	.word	0x200007c0
 8000710:	08013df0 	.word	0x08013df0
 8000714:	08015634 	.word	0x08015634
 8000718:	200007a0 	.word	0x200007a0
 800071c:	0801564c 	.word	0x0801564c
 8000720:	200007a4 	.word	0x200007a4
 8000724:	08015514 	.word	0x08015514
 8000728:	08001295 	.word	0x08001295
 800072c:	20000780 	.word	0x20000780
 8000730:	08015538 	.word	0x08015538
 8000734:	080015ad 	.word	0x080015ad
 8000738:	20000784 	.word	0x20000784
 800073c:	0801555c 	.word	0x0801555c
 8000740:	08001789 	.word	0x08001789
 8000744:	20000788 	.word	0x20000788
 8000748:	08015580 	.word	0x08015580
 800074c:	080017f1 	.word	0x080017f1
 8000750:	2000078c 	.word	0x2000078c
 8000754:	080155a4 	.word	0x080155a4
 8000758:	08001841 	.word	0x08001841
 800075c:	20000790 	.word	0x20000790
 8000760:	080155c8 	.word	0x080155c8
 8000764:	0800187d 	.word	0x0800187d
 8000768:	20000794 	.word	0x20000794
 800076c:	080155ec 	.word	0x080155ec
 8000770:	08001945 	.word	0x08001945
 8000774:	20000798 	.word	0x20000798
 8000778:	08015610 	.word	0x08015610
 800077c:	08001999 	.word	0x08001999
 8000780:	2000079c 	.word	0x2000079c
 8000784:	20000828 	.word	0x20000828
 8000788:	20000270 	.word	0x20000270

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b096      	sub	sp, #88	; 0x58
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2244      	movs	r2, #68	; 0x44
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f012 f869 	bl	8012872 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007b2:	f003 fd1d 	bl	80041f0 <HAL_PWREx_ControlVoltageScaling>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007bc:	f001 f912 	bl	80019e4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007c0:	f003 fcf8 	bl	80041b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007c4:	4b22      	ldr	r3, [pc, #136]	; (8000850 <SystemClock_Config+0xc4>)
 80007c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80007ca:	4a21      	ldr	r2, [pc, #132]	; (8000850 <SystemClock_Config+0xc4>)
 80007cc:	f023 0318 	bic.w	r3, r3, #24
 80007d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80007d4:	231c      	movs	r3, #28
 80007d6:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007e0:	2301      	movs	r3, #1
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007e8:	2360      	movs	r3, #96	; 0x60
 80007ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ec:	2302      	movs	r3, #2
 80007ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007f0:	2301      	movs	r3, #1
 80007f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007f4:	2301      	movs	r3, #1
 80007f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007f8:	2328      	movs	r3, #40	; 0x28
 80007fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007fc:	2307      	movs	r3, #7
 80007fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000800:	2302      	movs	r3, #2
 8000802:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4618      	mov	r0, r3
 800080e:	f003 fe11 	bl	8004434 <HAL_RCC_OscConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000818:	f001 f8e4 	bl	80019e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081c:	230f      	movs	r3, #15
 800081e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000820:	2303      	movs	r3, #3
 8000822:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000830:	463b      	mov	r3, r7
 8000832:	2104      	movs	r1, #4
 8000834:	4618      	mov	r0, r3
 8000836:	f004 f9e5 	bl	8004c04 <HAL_RCC_ClockConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000840:	f001 f8d0 	bl	80019e4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000844:	f004 ff00 	bl	8005648 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000848:	bf00      	nop
 800084a:	3758      	adds	r7, #88	; 0x58
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40021000 	.word	0x40021000

08000854 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000858:	4b18      	ldr	r3, [pc, #96]	; (80008bc <MX_DFSDM1_Init+0x68>)
 800085a:	4a19      	ldr	r2, [pc, #100]	; (80008c0 <MX_DFSDM1_Init+0x6c>)
 800085c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800085e:	4b17      	ldr	r3, [pc, #92]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000860:	2201      	movs	r2, #1
 8000862:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000864:	4b15      	ldr	r3, [pc, #84]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800086a:	4b14      	ldr	r3, [pc, #80]	; (80008bc <MX_DFSDM1_Init+0x68>)
 800086c:	2202      	movs	r2, #2
 800086e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000870:	4b12      	ldr	r3, [pc, #72]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000876:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <MX_DFSDM1_Init+0x68>)
 800087e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000882:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000884:	4b0d      	ldr	r3, [pc, #52]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800088a:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <MX_DFSDM1_Init+0x68>)
 800088c:	2204      	movs	r2, #4
 800088e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000890:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <MX_DFSDM1_Init+0x68>)
 8000898:	2201      	movs	r2, #1
 800089a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <MX_DFSDM1_Init+0x68>)
 800089e:	2200      	movs	r2, #0
 80008a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80008a2:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MX_DFSDM1_Init+0x68>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008a8:	4804      	ldr	r0, [pc, #16]	; (80008bc <MX_DFSDM1_Init+0x68>)
 80008aa:	f002 f929 	bl	8002b00 <HAL_DFSDM_ChannelInit>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80008b4:	f001 f896 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	200000d4 	.word	0x200000d4
 80008c0:	40016020 	.word	0x40016020

080008c4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	; (8000938 <MX_I2C2_Init+0x74>)
 80008ca:	4a1c      	ldr	r2, [pc, #112]	; (800093c <MX_I2C2_Init+0x78>)
 80008cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80008ce:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <MX_I2C2_Init+0x74>)
 80008d0:	f640 6214 	movw	r2, #3604	; 0xe14
 80008d4:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008d6:	4b18      	ldr	r3, [pc, #96]	; (8000938 <MX_I2C2_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008dc:	4b16      	ldr	r3, [pc, #88]	; (8000938 <MX_I2C2_Init+0x74>)
 80008de:	2201      	movs	r2, #1
 80008e0:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008e2:	4b15      	ldr	r3, [pc, #84]	; (8000938 <MX_I2C2_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <MX_I2C2_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008ee:	4b12      	ldr	r3, [pc, #72]	; (8000938 <MX_I2C2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008f4:	4b10      	ldr	r3, [pc, #64]	; (8000938 <MX_I2C2_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008fa:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <MX_I2C2_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000900:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_I2C2_Init+0x74>)
 8000902:	f002 fd6f 	bl	80033e4 <HAL_I2C_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800090c:	f001 f86a 	bl	80019e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000910:	2100      	movs	r1, #0
 8000912:	4809      	ldr	r0, [pc, #36]	; (8000938 <MX_I2C2_Init+0x74>)
 8000914:	f003 fa6e 	bl	8003df4 <HAL_I2CEx_ConfigAnalogFilter>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800091e:	f001 f861 	bl	80019e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000922:	2100      	movs	r1, #0
 8000924:	4804      	ldr	r0, [pc, #16]	; (8000938 <MX_I2C2_Init+0x74>)
 8000926:	f003 fab0 	bl	8003e8a <HAL_I2CEx_ConfigDigitalFilter>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000930:	f001 f858 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	2000010c 	.word	0x2000010c
 800093c:	40005800 	.word	0x40005800

08000940 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <MX_QUADSPI_Init+0x44>)
 8000946:	4a10      	ldr	r2, [pc, #64]	; (8000988 <MX_QUADSPI_Init+0x48>)
 8000948:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_QUADSPI_Init+0x44>)
 800094c:	2202      	movs	r2, #2
 800094e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <MX_QUADSPI_Init+0x44>)
 8000952:	2204      	movs	r2, #4
 8000954:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_QUADSPI_Init+0x44>)
 8000958:	2210      	movs	r2, #16
 800095a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_QUADSPI_Init+0x44>)
 800095e:	2217      	movs	r2, #23
 8000960:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_QUADSPI_Init+0x44>)
 8000964:	2200      	movs	r2, #0
 8000966:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_QUADSPI_Init+0x44>)
 800096a:	2200      	movs	r2, #0
 800096c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <MX_QUADSPI_Init+0x44>)
 8000970:	f003 fca4 	bl	80042bc <HAL_QSPI_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800097a:	f001 f833 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000158 	.word	0x20000158
 8000988:	a0001000 	.word	0xa0001000

0800098c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80009a0:	2300      	movs	r3, #0
 80009a2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009a4:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009a6:	4a26      	ldr	r2, [pc, #152]	; (8000a40 <MX_RTC_Init+0xb4>)
 80009a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80009aa:	4b24      	ldr	r3, [pc, #144]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009b0:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009b2:	227f      	movs	r2, #127	; 0x7f
 80009b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009b6:	4b21      	ldr	r3, [pc, #132]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009b8:	22ff      	movs	r2, #255	; 0xff
 80009ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009bc:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80009c2:	4b1e      	ldr	r3, [pc, #120]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009c8:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80009ce:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009d4:	4819      	ldr	r0, [pc, #100]	; (8000a3c <MX_RTC_Init+0xb0>)
 80009d6:	f005 f819 	bl	8005a0c <HAL_RTC_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80009e0:	f001 f800 	bl	80019e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 13;
 80009e4:	230d      	movs	r3, #13
 80009e6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 1;
 80009e8:	2301      	movs	r3, #1
 80009ea:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	2200      	movs	r2, #0
 80009fc:	4619      	mov	r1, r3
 80009fe:	480f      	ldr	r0, [pc, #60]	; (8000a3c <MX_RTC_Init+0xb0>)
 8000a00:	f005 f87f 	bl	8005b02 <HAL_RTC_SetTime>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000a0a:	f000 ffeb 	bl	80019e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000a12:	2301      	movs	r3, #1
 8000a14:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000a16:	2301      	movs	r3, #1
 8000a18:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000a1e:	463b      	mov	r3, r7
 8000a20:	2200      	movs	r2, #0
 8000a22:	4619      	mov	r1, r3
 8000a24:	4805      	ldr	r0, [pc, #20]	; (8000a3c <MX_RTC_Init+0xb0>)
 8000a26:	f005 f965 	bl	8005cf4 <HAL_RTC_SetDate>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000a30:	f000 ffd8 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a34:	bf00      	nop
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000019c 	.word	0x2000019c
 8000a40:	40002800 	.word	0x40002800

08000a44 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a4a:	4a1c      	ldr	r2, [pc, #112]	; (8000abc <MX_SPI3_Init+0x78>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a54:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a5e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a62:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a76:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a92:	2207      	movs	r2, #7
 8000a94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000a9e:	2208      	movs	r2, #8
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_SPI3_Init+0x74>)
 8000aa4:	f005 facc 	bl	8006040 <HAL_SPI_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000aae:	f000 ff99 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200001c0 	.word	0x200001c0
 8000abc:	40003c00 	.word	0x40003c00

08000ac0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ad0:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000ad2:	4a15      	ldr	r2, [pc, #84]	; (8000b28 <MX_TIM7_Init+0x68>)
 8000ad4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000ad6:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000adc:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 799;
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000ae4:	f240 321f 	movw	r2, #799	; 0x31f
 8000ae8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000af0:	480c      	ldr	r0, [pc, #48]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000af2:	f006 fdd2 	bl	800769a <HAL_TIM_Base_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000afc:	f000 ff72 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b00:	2300      	movs	r3, #0
 8000b02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4805      	ldr	r0, [pc, #20]	; (8000b24 <MX_TIM7_Init+0x64>)
 8000b0e:	f007 f86d 	bl	8007bec <HAL_TIMEx_MasterConfigSynchronization>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000b18:	f000 ff64 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	3710      	adds	r7, #16
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000224 	.word	0x20000224
 8000b28:	40001400 	.word	0x40001400

08000b2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b32:	4a15      	ldr	r2, [pc, #84]	; (8000b88 <MX_USART1_UART_Init+0x5c>)
 8000b34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b36:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b44:	4b0f      	ldr	r3, [pc, #60]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b52:	220c      	movs	r2, #12
 8000b54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b56:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b5c:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b68:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b6e:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_USART1_UART_Init+0x58>)
 8000b70:	f007 f8e2 	bl	8007d38 <HAL_UART_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b7a:	f000 ff33 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000270 	.word	0x20000270
 8000b88:	40013800 	.word	0x40013800

08000b8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b90:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000b92:	4a15      	ldr	r2, [pc, #84]	; (8000be8 <MX_USART3_UART_Init+0x5c>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b96:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bce:	4805      	ldr	r0, [pc, #20]	; (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bd0:	f007 f8b2 	bl	8007d38 <HAL_UART_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bda:	f000 ff03 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200002f4 	.word	0x200002f4
 8000be8:	40004800 	.word	0x40004800

08000bec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000bf0:	4b14      	ldr	r3, [pc, #80]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bf2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bf6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bf8:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bfa:	2206      	movs	r2, #6
 8000bfc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bfe:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c00:	2202      	movs	r2, #2
 8000c02:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c06:	2202      	movs	r2, #2
 8000c08:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000c10:	4b0c      	ldr	r3, [pc, #48]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000c16:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c22:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000c28:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c2e:	4805      	ldr	r0, [pc, #20]	; (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c30:	f003 f977 	bl	8003f22 <HAL_PCD_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000c3a:	f000 fed3 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000378 	.word	0x20000378

08000c48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	; 0x28
 8000c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c5e:	4bbb      	ldr	r3, [pc, #748]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c62:	4aba      	ldr	r2, [pc, #744]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c64:	f043 0310 	orr.w	r3, r3, #16
 8000c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c6a:	4bb8      	ldr	r3, [pc, #736]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6e:	f003 0310 	and.w	r3, r3, #16
 8000c72:	613b      	str	r3, [r7, #16]
 8000c74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c76:	4bb5      	ldr	r3, [pc, #724]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7a:	4ab4      	ldr	r2, [pc, #720]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c82:	4bb2      	ldr	r3, [pc, #712]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	4baf      	ldr	r3, [pc, #700]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c92:	4aae      	ldr	r2, [pc, #696]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c9a:	4bac      	ldr	r3, [pc, #688]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	4ba9      	ldr	r3, [pc, #676]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000caa:	4aa8      	ldr	r2, [pc, #672]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cb2:	4ba6      	ldr	r3, [pc, #664]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cbe:	4ba3      	ldr	r3, [pc, #652]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc2:	4aa2      	ldr	r2, [pc, #648]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000cc4:	f043 0308 	orr.w	r3, r3, #8
 8000cc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cca:	4ba0      	ldr	r3, [pc, #640]	; (8000f4c <MX_GPIO_Init+0x304>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cce:	f003 0308 	and.w	r3, r3, #8
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000cdc:	489c      	ldr	r0, [pc, #624]	; (8000f50 <MX_GPIO_Init+0x308>)
 8000cde:	f002 fb51 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f248 1124 	movw	r1, #33060	; 0x8124
 8000ce8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cec:	f002 fb4a 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000cf6:	4897      	ldr	r0, [pc, #604]	; (8000f54 <MX_GPIO_Init+0x30c>)
 8000cf8:	f002 fb44 	bl	8003384 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f241 0181 	movw	r1, #4225	; 0x1081
 8000d02:	4895      	ldr	r0, [pc, #596]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000d04:	f002 fb3e 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d0e:	4892      	ldr	r0, [pc, #584]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000d10:	f002 fb38 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000d14:	2200      	movs	r2, #0
 8000d16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000d1a:	4890      	ldr	r0, [pc, #576]	; (8000f5c <MX_GPIO_Init+0x314>)
 8000d1c:	f002 fb32 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000d20:	2201      	movs	r2, #1
 8000d22:	2101      	movs	r1, #1
 8000d24:	488a      	ldr	r0, [pc, #552]	; (8000f50 <MX_GPIO_Init+0x308>)
 8000d26:	f002 fb2d 	bl	8003384 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000d2a:	f240 1315 	movw	r3, #277	; 0x115
 8000d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d30:	2301      	movs	r3, #1
 8000d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	4619      	mov	r1, r3
 8000d42:	4883      	ldr	r0, [pc, #524]	; (8000f50 <MX_GPIO_Init+0x308>)
 8000d44:	f002 f868 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000d48:	236a      	movs	r3, #106	; 0x6a
 8000d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d4c:	4b84      	ldr	r3, [pc, #528]	; (8000f60 <MX_GPIO_Init+0x318>)
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	487d      	ldr	r0, [pc, #500]	; (8000f50 <MX_GPIO_Init+0x308>)
 8000d5c:	f002 f85c 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOTON_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000d60:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8000d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d66:	4b7e      	ldr	r3, [pc, #504]	; (8000f60 <MX_GPIO_Init+0x318>)
 8000d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	4619      	mov	r1, r3
 8000d74:	4879      	ldr	r0, [pc, #484]	; (8000f5c <MX_GPIO_Init+0x314>)
 8000d76:	f002 f84f 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000d7a:	233f      	movs	r3, #63	; 0x3f
 8000d7c:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d7e:	230b      	movs	r3, #11
 8000d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4873      	ldr	r0, [pc, #460]	; (8000f5c <MX_GPIO_Init+0x314>)
 8000d8e:	f002 f843 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d92:	2303      	movs	r3, #3
 8000d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d96:	2302      	movs	r3, #2
 8000d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000da2:	2308      	movs	r3, #8
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 0314 	add.w	r3, r7, #20
 8000daa:	4619      	mov	r1, r3
 8000dac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db0:	f002 f832 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin LED1_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000db4:	f248 1324 	movw	r3, #33060	; 0x8124
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd0:	f002 f822 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000de4:	2301      	movs	r3, #1
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	4619      	mov	r1, r3
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f002 f811 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000df6:	2310      	movs	r3, #16
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dfa:	230b      	movs	r3, #11
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f002 f804 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000e10:	23c0      	movs	r3, #192	; 0xc0
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e20:	2305      	movs	r3, #5
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2e:	f001 fff3 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000e32:	2301      	movs	r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e36:	4b4a      	ldr	r3, [pc, #296]	; (8000f60 <MX_GPIO_Init+0x318>)
 8000e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	4843      	ldr	r0, [pc, #268]	; (8000f54 <MX_GPIO_Init+0x30c>)
 8000e46:	f001 ffe7 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e4e:	230b      	movs	r3, #11
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	483d      	ldr	r0, [pc, #244]	; (8000f54 <MX_GPIO_Init+0x30c>)
 8000e5e:	f001 ffdb 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000e62:	f24f 0314 	movw	r3, #61460	; 0xf014
 8000e66:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4836      	ldr	r0, [pc, #216]	; (8000f54 <MX_GPIO_Init+0x30c>)
 8000e7c:	f001 ffcc 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000e80:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000e84:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e86:	4b36      	ldr	r3, [pc, #216]	; (8000f60 <MX_GPIO_Init+0x318>)
 8000e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e8e:	f107 0314 	add.w	r3, r7, #20
 8000e92:	4619      	mov	r1, r3
 8000e94:	4830      	ldr	r0, [pc, #192]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000e96:	f001 ffbf 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000e9a:	f243 0381 	movw	r3, #12417	; 0x3081
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4829      	ldr	r0, [pc, #164]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000eb4:	f001 ffb0 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000eb8:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4822      	ldr	r0, [pc, #136]	; (8000f5c <MX_GPIO_Init+0x314>)
 8000ed2:	f001 ffa1 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eda:	2302      	movs	r3, #2
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ee6:	2305      	movs	r3, #5
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4819      	ldr	r0, [pc, #100]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000ef2:	f001 ff91 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000ef6:	2378      	movs	r3, #120	; 0x78
 8000ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f02:	2303      	movs	r3, #3
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f06:	2307      	movs	r3, #7
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4811      	ldr	r0, [pc, #68]	; (8000f58 <MX_GPIO_Init+0x310>)
 8000f12:	f001 ff81 	bl	8002e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000f16:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f1c:	2312      	movs	r3, #18
 8000f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f24:	2303      	movs	r3, #3
 8000f26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f28:	2304      	movs	r3, #4
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4619      	mov	r1, r3
 8000f32:	4808      	ldr	r0, [pc, #32]	; (8000f54 <MX_GPIO_Init+0x30c>)
 8000f34:	f001 ff70 	bl	8002e18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2105      	movs	r1, #5
 8000f3c:	2007      	movs	r0, #7
 8000f3e:	f001 fda7 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f42:	2007      	movs	r0, #7
 8000f44:	f001 fdc0 	bl	8002ac8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	e00b      	b.n	8000f64 <MX_GPIO_Init+0x31c>
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	48001000 	.word	0x48001000
 8000f54:	48000400 	.word	0x48000400
 8000f58:	48000c00 	.word	0x48000c00
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	10110000 	.word	0x10110000
 8000f64:	2105      	movs	r1, #5
 8000f66:	2017      	movs	r0, #23
 8000f68:	f001 fd92 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f6c:	2017      	movs	r0, #23
 8000f6e:	f001 fdab 	bl	8002ac8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2105      	movs	r1, #5
 8000f76:	2028      	movs	r0, #40	; 0x28
 8000f78:	f001 fd8a 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f7c:	2028      	movs	r0, #40	; 0x28
 8000f7e:	f001 fda3 	bl	8002ac8 <HAL_NVIC_EnableIRQ>

}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	; 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	e009      	b.n	8000fb2 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	60ba      	str	r2, [r7, #8]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff faec 	bl	8000584 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	697a      	ldr	r2, [r7, #20]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	dbf1      	blt.n	8000f9e <_write+0x12>
	}
	return len;
 8000fba:	687b      	ldr	r3, [r7, #4]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <BSP_ACCELERO_Init_INT>:

ACCELERO_StatusTypeDef BSP_ACCELERO_Init_INT(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
	ACCELERO_StatusTypeDef ret;
	ret = BSP_ACCELERO_Init();
 8000fca:	f008 fba1 	bl	8009710 <BSP_ACCELERO_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	if (ret == ACCELERO_OK)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d12f      	bne.n	8001038 <BSP_ACCELERO_Init_INT+0x74>
	{
		/* Initialize interruption*/
		uint8_t tmp;
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G);
 8000fd8:	210b      	movs	r1, #11
 8000fda:	20d4      	movs	r0, #212	; 0xd4
 8000fdc:	f008 fb5c 	bl	8009698 <SENSOR_IO_Read>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71bb      	strb	r3, [r7, #6]
		tmp |=0b10000000;
 8000fe4:	79bb      	ldrb	r3, [r7, #6]
 8000fe6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fea:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G, tmp);
 8000fec:	79bb      	ldrb	r3, [r7, #6]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	210b      	movs	r1, #11
 8000ff2:	20d4      	movs	r0, #212	; 0xd4
 8000ff4:	f008 fb36 	bl	8009664 <SENSOR_IO_Write>
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8000ff8:	210d      	movs	r1, #13
 8000ffa:	20d4      	movs	r0, #212	; 0xd4
 8000ffc:	f008 fb4c 	bl	8009698 <SENSOR_IO_Read>
 8001000:	4603      	mov	r3, r0
 8001002:	71bb      	strb	r3, [r7, #6]
		tmp |=0b00000001;
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	461a      	mov	r2, r3
 8001010:	210d      	movs	r1, #13
 8001012:	20d4      	movs	r0, #212	; 0xd4
 8001014:	f008 fb26 	bl	8009664 <SENSOR_IO_Write>
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG);
 8001018:	211a      	movs	r1, #26
 800101a:	20d4      	movs	r0, #212	; 0xd4
 800101c:	f008 fb3c 	bl	8009698 <SENSOR_IO_Read>
 8001020:	4603      	mov	r3, r0
 8001022:	71bb      	strb	r3, [r7, #6]
		tmp |=0b10000000;
 8001024:	79bb      	ldrb	r3, [r7, #6]
 8001026:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800102a:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG, tmp);
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	461a      	mov	r2, r3
 8001030:	211a      	movs	r1, #26
 8001032:	20d4      	movs	r0, #212	; 0xd4
 8001034:	f008 fb16 	bl	8009664 <SENSOR_IO_Write>
	}
	return ret;
 8001038:	79fb      	ldrb	r3, [r7, #7]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

	static osStatus_t estado;
	if (huart == &huart1)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <HAL_UART_RxCpltCallback+0x3c>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d110      	bne.n	8001076 <HAL_UART_RxCpltCallback+0x32>
	{
		HAL_UART_Receive_IT(&huart1,&rec_data,1);
 8001054:	2201      	movs	r2, #1
 8001056:	490b      	ldr	r1, [pc, #44]	; (8001084 <HAL_UART_RxCpltCallback+0x40>)
 8001058:	4809      	ldr	r0, [pc, #36]	; (8001080 <HAL_UART_RxCpltCallback+0x3c>)
 800105a:	f006 ff4f 	bl	8007efc <HAL_UART_Receive_IT>
		printf("Recibido: %d\r\n",rec_data);
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_UART_RxCpltCallback+0x40>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	4619      	mov	r1, r3
 8001064:	4808      	ldr	r0, [pc, #32]	; (8001088 <HAL_UART_RxCpltCallback+0x44>)
 8001066:	f011 ff8f 	bl	8012f88 <iprintf>
		osThreadFlagsSet(tarea_UARTHandle,0x0002U);
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <HAL_UART_RxCpltCallback+0x48>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2102      	movs	r1, #2
 8001070:	4618      	mov	r0, r3
 8001072:	f00d ffa5 	bl	800efc0 <osThreadFlagsSet>
			printf("Estado: ok\r\n");
		else
			printf("Algo no va bien\r\n");
			*/
	}
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000270 	.word	0x20000270
 8001084:	20000828 	.word	0x20000828
 8001088:	08013e0c 	.word	0x08013e0c
 800108c:	2000078c 	.word	0x2000078c

08001090 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010a0:	d00e      	beq.n	80010c0 <HAL_GPIO_EXTI_Callback+0x30>
 80010a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010a6:	dc18      	bgt.n	80010da <HAL_GPIO_EXTI_Callback+0x4a>
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d013      	beq.n	80010d4 <HAL_GPIO_EXTI_Callback+0x44>
 80010ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010b0:	d113      	bne.n	80010da <HAL_GPIO_EXTI_Callback+0x4a>
	{
		case (LSM6DSL_INT1_EXTI11_Pin):
		{
			osThreadFlagsSet(readAccelHandle,0x0001U);
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_GPIO_EXTI_Callback+0x54>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2101      	movs	r1, #1
 80010b8:	4618      	mov	r0, r3
 80010ba:	f00d ff81 	bl	800efc0 <osThreadFlagsSet>
			break;
 80010be:	e00d      	b.n	80010dc <HAL_GPIO_EXTI_Callback+0x4c>
		}
		case(BOTON_Pin):
		{
			printf("Ha pulsado el boton\r\n");
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80010c2:	f011 ffe7 	bl	8013094 <puts>
			osThreadFlagsSet(readAccelHandle,0x0002U);
 80010c6:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <HAL_GPIO_EXTI_Callback+0x54>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2102      	movs	r1, #2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f00d ff77 	bl	800efc0 <osThreadFlagsSet>
			break;
 80010d2:	e003      	b.n	80010dc <HAL_GPIO_EXTI_Callback+0x4c>
		}
		case (GPIO_PIN_1):
		{
			SPI_WIFI_ISR();
 80010d4:	f009 ff88 	bl	800afe8 <SPI_WIFI_ISR>
			break;
 80010d8:	e000      	b.n	80010dc <HAL_GPIO_EXTI_Callback+0x4c>
		}
		default:
		{
		  break;
 80010da:	bf00      	nop
		}
	}
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000784 	.word	0x20000784
 80010e8:	08013e1c 	.word	0x08013e1c

080010ec <wifi_start>:

static int wifi_start(void)
{
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6];
  printf("wifistart\r\n");
 80010f2:	481d      	ldr	r0, [pc, #116]	; (8001168 <wifi_start+0x7c>)
 80010f4:	f011 ffce 	bl	8013094 <puts>
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80010f8:	f009 ff86 	bl	800b008 <WIFI_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d129      	bne.n	8001156 <wifi_start+0x6a>
  {
	printf("xddddddd\r\n");
 8001102:	481a      	ldr	r0, [pc, #104]	; (800116c <wifi_start+0x80>)
 8001104:	f011 ffc6 	bl	8013094 <puts>
    printf(("ES-WIFI Initialized.\r\n"));
 8001108:	4819      	ldr	r0, [pc, #100]	; (8001170 <wifi_start+0x84>)
 800110a:	f011 ffc3 	bl	8013094 <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 800110e:	463b      	mov	r3, r7
 8001110:	4618      	mov	r0, r3
 8001112:	f009 ffc7 	bl	800b0a4 <WIFI_GetMAC_Address>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d116      	bne.n	800114a <wifi_start+0x5e>
    {
      printf("MAC asignada\r\n");
 800111c:	4815      	ldr	r0, [pc, #84]	; (8001174 <wifi_start+0x88>)
 800111e:	f011 ffb9 	bl	8013094 <puts>
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
               MAC_Addr[0],
 8001122:	783b      	ldrb	r3, [r7, #0]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001124:	4618      	mov	r0, r3
               MAC_Addr[1],
 8001126:	787b      	ldrb	r3, [r7, #1]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001128:	461c      	mov	r4, r3
               MAC_Addr[2],
 800112a:	78bb      	ldrb	r3, [r7, #2]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800112c:	461d      	mov	r5, r3
               MAC_Addr[3],
 800112e:	78fb      	ldrb	r3, [r7, #3]
               MAC_Addr[4],
 8001130:	793a      	ldrb	r2, [r7, #4]
               MAC_Addr[5]);
 8001132:	7979      	ldrb	r1, [r7, #5]
      printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001134:	9102      	str	r1, [sp, #8]
 8001136:	9201      	str	r2, [sp, #4]
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	462b      	mov	r3, r5
 800113c:	4622      	mov	r2, r4
 800113e:	4601      	mov	r1, r0
 8001140:	480d      	ldr	r0, [pc, #52]	; (8001178 <wifi_start+0x8c>)
 8001142:	f011 ff21 	bl	8012f88 <iprintf>
  else
  {
	printf("Errorfifi\r\n");
    return -1;
  }
  return 0;
 8001146:	2300      	movs	r3, #0
 8001148:	e00a      	b.n	8001160 <wifi_start+0x74>
      printf("> ERROR : CANNOT get MAC address\r\n");
 800114a:	480c      	ldr	r0, [pc, #48]	; (800117c <wifi_start+0x90>)
 800114c:	f011 ffa2 	bl	8013094 <puts>
      return -1;
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	e004      	b.n	8001160 <wifi_start+0x74>
	printf("Errorfifi\r\n");
 8001156:	480a      	ldr	r0, [pc, #40]	; (8001180 <wifi_start+0x94>)
 8001158:	f011 ff9c 	bl	8013094 <puts>
    return -1;
 800115c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001160:	4618      	mov	r0, r3
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bdb0      	pop	{r4, r5, r7, pc}
 8001168:	08013e34 	.word	0x08013e34
 800116c:	08013e40 	.word	0x08013e40
 8001170:	08013e4c 	.word	0x08013e4c
 8001174:	08013e64 	.word	0x08013e64
 8001178:	08013e74 	.word	0x08013e74
 800117c:	08013eb4 	.word	0x08013eb4
 8001180:	08013ed8 	.word	0x08013ed8

08001184 <wifi_connect>:

int wifi_connect(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af02      	add	r7, sp, #8

  wifi_start();
 800118a:	f7ff ffaf 	bl	80010ec <wifi_start>

  printf("Connecting to %s\r\n",SSID);
 800118e:	4919      	ldr	r1, [pc, #100]	; (80011f4 <wifi_connect+0x70>)
 8001190:	4819      	ldr	r0, [pc, #100]	; (80011f8 <wifi_connect+0x74>)
 8001192:	f011 fef9 	bl	8012f88 <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8001196:	2203      	movs	r2, #3
 8001198:	4918      	ldr	r1, [pc, #96]	; (80011fc <wifi_connect+0x78>)
 800119a:	4816      	ldr	r0, [pc, #88]	; (80011f4 <wifi_connect+0x70>)
 800119c:	f009 ff60 	bl	800b060 <WIFI_Connect>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d11d      	bne.n	80011e2 <wifi_connect+0x5e>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80011a6:	4816      	ldr	r0, [pc, #88]	; (8001200 <wifi_connect+0x7c>)
 80011a8:	f009 ff92 	bl	800b0d0 <WIFI_GetIP_Address>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d111      	bne.n	80011d6 <wifi_connect+0x52>
    {
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
               IP_Addr[0],
 80011b2:	4b13      	ldr	r3, [pc, #76]	; (8001200 <wifi_connect+0x7c>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80011b6:	4619      	mov	r1, r3
               IP_Addr[1],
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <wifi_connect+0x7c>)
 80011ba:	785b      	ldrb	r3, [r3, #1]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80011bc:	461a      	mov	r2, r3
               IP_Addr[2],
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <wifi_connect+0x7c>)
 80011c0:	789b      	ldrb	r3, [r3, #2]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80011c2:	4618      	mov	r0, r3
               IP_Addr[3]);
 80011c4:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <wifi_connect+0x7c>)
 80011c6:	78db      	ldrb	r3, [r3, #3]
      printf("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	4603      	mov	r3, r0
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <wifi_connect+0x80>)
 80011ce:	f011 fedb 	bl	8012f88 <iprintf>
  else
  {
		 printf("ERROR : es-wifi module NOT connected\n");
     return -1;
  }
  return 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	e00a      	b.n	80011ec <wifi_connect+0x68>
		  printf(" ERROR : es-wifi module CANNOT get IP address\r\n");
 80011d6:	480c      	ldr	r0, [pc, #48]	; (8001208 <wifi_connect+0x84>)
 80011d8:	f011 ff5c 	bl	8013094 <puts>
      return -1;
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295
 80011e0:	e004      	b.n	80011ec <wifi_connect+0x68>
		 printf("ERROR : es-wifi module NOT connected\n");
 80011e2:	480a      	ldr	r0, [pc, #40]	; (800120c <wifi_connect+0x88>)
 80011e4:	f011 ff56 	bl	8013094 <puts>
     return -1;
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	08013ee4 	.word	0x08013ee4
 80011f8:	08013ef4 	.word	0x08013ef4
 80011fc:	08013f08 	.word	0x08013f08
 8001200:	200007c4 	.word	0x200007c4
 8001204:	08013f14 	.word	0x08013f14
 8001208:	08013f50 	.word	0x08013f50
 800120c:	08013f80 	.word	0x08013f80

08001210 <SPI3_IRQHandler>:
  * @brief  SPI3 line detection callback.
  * @param  None
  * @retval None
  */
void SPI3_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001214:	4802      	ldr	r0, [pc, #8]	; (8001220 <SPI3_IRQHandler+0x10>)
 8001216:	f005 fd0f 	bl	8006c38 <HAL_SPI_IRQHandler>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000cec 	.word	0x20000cec

08001224 <MQTT_context_Init>:

void MQTT_context_Init(void){
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
	/* Attempt to connect to the MQTT broker. The socket is returned in
	* the network context structure. */
	xNetworkStatus = prvConnectToServer( &xNetworkContext );
 800122a:	4814      	ldr	r0, [pc, #80]	; (800127c <MQTT_context_Init+0x58>)
 800122c:	f000 fbe0 	bl	80019f0 <prvConnectToServer>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b12      	ldr	r3, [pc, #72]	; (8001280 <MQTT_context_Init+0x5c>)
 8001236:	701a      	strb	r2, [r3, #0]
	printf("Mitad de la definicion mqtt\r\n");
 8001238:	4812      	ldr	r0, [pc, #72]	; (8001284 <MQTT_context_Init+0x60>)
 800123a:	f011 ff2b 	bl	8013094 <puts>
	configASSERT( xNetworkStatus == PLAINTEXT_TRANSPORT_SUCCESS );
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <MQTT_context_Init+0x5c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d00a      	beq.n	800125c <MQTT_context_Init+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800124a:	f383 8811 	msr	BASEPRI, r3
 800124e:	f3bf 8f6f 	isb	sy
 8001252:	f3bf 8f4f 	dsb	sy
 8001256:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001258:	bf00      	nop
 800125a:	e7fe      	b.n	800125a <MQTT_context_Init+0x36>
	//LOG(("Trying to create an MQTT connection\n"));
	prvCreateMQTTConnectionWithBroker( &xMQTTContext, &xNetworkContext );
 800125c:	4907      	ldr	r1, [pc, #28]	; (800127c <MQTT_context_Init+0x58>)
 800125e:	480a      	ldr	r0, [pc, #40]	; (8001288 <MQTT_context_Init+0x64>)
 8001260:	f000 fc10 	bl	8001a84 <prvCreateMQTTConnectionWithBroker>
	prvMQTTSubscribeToTopic(&xMQTTContext,pcTempTopic2);
 8001264:	4909      	ldr	r1, [pc, #36]	; (800128c <MQTT_context_Init+0x68>)
 8001266:	4808      	ldr	r0, [pc, #32]	; (8001288 <MQTT_context_Init+0x64>)
 8001268:	f000 fcc2 	bl	8001bf0 <prvMQTTSubscribeToTopic>
	printf("Contexto mqtt inicializado\r\n");
 800126c:	4808      	ldr	r0, [pc, #32]	; (8001290 <MQTT_context_Init+0x6c>)
 800126e:	f011 ff11 	bl	8013094 <puts>

}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200007c8 	.word	0x200007c8
 8001280:	20000820 	.word	0x20000820
 8001284:	08013fa8 	.word	0x08013fa8
 8001288:	200007d0 	.word	0x200007d0
 800128c:	08013fc8 	.word	0x08013fc8
 8001290:	08013fe4 	.word	0x08013fe4

08001294 <RTC_set_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_RTC_set_func */
void RTC_set_func(void *argument)
{
 8001294:	b5b0      	push	{r4, r5, r7, lr}
 8001296:	b09e      	sub	sp, #120	; 0x78
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t recibido[3];
	//uint32_t flag_rec;
	osStatus_t estado;
	uint32_t return_wait = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	66bb      	str	r3, [r7, #104]	; 0x68

	uint16_t num_usuario;
	uint8_t to_change[6];
	const char* msg_hora_ok = "\r\nHora cambiada correctamente\r\n";
 80012a0:	4bae      	ldr	r3, [pc, #696]	; (800155c <RTC_set_func+0x2c8>)
 80012a2:	657b      	str	r3, [r7, #84]	; 0x54
	const char* msg_fecha_ok = "Fecha cambiada correctamente\r\n";
 80012a4:	4bae      	ldr	r3, [pc, #696]	; (8001560 <RTC_set_func+0x2cc>)
 80012a6:	653b      	str	r3, [r7, #80]	; 0x50
	const char* msg_error = "\r\nERROR: Valor no vlido\r\n";
 80012a8:	4bae      	ldr	r3, [pc, #696]	; (8001564 <RTC_set_func+0x2d0>)
 80012aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	const char* msg_rtc1 = "\r\n\r\n========================\r\n"
 80012ac:	4bae      	ldr	r3, [pc, #696]	; (8001568 <RTC_set_func+0x2d4>)
 80012ae:	64bb      	str	r3, [r7, #72]	; 0x48
	"| Configurar rtc |\r\n"
	"========================\r\n\r\n";
	const char* msg[6] = {
 80012b0:	4bae      	ldr	r3, [pc, #696]	; (800156c <RTC_set_func+0x2d8>)
 80012b2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80012b6:	461d      	mov	r5, r3
 80012b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012bc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012c0:	e884 0003 	stmia.w	r4, {r0, r1}
	"Hora (0-23): ", "\r\nMinuto (0-59): ","\r\nSegundo (0-59): ","\r\nDa (1-31): ","\r\nMes (1-12): ",
	"\r\nAo (0-99): "};
	uint8_t limit[6][2] = {{0,23},{0,59},{0,59},{1,31},{1,12},{0,99}};
 80012c4:	4aaa      	ldr	r2, [pc, #680]	; (8001570 <RTC_set_func+0x2dc>)
 80012c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80012cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//uint8_t *toChange[6] = {&GetTime.Hours, &GetTime.Minutes, &GetTime.Seconds, &GetDate.Date,&GetDate.Month, &GetDate.Year};

	printf("Empieza el bucle\r\n");
 80012d0:	48a8      	ldr	r0, [pc, #672]	; (8001574 <RTC_set_func+0x2e0>)
 80012d2:	f011 fedf 	bl	8013094 <puts>
	estado = osMessageQueuePut(print_queueHandle, &msg_rtc1, 0, pdMS_TO_TICKS(500));
 80012d6:	4ba8      	ldr	r3, [pc, #672]	; (8001578 <RTC_set_func+0x2e4>)
 80012d8:	6818      	ldr	r0, [r3, #0]
 80012da:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80012de:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012e2:	2200      	movs	r2, #0
 80012e4:	f00d ffca 	bl	800f27c <osMessageQueuePut>
 80012e8:	6678      	str	r0, [r7, #100]	; 0x64
	int i,j = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	66fb      	str	r3, [r7, #108]	; 0x6c
	for (i=0;i<6;){
 80012ee:	2300      	movs	r3, #0
 80012f0:	673b      	str	r3, [r7, #112]	; 0x70
 80012f2:	e0d8      	b.n	80014a6 <RTC_set_func+0x212>
		estado = osMessageQueuePut(print_queueHandle, &msg[i], 0, pdMS_TO_TICKS(500));
 80012f4:	4ba0      	ldr	r3, [pc, #640]	; (8001578 <RTC_set_func+0x2e4>)
 80012f6:	6818      	ldr	r0, [r3, #0]
 80012f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80012fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	18d1      	adds	r1, r2, r3
 8001302:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001306:	2200      	movs	r2, #0
 8001308:	f00d ffb8 	bl	800f27c <osMessageQueuePut>
 800130c:	6678      	str	r0, [r7, #100]	; 0x64
		printf("Esperando a que ser reciba el dato\r\n");
 800130e:	489b      	ldr	r0, [pc, #620]	; (800157c <RTC_set_func+0x2e8>)
 8001310:	f011 fec0 	bl	8013094 <puts>

		for (j=0;j<3;j++){
 8001314:	2300      	movs	r3, #0
 8001316:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001318:	e022      	b.n	8001360 <RTC_set_func+0xcc>
			estado = osMessageQueueGet(receive_queueHandle, &recibido[j], NULL, osWaitForever);
 800131a:	4b99      	ldr	r3, [pc, #612]	; (8001580 <RTC_set_func+0x2ec>)
 800131c:	6818      	ldr	r0, [r3, #0]
 800131e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001322:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001324:	18d1      	adds	r1, r2, r3
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	2200      	movs	r2, #0
 800132c:	f00e f806 	bl	800f33c <osMessageQueueGet>
 8001330:	6678      	str	r0, [r7, #100]	; 0x64
			printf("De la cola: %c\r\n",recibido[j]);
 8001332:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001336:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001338:	4413      	add	r3, r2
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4619      	mov	r1, r3
 800133e:	4891      	ldr	r0, [pc, #580]	; (8001584 <RTC_set_func+0x2f0>)
 8001340:	f011 fe22 	bl	8012f88 <iprintf>
			if(recibido[j]==13){
 8001344:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b0d      	cmp	r3, #13
 8001350:	d103      	bne.n	800135a <RTC_set_func+0xc6>
				printf("Ha pulsado intro\r\n");
 8001352:	488d      	ldr	r0, [pc, #564]	; (8001588 <RTC_set_func+0x2f4>)
 8001354:	f011 fe9e 	bl	8013094 <puts>
				break;
 8001358:	e005      	b.n	8001366 <RTC_set_func+0xd2>
		for (j=0;j<3;j++){
 800135a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800135c:	3301      	adds	r3, #1
 800135e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001362:	2b02      	cmp	r3, #2
 8001364:	ddd9      	ble.n	800131a <RTC_set_func+0x86>
			}
		}
		printf("%d\r\n",j);
 8001366:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001368:	4888      	ldr	r0, [pc, #544]	; (800158c <RTC_set_func+0x2f8>)
 800136a:	f011 fe0d 	bl	8012f88 <iprintf>
		switch(j){
 800136e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001370:	2b03      	cmp	r3, #3
 8001372:	d84a      	bhi.n	800140a <RTC_set_func+0x176>
 8001374:	a201      	add	r2, pc, #4	; (adr r2, 800137c <RTC_set_func+0xe8>)
 8001376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137a:	bf00      	nop
 800137c:	0800138d 	.word	0x0800138d
 8001380:	08001395 	.word	0x08001395
 8001384:	080013a3 	.word	0x080013a3
 8001388:	080013c7 	.word	0x080013c7
		case 0:
			num_usuario=0;
 800138c:	2300      	movs	r3, #0
 800138e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			break;
 8001392:	e03a      	b.n	800140a <RTC_set_func+0x176>
		case 1:
			num_usuario = recibido[0]-48;
 8001394:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001398:	b29b      	uxth	r3, r3
 800139a:	3b30      	subs	r3, #48	; 0x30
 800139c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			//i++;
			break;
 80013a0:	e033      	b.n	800140a <RTC_set_func+0x176>
		case 2:
			num_usuario = 10*(recibido[0]-48)+recibido[1]-48;
 80013a2:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80013a6:	3b30      	subs	r3, #48	; 0x30
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	0092      	lsls	r2, r2, #2
 80013ae:	4413      	add	r3, r2
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	4413      	add	r3, r2
 80013bc:	b29b      	uxth	r3, r3
 80013be:	3b30      	subs	r3, #48	; 0x30
 80013c0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			//i++;
			break;
 80013c4:	e021      	b.n	800140a <RTC_set_func+0x176>
		case 3:
			num_usuario = 100*(recibido[0]-48)+10*(recibido[1]-48)+recibido[2]-48;
 80013c6:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80013ca:	3b30      	subs	r3, #48	; 0x30
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	461a      	mov	r2, r3
 80013d0:	0092      	lsls	r2, r2, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	0091      	lsls	r1, r2, #2
 80013d8:	461a      	mov	r2, r3
 80013da:	460b      	mov	r3, r1
 80013dc:	4413      	add	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80013e6:	3b30      	subs	r3, #48	; 0x30
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	4619      	mov	r1, r3
 80013ec:	0089      	lsls	r1, r1, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4413      	add	r3, r2
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	4413      	add	r3, r2
 8001400:	b29b      	uxth	r3, r3
 8001402:	3b30      	subs	r3, #48	; 0x30
 8001404:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			break;
 8001408:	bf00      	nop
		}
		printf("Numero: %d\r\n",num_usuario);
 800140a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800140e:	4619      	mov	r1, r3
 8001410:	485f      	ldr	r0, [pc, #380]	; (8001590 <RTC_set_func+0x2fc>)
 8001412:	f011 fdb9 	bl	8012f88 <iprintf>
		printf("Rango: %d-%d\r\n",limit[i][0],limit[i][1]);
 8001416:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	3378      	adds	r3, #120	; 0x78
 800141c:	443b      	add	r3, r7
 800141e:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001422:	4619      	mov	r1, r3
 8001424:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	3378      	adds	r3, #120	; 0x78
 800142a:	443b      	add	r3, r7
 800142c:	f813 3c53 	ldrb.w	r3, [r3, #-83]
 8001430:	461a      	mov	r2, r3
 8001432:	4858      	ldr	r0, [pc, #352]	; (8001594 <RTC_set_func+0x300>)
 8001434:	f011 fda8 	bl	8012f88 <iprintf>
		if (num_usuario<limit[i][0] || num_usuario>limit[i][1]){
 8001438:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	3378      	adds	r3, #120	; 0x78
 800143e:	443b      	add	r3, r7
 8001440:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001444:	b29b      	uxth	r3, r3
 8001446:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800144a:	429a      	cmp	r2, r3
 800144c:	d30a      	bcc.n	8001464 <RTC_set_func+0x1d0>
 800144e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3378      	adds	r3, #120	; 0x78
 8001454:	443b      	add	r3, r7
 8001456:	f813 3c53 	ldrb.w	r3, [r3, #-83]
 800145a:	b29b      	uxth	r3, r3
 800145c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8001460:	429a      	cmp	r2, r3
 8001462:	d914      	bls.n	800148e <RTC_set_func+0x1fa>
			estado = osMessageQueuePut(print_queueHandle, &msg_error, 0, pdMS_TO_TICKS(500));
 8001464:	4b44      	ldr	r3, [pc, #272]	; (8001578 <RTC_set_func+0x2e4>)
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800146c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001470:	2200      	movs	r2, #0
 8001472:	f00d ff03 	bl	800f27c <osMessageQueuePut>
 8001476:	6678      	str	r0, [r7, #100]	; 0x64
			if (estado == osOK)
 8001478:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800147a:	2b00      	cmp	r3, #0
 800147c:	d103      	bne.n	8001486 <RTC_set_func+0x1f2>
				printf("Enviado valor erroneo\r\n");
 800147e:	4846      	ldr	r0, [pc, #280]	; (8001598 <RTC_set_func+0x304>)
 8001480:	f011 fe08 	bl	8013094 <puts>
 8001484:	e00f      	b.n	80014a6 <RTC_set_func+0x212>
			else
				printf("Algo no va bien\r\n");
 8001486:	4845      	ldr	r0, [pc, #276]	; (800159c <RTC_set_func+0x308>)
 8001488:	f011 fe04 	bl	8013094 <puts>
			if (estado == osOK)
 800148c:	e00b      	b.n	80014a6 <RTC_set_func+0x212>
		}else{
			to_change[i]=num_usuario;
 800148e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001492:	b2d9      	uxtb	r1, r3
 8001494:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001498:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800149a:	4413      	add	r3, r2
 800149c:	460a      	mov	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
			i++;
 80014a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80014a2:	3301      	adds	r3, #1
 80014a4:	673b      	str	r3, [r7, #112]	; 0x70
	for (i=0;i<6;){
 80014a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80014a8:	2b05      	cmp	r3, #5
 80014aa:	f77f af23 	ble.w	80012f4 <RTC_set_func+0x60>
		}

	}

	RTC_TimeTypeDef sTime = {0};
 80014ae:	f107 0310 	add.w	r3, r7, #16
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]

	sTime.Hours = to_change[0];
 80014c2:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80014c6:	743b      	strb	r3, [r7, #16]
	sTime.Minutes = to_change[1];
 80014c8:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80014cc:	747b      	strb	r3, [r7, #17]
	sTime.Seconds = to_change[2];
 80014ce:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 80014d2:	74bb      	strb	r3, [r7, #18]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	2200      	movs	r2, #0
 80014da:	4619      	mov	r1, r3
 80014dc:	4830      	ldr	r0, [pc, #192]	; (80015a0 <RTC_set_func+0x30c>)
 80014de:	f004 fb10 	bl	8005b02 <HAL_RTC_SetTime>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <RTC_set_func+0x258>
	  {
	    Error_Handler();
 80014e8:	f000 fa7c 	bl	80019e4 <Error_Handler>
	  }

	osMessageQueuePut(print_queueHandle, &msg_hora_ok, 0, pdMS_TO_TICKS(500));
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <RTC_set_func+0x2e4>)
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80014f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014f8:	2200      	movs	r2, #0
 80014fa:	f00d febf 	bl	800f27c <osMessageQueuePut>

	sDate.Date = to_change[3];
 80014fe:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001502:	73bb      	strb	r3, [r7, #14]
	sDate.Month = to_change[4];
 8001504:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001508:	737b      	strb	r3, [r7, #13]
	sDate.Year = to_change[5];
 800150a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800150e:	73fb      	strb	r3, [r7, #15]
	printf("Anio: %d\r\n",to_change[5]);
 8001510:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001514:	4619      	mov	r1, r3
 8001516:	4823      	ldr	r0, [pc, #140]	; (80015a4 <RTC_set_func+0x310>)
 8001518:	f011 fd36 	bl	8012f88 <iprintf>
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800151c:	f107 030c 	add.w	r3, r7, #12
 8001520:	2200      	movs	r2, #0
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	; (80015a0 <RTC_set_func+0x30c>)
 8001526:	f004 fbe5 	bl	8005cf4 <HAL_RTC_SetDate>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <RTC_set_func+0x2a0>
	{
		Error_Handler();
 8001530:	f000 fa58 	bl	80019e4 <Error_Handler>
	}

	osMessageQueuePut(print_queueHandle, &msg_fecha_ok, 0, pdMS_TO_TICKS(500));
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <RTC_set_func+0x2e4>)
 8001536:	6818      	ldr	r0, [r3, #0]
 8001538:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800153c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001540:	2200      	movs	r2, #0
 8001542:	f00d fe9b 	bl	800f27c <osMessageQueuePut>

	osThreadFlagsSet(wifiStartTaskHandle,0x0001U);
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <RTC_set_func+0x314>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2101      	movs	r1, #1
 800154c:	4618      	mov	r0, r3
 800154e:	f00d fd37 	bl	800efc0 <osThreadFlagsSet>

  /* Infinite loop */
  for(;;)
  {

	  osDelay(pdMS_TO_TICKS(1000));
 8001552:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001556:	f00d fe02 	bl	800f15e <osDelay>
 800155a:	e7fa      	b.n	8001552 <RTC_set_func+0x2be>
 800155c:	08014000 	.word	0x08014000
 8001560:	08014020 	.word	0x08014020
 8001564:	08014040 	.word	0x08014040
 8001568:	0801405c 	.word	0x0801405c
 800156c:	0801416c 	.word	0x0801416c
 8001570:	08014184 	.word	0x08014184
 8001574:	080140ac 	.word	0x080140ac
 8001578:	200007a0 	.word	0x200007a0
 800157c:	080140c0 	.word	0x080140c0
 8001580:	200007a4 	.word	0x200007a4
 8001584:	080140e4 	.word	0x080140e4
 8001588:	080140f8 	.word	0x080140f8
 800158c:	0801410c 	.word	0x0801410c
 8001590:	08014114 	.word	0x08014114
 8001594:	08014124 	.word	0x08014124
 8001598:	08014134 	.word	0x08014134
 800159c:	0801414c 	.word	0x0801414c
 80015a0:	2000019c 	.word	0x2000019c
 80015a4:	08014160 	.word	0x08014160
 80015a8:	20000798 	.word	0x20000798

080015ac <readAccel_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readAccel_func */
void readAccel_func(void *argument)
{
 80015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ae:	b0b1      	sub	sp, #196	; 0xc4
 80015b0:	af08      	add	r7, sp, #32
 80015b2:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN readAccel_func */
	osStatus_t estado;
  //char mensaje[]  = "Hola mundo\r\n";
	char mensaje[100];
	char *p_mensaje = mensaje;
 80015b4:	f107 0320 	add.w	r3, r7, #32
 80015b8:	61fb      	str	r3, [r7, #28]

	//uint32_t nticks = 0;
	int16_t DataXYZ[3];
	int16_t *pDataXYZ = DataXYZ;
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


	uint8_t horas,minutos,segundos,dia,mes,anio = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint32_t return_wait = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	uint16_t iter; // Se usa para iterar en 64 o 1024 aceleraciones
	uint16_t max_iter;

	printf("ReadAccel task esperando\r\n");
 80015ce:	485f      	ldr	r0, [pc, #380]	; (800174c <readAccel_func+0x1a0>)
 80015d0:	f011 fd60 	bl	8013094 <puts>
	// Esperamos que el usuario configure el RTC y que el acelerometro este activo
	return_wait = osThreadFlagsWait(0x0003U, osFlagsWaitAll, osWaitForever);
 80015d4:	f04f 32ff 	mov.w	r2, #4294967295
 80015d8:	2101      	movs	r1, #1
 80015da:	2003      	movs	r0, #3
 80015dc:	f00d fd3e 	bl	800f05c <osThreadFlagsWait>
 80015e0:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

	//Activamos el temporizador
	osThreadFlagsSet(temporizadorHandle,0x0001U);
 80015e4:	4b5a      	ldr	r3, [pc, #360]	; (8001750 <readAccel_func+0x1a4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2101      	movs	r1, #1
 80015ea:	4618      	mov	r0, r3
 80015ec:	f00d fce8 	bl	800efc0 <osThreadFlagsSet>

	//Terminamos la tarea de configuracion del RTC
	osThreadTerminate(RTC_setHandle);
 80015f0:	4b58      	ldr	r3, [pc, #352]	; (8001754 <readAccel_func+0x1a8>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f00d fcb5 	bl	800ef64 <osThreadTerminate>
	osThreadTerminate(printTaskHandle);
 80015fa:	4b57      	ldr	r3, [pc, #348]	; (8001758 <readAccel_func+0x1ac>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4618      	mov	r0, r3
 8001600:	f00d fcb0 	bl	800ef64 <osThreadTerminate>
	osMessageQueueReset(print_queueHandle);
 8001604:	4b55      	ldr	r3, [pc, #340]	; (800175c <readAccel_func+0x1b0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f00d ff2a 	bl	800f462 <osMessageQueueReset>

	printf("ReadAccel task se inicia\r\n");
 800160e:	4854      	ldr	r0, [pc, #336]	; (8001760 <readAccel_func+0x1b4>)
 8001610:	f011 fd40 	bl	8013094 <puts>


	/* Infinite loop */
	for(;;)
	{
		if (modo_continuo){
 8001614:	4b53      	ldr	r3, [pc, #332]	; (8001764 <readAccel_func+0x1b8>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00a      	beq.n	8001632 <readAccel_func+0x86>
			max_iter = MUESTRAS_CONTINUO;
 800161c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001620:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
			osThreadFlagsSet(sendMQTTHandle,MODO_CONTINUO);
 8001624:	4b50      	ldr	r3, [pc, #320]	; (8001768 <readAccel_func+0x1bc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2102      	movs	r1, #2
 800162a:	4618      	mov	r0, r3
 800162c:	f00d fcc8 	bl	800efc0 <osThreadFlagsSet>
 8001630:	e008      	b.n	8001644 <readAccel_func+0x98>
		}else{
			max_iter = MUESTRAS_NORMAL;
 8001632:	2340      	movs	r3, #64	; 0x40
 8001634:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
			osThreadFlagsSet(sendMQTTHandle,MODO_NORMAL);
 8001638:	4b4b      	ldr	r3, [pc, #300]	; (8001768 <readAccel_func+0x1bc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2101      	movs	r1, #1
 800163e:	4618      	mov	r0, r3
 8001640:	f00d fcbe 	bl	800efc0 <osThreadFlagsSet>
		}

		for (iter=0 ; iter<max_iter ; iter++){
 8001644:	2300      	movs	r3, #0
 8001646:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 800164a:	e060      	b.n	800170e <readAccel_func+0x162>
			BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800164c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001650:	f008 f89c 	bl	800978c <BSP_ACCELERO_AccGetXYZ>
			//printf("Tick: %ld	Eje x: %d	Eje y: %d	Eje z: %d\r\n",nticks,DataXYZ[0],DataXYZ[1],DataXYZ[2]);

			//printf("Lectura accel realizada\r\n");
			HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 8001654:	2200      	movs	r2, #0
 8001656:	4945      	ldr	r1, [pc, #276]	; (800176c <readAccel_func+0x1c0>)
 8001658:	4845      	ldr	r0, [pc, #276]	; (8001770 <readAccel_func+0x1c4>)
 800165a:	f004 faef 	bl	8005c3c <HAL_RTC_GetTime>
			horas = GetTime.Hours;
 800165e:	4b43      	ldr	r3, [pc, #268]	; (800176c <readAccel_func+0x1c0>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			minutos = GetTime.Minutes;
 8001666:	4b41      	ldr	r3, [pc, #260]	; (800176c <readAccel_func+0x1c0>)
 8001668:	785b      	ldrb	r3, [r3, #1]
 800166a:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			segundos = GetTime.Seconds;
 800166e:	4b3f      	ldr	r3, [pc, #252]	; (800176c <readAccel_func+0x1c0>)
 8001670:	789b      	ldrb	r3, [r3, #2]
 8001672:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

			HAL_RTC_GetDate(&hrtc, &GetDate, RTC_FORMAT_BIN);
 8001676:	2200      	movs	r2, #0
 8001678:	493e      	ldr	r1, [pc, #248]	; (8001774 <readAccel_func+0x1c8>)
 800167a:	483d      	ldr	r0, [pc, #244]	; (8001770 <readAccel_func+0x1c4>)
 800167c:	f004 fbc1 	bl	8005e02 <HAL_RTC_GetDate>
			anio = GetDate.Year;
 8001680:	4b3c      	ldr	r3, [pc, #240]	; (8001774 <readAccel_func+0x1c8>)
 8001682:	78db      	ldrb	r3, [r3, #3]
 8001684:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			dia = GetDate.Date;
 8001688:	4b3a      	ldr	r3, [pc, #232]	; (8001774 <readAccel_func+0x1c8>)
 800168a:	789b      	ldrb	r3, [r3, #2]
 800168c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			mes = GetDate.Month;
 8001690:	4b38      	ldr	r3, [pc, #224]	; (8001774 <readAccel_func+0x1c8>)
 8001692:	785b      	ldrb	r3, [r3, #1]
 8001694:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

			//printf("Anio: %d\r\n",anio);
			//printf("Lectura fecha realizada\r\n");
			//printf("fecha: %d/%d/%d hora: %d:%d:%d temp: %d.%02d grados\r\n",dia,mes,anio,horas,minutos,segundos,tmpInt1,tmpInt2);
			//snprintf(mensaje,100,"fecha: %d/%d/%d hora: %d:%d:%d Eje x: %d	Eje y: %d	Eje z: %d\r\n",dia,mes,anio+2000,horas,minutos,segundos,DataXYZ[0],DataXYZ[1],DataXYZ[2]);
			snprintf(mensaje,100,"%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",dia,mes,anio+2000,horas,minutos,segundos,DataXYZ[0],DataXYZ[1],DataXYZ[2]);
 8001698:	f897 608c 	ldrb.w	r6, [r7, #140]	; 0x8c
 800169c:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 80016a6:	f502 62fa 	add.w	r2, r2, #2000	; 0x7d0
 80016aa:	f897 108f 	ldrb.w	r1, [r7, #143]	; 0x8f
 80016ae:	f897 008e 	ldrb.w	r0, [r7, #142]	; 0x8e
 80016b2:	f897 408d 	ldrb.w	r4, [r7, #141]	; 0x8d
 80016b6:	f9b7 5014 	ldrsh.w	r5, [r7, #20]
 80016ba:	607d      	str	r5, [r7, #4]
 80016bc:	f9b7 5016 	ldrsh.w	r5, [r7, #22]
 80016c0:	603d      	str	r5, [r7, #0]
 80016c2:	f9b7 5018 	ldrsh.w	r5, [r7, #24]
 80016c6:	462b      	mov	r3, r5
 80016c8:	f107 0520 	add.w	r5, r7, #32
 80016cc:	9307      	str	r3, [sp, #28]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	9306      	str	r3, [sp, #24]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	9305      	str	r3, [sp, #20]
 80016d6:	9404      	str	r4, [sp, #16]
 80016d8:	9003      	str	r0, [sp, #12]
 80016da:	9102      	str	r1, [sp, #8]
 80016dc:	9201      	str	r2, [sp, #4]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	4633      	mov	r3, r6
 80016e4:	4a24      	ldr	r2, [pc, #144]	; (8001778 <readAccel_func+0x1cc>)
 80016e6:	2164      	movs	r1, #100	; 0x64
 80016e8:	4628      	mov	r0, r5
 80016ea:	f011 fd55 	bl	8013198 <sniprintf>



			//printf("MENSAJE: %s\r\n",mensaje);
			estado = osMessageQueuePut(print_queueHandle, &p_mensaje, 0, pdMS_TO_TICKS(500));
 80016ee:	4b1b      	ldr	r3, [pc, #108]	; (800175c <readAccel_func+0x1b0>)
 80016f0:	6818      	ldr	r0, [r3, #0]
 80016f2:	f107 011c 	add.w	r1, r7, #28
 80016f6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016fa:	2200      	movs	r2, #0
 80016fc:	f00d fdbe 	bl	800f27c <osMessageQueuePut>
 8001700:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		for (iter=0 ; iter<max_iter ; iter++){
 8001704:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001708:	3301      	adds	r3, #1
 800170a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 800170e:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8001712:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001716:	429a      	cmp	r2, r3
 8001718:	d398      	bcc.n	800164c <readAccel_func+0xa0>
				printf("Timeout agotado 1\r\n");
			}*/

		}

		printf("Se han leido todas las aceleraciones, esperamos media hora o hasta que alguien pulse el boton\r\n");
 800171a:	4818      	ldr	r0, [pc, #96]	; (800177c <readAccel_func+0x1d0>)
 800171c:	f011 fcba 	bl	8013094 <puts>
		return_wait = osThreadFlagsWait(0x0006U, osFlagsWaitAny, osWaitForever); //espera media hora o que alguien pulse el boton
 8001720:	f04f 32ff 	mov.w	r2, #4294967295
 8001724:	2100      	movs	r1, #0
 8001726:	2006      	movs	r0, #6
 8001728:	f00d fc98 	bl	800f05c <osThreadFlagsWait>
 800172c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
		if(return_wait == osFlagsErrorTimeout){
 8001730:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001734:	f113 0f02 	cmn.w	r3, #2
 8001738:	d103      	bne.n	8001742 <readAccel_func+0x196>
			printf("Ha pasado media hora\r\n");
 800173a:	4811      	ldr	r0, [pc, #68]	; (8001780 <readAccel_func+0x1d4>)
 800173c:	f011 fcaa 	bl	8013094 <puts>
 8001740:	e768      	b.n	8001614 <readAccel_func+0x68>
		}
		else {
			printf("El usuario quiere enviar aceleraciones\r\n");
 8001742:	4810      	ldr	r0, [pc, #64]	; (8001784 <readAccel_func+0x1d8>)
 8001744:	f011 fca6 	bl	8013094 <puts>
		if (modo_continuo){
 8001748:	e764      	b.n	8001614 <readAccel_func+0x68>
 800174a:	bf00      	nop
 800174c:	08014190 	.word	0x08014190
 8001750:	20000790 	.word	0x20000790
 8001754:	20000780 	.word	0x20000780
 8001758:	20000788 	.word	0x20000788
 800175c:	200007a0 	.word	0x200007a0
 8001760:	080141ac 	.word	0x080141ac
 8001764:	200007c1 	.word	0x200007c1
 8001768:	20000794 	.word	0x20000794
 800176c:	200007ac 	.word	0x200007ac
 8001770:	2000019c 	.word	0x2000019c
 8001774:	200007a8 	.word	0x200007a8
 8001778:	080141c8 	.word	0x080141c8
 800177c:	080141e8 	.word	0x080141e8
 8001780:	08014248 	.word	0x08014248
 8001784:	08014260 	.word	0x08014260

08001788 <printTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_printTask_func */
void printTask_func(void *argument)
{
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	uintptr_t mensaje;
	osStatus_t estado;
  /* Infinite loop */
  for(;;)
  {
	  estado = osMessageQueueGet(print_queueHandle, &mensaje, NULL, osWaitForever);
 8001790:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <printTask_func+0x58>)
 8001792:	6818      	ldr	r0, [r3, #0]
 8001794:	f107 0108 	add.w	r1, r7, #8
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	2200      	movs	r2, #0
 800179e:	f00d fdcd 	bl	800f33c <osMessageQueueGet>
 80017a2:	60f8      	str	r0, [r7, #12]
	  //printf("Se ha recibido algo en print task\r\n");
	  //printf("Mensaje print task: %s\r\n",mensaje);
	  //printf("Longitud: %d",strlen((char*)mensaje));
	  if (estado == osOK)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d10d      	bne.n	80017c6 <printTask_func+0x3e>
	  {
		  //printf("%s",(char*)mensaje);
		  HAL_UART_Transmit(&huart1, (uint8_t*)mensaje, strlen(mensaje),10);
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	461c      	mov	r4, r3
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fd0d 	bl	80001d0 <strlen>
 80017b6:	4603      	mov	r3, r0
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	230a      	movs	r3, #10
 80017bc:	4621      	mov	r1, r4
 80017be:	4809      	ldr	r0, [pc, #36]	; (80017e4 <printTask_func+0x5c>)
 80017c0:	f006 fb08 	bl	8007dd4 <HAL_UART_Transmit>
 80017c4:	e7e4      	b.n	8001790 <printTask_func+0x8>
	  }
	  else if (estado == osErrorTimeout)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f113 0f02 	cmn.w	r3, #2
 80017cc:	d103      	bne.n	80017d6 <printTask_func+0x4e>
	  {
		  printf("Timeout printTask\r\n");
 80017ce:	4806      	ldr	r0, [pc, #24]	; (80017e8 <printTask_func+0x60>)
 80017d0:	f011 fc60 	bl	8013094 <puts>
 80017d4:	e7dc      	b.n	8001790 <printTask_func+0x8>
	  }
	  else
	  {
		  printf("Error en la tarea print\r\n");
 80017d6:	4805      	ldr	r0, [pc, #20]	; (80017ec <printTask_func+0x64>)
 80017d8:	f011 fc5c 	bl	8013094 <puts>
	  estado = osMessageQueueGet(print_queueHandle, &mensaje, NULL, osWaitForever);
 80017dc:	e7d8      	b.n	8001790 <printTask_func+0x8>
 80017de:	bf00      	nop
 80017e0:	200007a0 	.word	0x200007a0
 80017e4:	20000270 	.word	0x20000270
 80017e8:	08014288 	.word	0x08014288
 80017ec:	0801429c 	.word	0x0801429c

080017f0 <tarea_UART_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_tarea_UART_func */
void tarea_UART_func(void *argument)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tarea_UART_func */
	osStatus_t estado;
	uint32_t return_wait = 0U;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  return_wait = osThreadFlagsWait(0x0002U, osFlagsWaitAny, osWaitForever);
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001800:	2100      	movs	r1, #0
 8001802:	2002      	movs	r0, #2
 8001804:	f00d fc2a 	bl	800f05c <osThreadFlagsWait>
 8001808:	60f8      	str	r0, [r7, #12]
	  estado = osMessageQueuePut(receive_queueHandle, &rec_data,0,pdMS_TO_TICKS(200));
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <tarea_UART_func+0x40>)
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	23c8      	movs	r3, #200	; 0xc8
 8001810:	2200      	movs	r2, #0
 8001812:	4908      	ldr	r1, [pc, #32]	; (8001834 <tarea_UART_func+0x44>)
 8001814:	f00d fd32 	bl	800f27c <osMessageQueuePut>
 8001818:	60b8      	str	r0, [r7, #8]
	  if (estado == osOK)
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d103      	bne.n	8001828 <tarea_UART_func+0x38>
		  printf("Estado: ok\r\n");
 8001820:	4805      	ldr	r0, [pc, #20]	; (8001838 <tarea_UART_func+0x48>)
 8001822:	f011 fc37 	bl	8013094 <puts>
 8001826:	e7e9      	b.n	80017fc <tarea_UART_func+0xc>
	  else
		  printf("Algo no va bien\r\n");
 8001828:	4804      	ldr	r0, [pc, #16]	; (800183c <tarea_UART_func+0x4c>)
 800182a:	f011 fc33 	bl	8013094 <puts>
	  return_wait = osThreadFlagsWait(0x0002U, osFlagsWaitAny, osWaitForever);
 800182e:	e7e5      	b.n	80017fc <tarea_UART_func+0xc>
 8001830:	200007a4 	.word	0x200007a4
 8001834:	20000828 	.word	0x20000828
 8001838:	080142b8 	.word	0x080142b8
 800183c:	0801414c 	.word	0x0801414c

08001840 <temporizador_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_temporizador_func */
void temporizador_func(void *argument)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN temporizador_func */
	osThreadFlagsWait(0x0001U, osFlagsWaitAll, osWaitForever);
 8001848:	f04f 32ff 	mov.w	r2, #4294967295
 800184c:	2101      	movs	r1, #1
 800184e:	2001      	movs	r0, #1
 8001850:	f00d fc04 	bl	800f05c <osThreadFlagsWait>
	printf("Temporizador activado\r\n");
 8001854:	4806      	ldr	r0, [pc, #24]	; (8001870 <temporizador_func+0x30>)
 8001856:	f011 fc1d 	bl	8013094 <puts>
  /* Infinite loop */
  for(;;)
  {
    osDelay(pdMS_TO_TICKS(1000000)); //Periodo en ms con el que se mandan las aceleraciones
 800185a:	4806      	ldr	r0, [pc, #24]	; (8001874 <temporizador_func+0x34>)
 800185c:	f00d fc7f 	bl	800f15e <osDelay>
    osThreadFlagsSet(readAccelHandle,0x0004U);
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <temporizador_func+0x38>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2104      	movs	r1, #4
 8001866:	4618      	mov	r0, r3
 8001868:	f00d fbaa 	bl	800efc0 <osThreadFlagsSet>
    osDelay(pdMS_TO_TICKS(1000000)); //Periodo en ms con el que se mandan las aceleraciones
 800186c:	e7f5      	b.n	800185a <temporizador_func+0x1a>
 800186e:	bf00      	nop
 8001870:	080142c4 	.word	0x080142c4
 8001874:	000f4240 	.word	0x000f4240
 8001878:	20000784 	.word	0x20000784

0800187c <sendMQTT_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sendMQTT_func */
void sendMQTT_func(void *argument)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sendMQTT_func */
	uint32_t return_wait = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	623b      	str	r3, [r7, #32]
	uint16_t max_iter;

	char payLoad[16];


	osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 8001888:	f04f 32ff 	mov.w	r2, #4294967295
 800188c:	2100      	movs	r1, #0
 800188e:	2001      	movs	r0, #1
 8001890:	f00d fbe4 	bl	800f05c <osThreadFlagsWait>


  /* Infinite loop */
  for(;;)
  {
	  return_wait = osThreadFlagsWait(MODO_NORMAL | MODO_CONTINUO, osFlagsWaitAny, osWaitForever);
 8001894:	f04f 32ff 	mov.w	r2, #4294967295
 8001898:	2100      	movs	r1, #0
 800189a:	2003      	movs	r0, #3
 800189c:	f00d fbde 	bl	800f05c <osThreadFlagsWait>
 80018a0:	6238      	str	r0, [r7, #32]
	  if(return_wait == MODO_NORMAL){
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d105      	bne.n	80018b4 <sendMQTT_func+0x38>
		  printf("Vamos a recibir 64 aceleraciones\r\n");
 80018a8:	481f      	ldr	r0, [pc, #124]	; (8001928 <sendMQTT_func+0xac>)
 80018aa:	f011 fbf3 	bl	8013094 <puts>
		  max_iter = MUESTRAS_NORMAL;
 80018ae:	2340      	movs	r3, #64	; 0x40
 80018b0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80018b2:	e008      	b.n	80018c6 <sendMQTT_func+0x4a>

	  }
	  else if(return_wait == MODO_CONTINUO){
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d105      	bne.n	80018c6 <sendMQTT_func+0x4a>
		  printf("Vamos a recibir 1024 aceleraciones\r\n");
 80018ba:	481c      	ldr	r0, [pc, #112]	; (800192c <sendMQTT_func+0xb0>)
 80018bc:	f011 fbea 	bl	8013094 <puts>
		  max_iter = MUESTRAS_CONTINUO;
 80018c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018c4:	84bb      	strh	r3, [r7, #36]	; 0x24
	  }
	  for (iter=0;iter<max_iter;iter++){
 80018c6:	2300      	movs	r3, #0
 80018c8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80018ca:	e01d      	b.n	8001908 <sendMQTT_func+0x8c>
		  estado = osMessageQueueGet(print_queueHandle, &mensaje, NULL, osWaitForever);
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <sendMQTT_func+0xb4>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	f107 0118 	add.w	r1, r7, #24
 80018d4:	f04f 33ff 	mov.w	r3, #4294967295
 80018d8:	2200      	movs	r2, #0
 80018da:	f00d fd2f 	bl	800f33c <osMessageQueueGet>
 80018de:	61f8      	str	r0, [r7, #28]

		  if (estado == osOK)
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10d      	bne.n	8001902 <sendMQTT_func+0x86>
		  {
			  //printf("%s",(char*)mensaje);
			  //HAL_UART_Transmit(&huart1, (uint8_t*)mensaje, strlen(mensaje),10);
			  sprintf(payLoad,"%s",mensaje);
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	f107 0308 	add.w	r3, r7, #8
 80018ec:	4911      	ldr	r1, [pc, #68]	; (8001934 <sendMQTT_func+0xb8>)
 80018ee:	4618      	mov	r0, r3
 80018f0:	f011 fc86 	bl	8013200 <siprintf>
			  prvMQTTPublishToTopic(&xMQTTContext,pcTempTopic,payLoad);
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	461a      	mov	r2, r3
 80018fa:	490f      	ldr	r1, [pc, #60]	; (8001938 <sendMQTT_func+0xbc>)
 80018fc:	480f      	ldr	r0, [pc, #60]	; (800193c <sendMQTT_func+0xc0>)
 80018fe:	f000 f93d 	bl	8001b7c <prvMQTTPublishToTopic>
	  for (iter=0;iter<max_iter;iter++){
 8001902:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001904:	3301      	adds	r3, #1
 8001906:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001908:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800190a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800190c:	429a      	cmp	r2, r3
 800190e:	d3dd      	bcc.n	80018cc <sendMQTT_func+0x50>
		  }
	  }
	  printf("Espacio en la cola: %d\r\n",osMessageQueueGetSpace(print_queueHandle));
 8001910:	4b07      	ldr	r3, [pc, #28]	; (8001930 <sendMQTT_func+0xb4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f00d fd6f 	bl	800f3f8 <osMessageQueueGetSpace>
 800191a:	4603      	mov	r3, r0
 800191c:	4619      	mov	r1, r3
 800191e:	4808      	ldr	r0, [pc, #32]	; (8001940 <sendMQTT_func+0xc4>)
 8001920:	f011 fb32 	bl	8012f88 <iprintf>
	  return_wait = osThreadFlagsWait(MODO_NORMAL | MODO_CONTINUO, osFlagsWaitAny, osWaitForever);
 8001924:	e7b6      	b.n	8001894 <sendMQTT_func+0x18>
 8001926:	bf00      	nop
 8001928:	080142dc 	.word	0x080142dc
 800192c:	08014300 	.word	0x08014300
 8001930:	200007a0 	.word	0x200007a0
 8001934:	08014324 	.word	0x08014324
 8001938:	08014328 	.word	0x08014328
 800193c:	200007d0 	.word	0x200007d0
 8001940:	08014340 	.word	0x08014340

08001944 <wifiStartTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_wifiStartTask_func */
void wifiStartTask_func(void *argument)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wifiStartTask_func */
	osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800194c:	f04f 32ff 	mov.w	r2, #4294967295
 8001950:	2100      	movs	r1, #0
 8001952:	2001      	movs	r0, #1
 8001954:	f00d fb82 	bl	800f05c <osThreadFlagsWait>
	wifi_connect();
 8001958:	f7ff fc14 	bl	8001184 <wifi_connect>
	MQTT_context_Init();
 800195c:	f7ff fc62 	bl	8001224 <MQTT_context_Init>

	osThreadFlagsSet(mqttSubscribeHandle,0x0001U);
 8001960:	4b0a      	ldr	r3, [pc, #40]	; (800198c <wifiStartTask_func+0x48>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2101      	movs	r1, #1
 8001966:	4618      	mov	r0, r3
 8001968:	f00d fb2a 	bl	800efc0 <osThreadFlagsSet>
	osThreadFlagsSet(sendMQTTHandle,0x0001U);
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <wifiStartTask_func+0x4c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	4618      	mov	r0, r3
 8001974:	f00d fb24 	bl	800efc0 <osThreadFlagsSet>
	osThreadFlagsSet(readAccelHandle,0x0002U);
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <wifiStartTask_func+0x50>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2102      	movs	r1, #2
 800197e:	4618      	mov	r0, r3
 8001980:	f00d fb1e 	bl	800efc0 <osThreadFlagsSet>
  /* Infinite loop */
  for(;;)
  {
	  osDelay(pdMS_TO_TICKS(1));
 8001984:	2001      	movs	r0, #1
 8001986:	f00d fbea 	bl	800f15e <osDelay>
 800198a:	e7fb      	b.n	8001984 <wifiStartTask_func+0x40>
 800198c:	2000079c 	.word	0x2000079c
 8001990:	20000794 	.word	0x20000794
 8001994:	20000784 	.word	0x20000784

08001998 <mqttSubscribe_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_mqttSubscribe_func */
void mqttSubscribe_func(void *argument)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN mqttSubscribe_func */

	osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	2100      	movs	r1, #0
 80019a6:	2001      	movs	r0, #1
 80019a8:	f00d fb58 	bl	800f05c <osThreadFlagsWait>


  /* Infinite loop */
  for(;;)
  {
    osDelay(pdMS_TO_TICKS(1000));
 80019ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019b0:	f00d fbd5 	bl	800f15e <osDelay>
	MQTT_ProcessLoop(&xMQTTContext);
 80019b4:	4801      	ldr	r0, [pc, #4]	; (80019bc <mqttSubscribe_func+0x24>)
 80019b6:	f00b f992 	bl	800ccde <MQTT_ProcessLoop>
    osDelay(pdMS_TO_TICKS(1000));
 80019ba:	e7f7      	b.n	80019ac <mqttSubscribe_func+0x14>
 80019bc:	200007d0 	.word	0x200007d0

080019c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a04      	ldr	r2, [pc, #16]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d101      	bne.n	80019d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019d2:	f000 ff3d 	bl	8002850 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40001000 	.word	0x40001000

080019e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e8:	b672      	cpsid	i
}
 80019ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ec:	e7fe      	b.n	80019ec <Error_Handler+0x8>
	...

080019f0 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af02      	add	r7, sp, #8
 80019f6:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 80019f8:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <prvConnectToServer+0x80>)
 80019fa:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 80019fc:	f240 725b 	movw	r2, #1883	; 0x75b
 8001a00:	491c      	ldr	r1, [pc, #112]	; (8001a74 <prvConnectToServer+0x84>)
 8001a02:	481d      	ldr	r0, [pc, #116]	; (8001a78 <prvConnectToServer+0x88>)
 8001a04:	f011 fac0 	bl	8012f88 <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001a08:	f107 0308 	add.w	r3, r7, #8
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	9201      	str	r2, [sp, #4]
 8001a10:	f240 725b 	movw	r2, #1883	; 0x75b
 8001a14:	9200      	str	r2, [sp, #0]
 8001a16:	4a19      	ldr	r2, [pc, #100]	; (8001a7c <prvConnectToServer+0x8c>)
 8001a18:	2100      	movs	r1, #0
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f009 fb74 	bl	800b108 <WIFI_OpenClientConnection>
 8001a20:	4603      	mov	r3, r0
 8001a22:	73bb      	strb	r3, [r7, #14]
		if(ret!=WIFI_STATUS_OK) {
 8001a24:	7bbb      	ldrb	r3, [r7, #14]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d009      	beq.n	8001a3e <prvConnectToServer+0x4e>
			LOG(("Error in opening MQTT connection: %d\n",ret));
 8001a2a:	7bbb      	ldrb	r3, [r7, #14]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4814      	ldr	r0, [pc, #80]	; (8001a80 <prvConnectToServer+0x90>)
 8001a30:	f011 faaa 	bl	8012f88 <iprintf>
			osDelay(pdMS_TO_TICKS(10000));
 8001a34:	f242 7010 	movw	r0, #10000	; 0x2710
 8001a38:	f00d fb91 	bl	800f15e <osDelay>
 8001a3c:	e00f      	b.n	8001a5e <prvConnectToServer+0x6e>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f240 725b 	movw	r2, #1883	; 0x75b
 8001a58:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d1cb      	bne.n	80019fc <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 8001a64:	2301      	movs	r3, #1
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	5e5d795b 	.word	0x5e5d795b
 8001a74:	08014374 	.word	0x08014374
 8001a78:	08014388 	.word	0x08014388
 8001a7c:	080143ac 	.word	0x080143ac
 8001a80:	080143b4 	.word	0x080143b4

08001a84 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b094      	sub	sp, #80	; 0x50
 8001a88:	af02      	add	r7, sp, #8
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	7818      	ldrb	r0, [r3, #0]
 8001a92:	f107 030c 	add.w	r3, r7, #12
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	2101      	movs	r1, #1
 8001a9a:	f00d f91d 	bl	800ecd8 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8001a9e:	f107 010c 	add.w	r1, r7, #12
 8001aa2:	4b30      	ldr	r3, [pc, #192]	; (8001b64 <prvCreateMQTTConnectionWithBroker+0xe0>)
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	4b30      	ldr	r3, [pc, #192]	; (8001b68 <prvCreateMQTTConnectionWithBroker+0xe4>)
 8001aa8:	4a30      	ldr	r2, [pc, #192]	; (8001b6c <prvCreateMQTTConnectionWithBroker+0xe8>)
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f00a ff4a 	bl	800c944 <MQTT_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 8001ab6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00a      	beq.n	8001ad4 <prvCreateMQTTConnectionWithBroker+0x50>
	__asm volatile
 8001abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac2:	f383 8811 	msr	BASEPRI, r3
 8001ac6:	f3bf 8f6f 	isb	sy
 8001aca:	f3bf 8f4f 	dsb	sy
 8001ace:	643b      	str	r3, [r7, #64]	; 0x40
}
 8001ad0:	bf00      	nop
 8001ad2:	e7fe      	b.n	8001ad2 <prvCreateMQTTConnectionWithBroker+0x4e>
    LOG(("MQTT initialized\n"));
 8001ad4:	4826      	ldr	r0, [pc, #152]	; (8001b70 <prvCreateMQTTConnectionWithBroker+0xec>)
 8001ad6:	f011 fadd 	bl	8013094 <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001ada:	f107 0320 	add.w	r3, r7, #32
 8001ade:	221c      	movs	r2, #28
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f010 fec5 	bl	8012872 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001af2:	2317      	movs	r3, #23
 8001af4:	853b      	strh	r3, [r7, #40]	; 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001af6:	2300      	movs	r3, #0
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7fe fb68 	bl	80001d0 <strlen>
 8001b00:	4603      	mov	r3, r0
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	863b      	strh	r3, [r7, #48]	; 0x30
    xConnectInfo.pPassword=mqttPass;
 8001b06:	2300      	movs	r3, #0
 8001b08:	637b      	str	r3, [r7, #52]	; 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f7fe fb60 	bl	80001d0 <strlen>
 8001b10:	4603      	mov	r3, r0
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	873b      	strh	r3, [r7, #56]	; 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 8001b16:	233c      	movs	r3, #60	; 0x3c
 8001b18:	847b      	strh	r3, [r7, #34]	; 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001b1a:	f107 0120 	add.w	r1, r7, #32
 8001b1e:	f107 031f 	add.w	r3, r7, #31
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f00a ff5f 	bl	800c9ee <MQTT_Connect>
 8001b30:	4603      	mov	r3, r0
 8001b32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001b36:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00a      	beq.n	8001b54 <prvCreateMQTTConnectionWithBroker+0xd0>
	__asm volatile
 8001b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b42:	f383 8811 	msr	BASEPRI, r3
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	f3bf 8f4f 	dsb	sy
 8001b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
}
 8001b50:	bf00      	nop
 8001b52:	e7fe      	b.n	8001b52 <prvCreateMQTTConnectionWithBroker+0xce>
    LOG(("MQTT connected to broker\n"));
 8001b54:	4808      	ldr	r0, [pc, #32]	; (8001b78 <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001b56:	f011 fa9d 	bl	8013094 <puts>

}
 8001b5a:	bf00      	nop
 8001b5c:	3748      	adds	r7, #72	; 0x48
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000000 	.word	0x20000000
 8001b68:	08001da1 	.word	0x08001da1
 8001b6c:	08001d71 	.word	0x08001d71
 8001b70:	080143dc 	.word	0x080143dc
 8001b74:	080143f0 	.word	0x080143f0
 8001b78:	08014408 	.word	0x08014408

08001b7c <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	; 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	2214      	movs	r2, #20
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f010 fe6e 	bl	8012872 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 8001ba2:	68b8      	ldr	r0, [r7, #8]
 8001ba4:	f7fe fb14 	bl	80001d0 <strlen>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7fe fb0c 	bl	80001d0 <strlen>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001bbc:	f107 0310 	add.w	r3, r7, #16
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f00a ffbd 	bl	800cb44 <MQTT_Publish>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001bd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d104      	bne.n	8001be2 <prvMQTTPublishToTopic+0x66>
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	4803      	ldr	r0, [pc, #12]	; (8001bec <prvMQTTPublishToTopic+0x70>)
 8001bde:	f011 f9d3 	bl	8012f88 <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 8001be2:	bf00      	nop
 8001be4:	3728      	adds	r7, #40	; 0x28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	08014424 	.word	0x08014424

08001bf0 <prvMQTTSubscribeToTopic>:

void prvMQTTSubscribeToTopic( MQTTContext_t * pxMQTTContext, char * topic )
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult = MQTTSuccess;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	75fb      	strb	r3, [r7, #23]
    MQTTSubscribeInfo_t xMQTTSubscription[ TOPIC_COUNT ];
    bool xFailedSubscribeToTopic = false;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	75bb      	strb	r3, [r7, #22]

    /* Some fields not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTSubscription, 0x00, sizeof( xMQTTSubscription ) );
 8001c02:	f107 0308 	add.w	r3, r7, #8
 8001c06:	220c      	movs	r2, #12
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f010 fe31 	bl	8012872 <memset>

    /* Each packet requires a unique ID. */
    usSubscribePacketIdentifier = MQTT_GetPacketId( pxMQTTContext );
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f00b f884 	bl	800cd1e <MQTT_GetPacketId>
 8001c16:	4603      	mov	r3, r0
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <prvMQTTSubscribeToTopic+0xa4>)
 8001c1c:	801a      	strh	r2, [r3, #0]

    /* Subscribe to the pcExampleTopic topic filter. This example subscribes
     * to only one topic and uses QoS0. */
    xMQTTSubscription[ 0 ].qos = MQTTQoS0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	723b      	strb	r3, [r7, #8]
    xMQTTSubscription[ 0 ].pTopicFilter = topic;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	60fb      	str	r3, [r7, #12]
    xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
 8001c26:	6838      	ldr	r0, [r7, #0]
 8001c28:	f7fe fad2 	bl	80001d0 <strlen>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	823b      	strh	r3, [r7, #16]
    do
    {
        /* The client is already connected to the broker. Subscribe to the topic
         * as specified in pcExampleTopic by sending a subscribe packet then
         * waiting for a subscribe acknowledgment (SUBACK). */
        xResult = MQTT_Subscribe( pxMQTTContext,
 8001c32:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <prvMQTTSubscribeToTopic+0xa4>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	f107 0108 	add.w	r1, r7, #8
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f00a ff4e 	bl	800cade <MQTT_Subscribe>
 8001c42:	4603      	mov	r3, r0
 8001c44:	75fb      	strb	r3, [r7, #23]
                                  xMQTTSubscription,
                                  1, /* Only subscribing to one topic. */
                                  usSubscribePacketIdentifier );
        if(xResult==MQTTSuccess) LOG(("Subscription to %s, result: %d, success\n",topic,xResult));
 8001c46:	7dfb      	ldrb	r3, [r7, #23]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d106      	bne.n	8001c5a <prvMQTTSubscribeToTopic+0x6a>
 8001c4c:	7dfb      	ldrb	r3, [r7, #23]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	6839      	ldr	r1, [r7, #0]
 8001c52:	4811      	ldr	r0, [pc, #68]	; (8001c98 <prvMQTTSubscribeToTopic+0xa8>)
 8001c54:	f011 f998 	bl	8012f88 <iprintf>
 8001c58:	e005      	b.n	8001c66 <prvMQTTSubscribeToTopic+0x76>
        else LOG(("Subscription to %s, result: %d, failed\n",topic,xResult));
 8001c5a:	7dfb      	ldrb	r3, [r7, #23]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	6839      	ldr	r1, [r7, #0]
 8001c60:	480e      	ldr	r0, [pc, #56]	; (8001c9c <prvMQTTSubscribeToTopic+0xac>)
 8001c62:	f011 f991 	bl	8012f88 <iprintf>
         * packet.  This demo uses the generic packet processing function
         * everywhere to highlight this fact. Note there is a separate demo that
         * shows how to use coreMQTT in a thread safe way  in which case the
         * MQTT protocol runs in the background and this call is not required. */
        /* For version 1.1.0: xResult = MQTT_ProcessLoop( pxMQTTContext, 1000 ); */
        xResult = MQTT_ProcessLoop( pxMQTTContext );
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f00b f839 	bl	800ccde <MQTT_ProcessLoop>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	75fb      	strb	r3, [r7, #23]
        //configASSERT( xResult == MQTTSuccess );

        /* Reset flag before checking suback responses. */
        xFailedSubscribeToTopic = false;
 8001c70:	2300      	movs	r3, #0
 8001c72:	75bb      	strb	r3, [r7, #22]
         * #xTopicFilterContext is updated in the event callback (shown in a
         * code block below) to reflect the status of the SUBACK sent by the
         * broker. It represents either the QoS level granted by the server upon
         * subscription, or acknowledgment of server rejection of the
         * subscription request. */
        if( xTopicFilterContext[0].xSubAckStatus == MQTTSubAckFailure )
 8001c74:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <prvMQTTSubscribeToTopic+0xb0>)
 8001c76:	791b      	ldrb	r3, [r3, #4]
 8001c78:	2b80      	cmp	r3, #128	; 0x80
 8001c7a:	d102      	bne.n	8001c82 <prvMQTTSubscribeToTopic+0x92>
        {
            xFailedSubscribeToTopic = true;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	75bb      	strb	r3, [r7, #22]
            break;
 8001c80:	e003      	b.n	8001c8a <prvMQTTSubscribeToTopic+0x9a>
        }

    } while( xFailedSubscribeToTopic == true  );
 8001c82:	7dbb      	ldrb	r3, [r7, #22]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1d4      	bne.n	8001c32 <prvMQTTSubscribeToTopic+0x42>
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000c14 	.word	0x20000c14
 8001c98:	08014440 	.word	0x08014440
 8001c9c:	0801446c 	.word	0x0801446c
 8001ca0:	20000008 	.word	0x20000008

08001ca4 <prvMQTTProcessIncomingPublish>:

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b0c2      	sub	sp, #264	; 0x108
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001cae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001cb2:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001cb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001cb8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68d9      	ldr	r1, [r3, #12]
 8001cc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001cc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	2b7f      	cmp	r3, #127	; 0x7f
 8001cce:	bf28      	it	cs
 8001cd0:	237f      	movcs	r3, #127	; 0x7f
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f010 fda2 	bl	8012822 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 8001cde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001ce2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	bf28      	it	cs
 8001cf2:	4613      	movcs	r3, r2
 8001cf4:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001cf8:	443b      	add	r3, r7
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 8001d00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d04:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6859      	ldr	r1, [r3, #4]
 8001d0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	891b      	ldrh	r3, [r3, #8]
 8001d18:	2b7f      	cmp	r3, #127	; 0x7f
 8001d1a:	bf28      	it	cs
 8001d1c:	237f      	movcs	r3, #127	; 0x7f
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	f107 0308 	add.w	r3, r7, #8
 8001d26:	4618      	mov	r0, r3
 8001d28:	f010 fd7b 	bl	8012822 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 8001d2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	891b      	ldrh	r3, [r3, #8]
 8001d38:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf28      	it	cs
 8001d40:	4613      	movcs	r3, r2
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	461a      	mov	r2, r3
 8001d46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001d4a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001d4e:	2100      	movs	r1, #0
 8001d50:	5499      	strb	r1, [r3, r2]

	printf("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1);
 8001d52:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d56:	f107 0308 	add.w	r3, r7, #8
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4803      	ldr	r0, [pc, #12]	; (8001d6c <prvMQTTProcessIncomingPublish+0xc8>)
 8001d5e:	f011 f913 	bl	8012f88 <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	//if(buffer1[0]=='1') BSP_LED_On(LED2);
	//if(buffer1[0]=='0') BSP_LED_Off(LED2);

}
 8001d62:	bf00      	nop
 8001d64:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	08014494 	.word	0x08014494

08001d70 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 8001d7e:	f00e fe2b 	bl	80109d8 <xTaskGetTickCount>
 8001d82:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <prvGetTimeMs+0x2c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8001d92:	683b      	ldr	r3, [r7, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000c18 	.word	0x20000c18

08001da0 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001db4:	2b30      	cmp	r3, #48	; 0x30
 8001db6:	d104      	bne.n	8001dc2 <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la funcin prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff71 	bl	8001ca4 <prvMQTTProcessIncomingPublish>
    {
       // tambin se podra hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_MspInit+0x4c>)
 8001dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dd6:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <HAL_MspInit+0x4c>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6613      	str	r3, [r2, #96]	; 0x60
 8001dde:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <HAL_MspInit+0x4c>)
 8001de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <HAL_MspInit+0x4c>)
 8001dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <HAL_MspInit+0x4c>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df4:	6593      	str	r3, [r2, #88]	; 0x58
 8001df6:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <HAL_MspInit+0x4c>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	603b      	str	r3, [r7, #0]
 8001e00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e02:	2200      	movs	r2, #0
 8001e04:	210f      	movs	r1, #15
 8001e06:	f06f 0001 	mvn.w	r0, #1
 8001e0a:	f000 fe41 	bl	8002a90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000

08001e1c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b0ac      	sub	sp, #176	; 0xb0
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2288      	movs	r2, #136	; 0x88
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f010 fd18 	bl	8012872 <memset>
  if(DFSDM1_Init == 0)
 8001e42:	4b25      	ldr	r3, [pc, #148]	; (8001ed8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d142      	bne.n	8001ed0 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001e4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e4e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e56:	f107 0314 	add.w	r3, r7, #20
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f003 f90a 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001e66:	f7ff fdbd 	bl	80019e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001e6a:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e6e:	4a1b      	ldr	r2, [pc, #108]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e74:	6613      	str	r3, [r2, #96]	; 0x60
 8001e76:	4b19      	ldr	r3, [pc, #100]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e7e:	613b      	str	r3, [r7, #16]
 8001e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e82:	4b16      	ldr	r3, [pc, #88]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e86:	4a15      	ldr	r2, [pc, #84]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e88:	f043 0310 	orr.w	r3, r3, #16
 8001e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e8e:	4b13      	ldr	r3, [pc, #76]	; (8001edc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001e9a:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001e9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001eb4:	2306      	movs	r3, #6
 8001eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4807      	ldr	r0, [pc, #28]	; (8001ee0 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001ec2:	f000 ffa9 	bl	8002e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001ec6:	4b04      	ldr	r3, [pc, #16]	; (8001ed8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	4a02      	ldr	r2, [pc, #8]	; (8001ed8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001ece:	6013      	str	r3, [r2, #0]
  }

}
 8001ed0:	bf00      	nop
 8001ed2:	37b0      	adds	r7, #176	; 0xb0
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000c1c 	.word	0x20000c1c
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	48001000 	.word	0x48001000

08001ee4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b0ac      	sub	sp, #176	; 0xb0
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	2288      	movs	r2, #136	; 0x88
 8001f02:	2100      	movs	r1, #0
 8001f04:	4618      	mov	r0, r3
 8001f06:	f010 fcb4 	bl	8012872 <memset>
  if(hi2c->Instance==I2C2)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a21      	ldr	r2, [pc, #132]	; (8001f94 <HAL_I2C_MspInit+0xb0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d13b      	bne.n	8001f8c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001f14:	2380      	movs	r3, #128	; 0x80
 8001f16:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 f8a7 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f2c:	f7ff fd5a 	bl	80019e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f34:	4a18      	ldr	r2, [pc, #96]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f36:	f043 0302 	orr.w	r3, r3, #2
 8001f3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3c:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001f48:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f50:	2312      	movs	r3, #18
 8001f52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f56:	2301      	movs	r3, #1
 8001f58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f62:	2304      	movs	r3, #4
 8001f64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f68:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	480b      	ldr	r0, [pc, #44]	; (8001f9c <HAL_I2C_MspInit+0xb8>)
 8001f70:	f000 ff52 	bl	8002e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f78:	4a07      	ldr	r2, [pc, #28]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f7a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f7e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_I2C_MspInit+0xb4>)
 8001f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f8c:	bf00      	nop
 8001f8e:	37b0      	adds	r7, #176	; 0xb0
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40005800 	.word	0x40005800
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	48000400 	.word	0x48000400

08001fa0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0b      	ldr	r2, [pc, #44]	; (8001fdc <HAL_I2C_MspDeInit+0x3c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d10f      	bne.n	8001fd2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <HAL_I2C_MspDeInit+0x40>)
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <HAL_I2C_MspDeInit+0x40>)
 8001fb8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001fbc:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001fbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc2:	4808      	ldr	r0, [pc, #32]	; (8001fe4 <HAL_I2C_MspDeInit+0x44>)
 8001fc4:	f001 f8d2 	bl	800316c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001fc8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fcc:	4805      	ldr	r0, [pc, #20]	; (8001fe4 <HAL_I2C_MspDeInit+0x44>)
 8001fce:	f001 f8cd 	bl	800316c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40005800 	.word	0x40005800
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	48000400 	.word	0x48000400

08001fe8 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a17      	ldr	r2, [pc, #92]	; (8002064 <HAL_QSPI_MspInit+0x7c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d128      	bne.n	800205c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800200a:	4b17      	ldr	r3, [pc, #92]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 800200c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800200e:	4a16      	ldr	r2, [pc, #88]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 8002010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002014:	6513      	str	r3, [r2, #80]	; 0x50
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 8002018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800201a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	4a10      	ldr	r2, [pc, #64]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 8002028:	f043 0310 	orr.w	r3, r3, #16
 800202c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <HAL_QSPI_MspInit+0x80>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800203a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800203e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002040:	2302      	movs	r3, #2
 8002042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002048:	2303      	movs	r3, #3
 800204a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800204c:	230a      	movs	r3, #10
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	4619      	mov	r1, r3
 8002056:	4805      	ldr	r0, [pc, #20]	; (800206c <HAL_QSPI_MspInit+0x84>)
 8002058:	f000 fede 	bl	8002e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800205c:	bf00      	nop
 800205e:	3728      	adds	r7, #40	; 0x28
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	a0001000 	.word	0xa0001000
 8002068:	40021000 	.word	0x40021000
 800206c:	48001000 	.word	0x48001000

08002070 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b0a4      	sub	sp, #144	; 0x90
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	2288      	movs	r2, #136	; 0x88
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f010 fbf6 	bl	8012872 <memset>
  if(hrtc->Instance==RTC)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <HAL_RTC_MspInit+0x5c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d118      	bne.n	80020c2 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002090:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002094:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002096:	f44f 7300 	mov.w	r3, #512	; 0x200
 800209a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800209e:	f107 0308 	add.w	r3, r7, #8
 80020a2:	4618      	mov	r0, r3
 80020a4:	f002 ffe6 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80020ae:	f7ff fc99 	bl	80019e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80020b2:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <HAL_RTC_MspInit+0x60>)
 80020b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b8:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <HAL_RTC_MspInit+0x60>)
 80020ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80020c2:	bf00      	nop
 80020c4:	3790      	adds	r7, #144	; 0x90
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40002800 	.word	0x40002800
 80020d0:	40021000 	.word	0x40021000

080020d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	; 0x28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <HAL_SPI_MspInit+0x8c>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d130      	bne.n	8002158 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020f6:	4b1b      	ldr	r3, [pc, #108]	; (8002164 <HAL_SPI_MspInit+0x90>)
 80020f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fa:	4a1a      	ldr	r2, [pc, #104]	; (8002164 <HAL_SPI_MspInit+0x90>)
 80020fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002100:	6593      	str	r3, [r2, #88]	; 0x58
 8002102:	4b18      	ldr	r3, [pc, #96]	; (8002164 <HAL_SPI_MspInit+0x90>)
 8002104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002106:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <HAL_SPI_MspInit+0x90>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002112:	4a14      	ldr	r2, [pc, #80]	; (8002164 <HAL_SPI_MspInit+0x90>)
 8002114:	f043 0304 	orr.w	r3, r3, #4
 8002118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800211a:	4b12      	ldr	r3, [pc, #72]	; (8002164 <HAL_SPI_MspInit+0x90>)
 800211c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002126:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800212a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212c:	2302      	movs	r3, #2
 800212e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002134:	2303      	movs	r3, #3
 8002136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002138:	2306      	movs	r3, #6
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	4619      	mov	r1, r3
 8002142:	4809      	ldr	r0, [pc, #36]	; (8002168 <HAL_SPI_MspInit+0x94>)
 8002144:	f000 fe68 	bl	8002e18 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	2105      	movs	r1, #5
 800214c:	2033      	movs	r0, #51	; 0x33
 800214e:	f000 fc9f 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002152:	2033      	movs	r0, #51	; 0x33
 8002154:	f000 fcb8 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	; 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40003c00 	.word	0x40003c00
 8002164:	40021000 	.word	0x40021000
 8002168:	48000800 	.word	0x48000800

0800216c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a0a      	ldr	r2, [pc, #40]	; (80021a4 <HAL_SPI_MspDeInit+0x38>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d10d      	bne.n	800219a <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_SPI_MspDeInit+0x3c>)
 8002180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002182:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <HAL_SPI_MspDeInit+0x3c>)
 8002184:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002188:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 800218a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800218e:	4807      	ldr	r0, [pc, #28]	; (80021ac <HAL_SPI_MspDeInit+0x40>)
 8002190:	f000 ffec 	bl	800316c <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8002194:	2033      	movs	r0, #51	; 0x33
 8002196:	f000 fca5 	bl	8002ae4 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40003c00 	.word	0x40003c00
 80021a8:	40021000 	.word	0x40021000
 80021ac:	48000800 	.word	0x48000800

080021b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0d      	ldr	r2, [pc, #52]	; (80021f4 <HAL_TIM_Base_MspInit+0x44>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d113      	bne.n	80021ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80021c2:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <HAL_TIM_Base_MspInit+0x48>)
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	4a0c      	ldr	r2, [pc, #48]	; (80021f8 <HAL_TIM_Base_MspInit+0x48>)
 80021c8:	f043 0320 	orr.w	r3, r3, #32
 80021cc:	6593      	str	r3, [r2, #88]	; 0x58
 80021ce:	4b0a      	ldr	r3, [pc, #40]	; (80021f8 <HAL_TIM_Base_MspInit+0x48>)
 80021d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2105      	movs	r1, #5
 80021de:	2037      	movs	r0, #55	; 0x37
 80021e0:	f000 fc56 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80021e4:	2037      	movs	r0, #55	; 0x37
 80021e6:	f000 fc6f 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40001400 	.word	0x40001400
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b0ae      	sub	sp, #184	; 0xb8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	2288      	movs	r2, #136	; 0x88
 800221a:	2100      	movs	r1, #0
 800221c:	4618      	mov	r0, r3
 800221e:	f010 fb28 	bl	8012872 <memset>
  if(huart->Instance==USART1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a46      	ldr	r2, [pc, #280]	; (8002340 <HAL_UART_MspInit+0x144>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d143      	bne.n	80022b4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800222c:	2301      	movs	r3, #1
 800222e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002230:	2300      	movs	r3, #0
 8002232:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	4618      	mov	r0, r3
 800223a:	f002 ff1b 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002244:	f7ff fbce 	bl	80019e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002248:	4b3e      	ldr	r3, [pc, #248]	; (8002344 <HAL_UART_MspInit+0x148>)
 800224a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800224c:	4a3d      	ldr	r2, [pc, #244]	; (8002344 <HAL_UART_MspInit+0x148>)
 800224e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002252:	6613      	str	r3, [r2, #96]	; 0x60
 8002254:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <HAL_UART_MspInit+0x148>)
 8002256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002258:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002260:	4b38      	ldr	r3, [pc, #224]	; (8002344 <HAL_UART_MspInit+0x148>)
 8002262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002264:	4a37      	ldr	r2, [pc, #220]	; (8002344 <HAL_UART_MspInit+0x148>)
 8002266:	f043 0302 	orr.w	r3, r3, #2
 800226a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800226c:	4b35      	ldr	r3, [pc, #212]	; (8002344 <HAL_UART_MspInit+0x148>)
 800226e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002278:	23c0      	movs	r3, #192	; 0xc0
 800227a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228a:	2303      	movs	r3, #3
 800228c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002290:	2307      	movs	r3, #7
 8002292:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002296:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800229a:	4619      	mov	r1, r3
 800229c:	482a      	ldr	r0, [pc, #168]	; (8002348 <HAL_UART_MspInit+0x14c>)
 800229e:	f000 fdbb 	bl	8002e18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2105      	movs	r1, #5
 80022a6:	2025      	movs	r0, #37	; 0x25
 80022a8:	f000 fbf2 	bl	8002a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022ac:	2025      	movs	r0, #37	; 0x25
 80022ae:	f000 fc0b 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022b2:	e040      	b.n	8002336 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART3)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a24      	ldr	r2, [pc, #144]	; (800234c <HAL_UART_MspInit+0x150>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d13b      	bne.n	8002336 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022be:	2304      	movs	r3, #4
 80022c0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022c2:	2300      	movs	r3, #0
 80022c4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c6:	f107 031c 	add.w	r3, r7, #28
 80022ca:	4618      	mov	r0, r3
 80022cc:	f002 fed2 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_UART_MspInit+0xde>
      Error_Handler();
 80022d6:	f7ff fb85 	bl	80019e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022da:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <HAL_UART_MspInit+0x148>)
 80022dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022de:	4a19      	ldr	r2, [pc, #100]	; (8002344 <HAL_UART_MspInit+0x148>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6593      	str	r3, [r2, #88]	; 0x58
 80022e6:	4b17      	ldr	r3, [pc, #92]	; (8002344 <HAL_UART_MspInit+0x148>)
 80022e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <HAL_UART_MspInit+0x148>)
 80022f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f6:	4a13      	ldr	r2, [pc, #76]	; (8002344 <HAL_UART_MspInit+0x148>)
 80022f8:	f043 0308 	orr.w	r3, r3, #8
 80022fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_UART_MspInit+0x148>)
 8002300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800230a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800230e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002324:	2307      	movs	r3, #7
 8002326:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800232e:	4619      	mov	r1, r3
 8002330:	4807      	ldr	r0, [pc, #28]	; (8002350 <HAL_UART_MspInit+0x154>)
 8002332:	f000 fd71 	bl	8002e18 <HAL_GPIO_Init>
}
 8002336:	bf00      	nop
 8002338:	37b8      	adds	r7, #184	; 0xb8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40013800 	.word	0x40013800
 8002344:	40021000 	.word	0x40021000
 8002348:	48000400 	.word	0x48000400
 800234c:	40004800 	.word	0x40004800
 8002350:	48000c00 	.word	0x48000c00

08002354 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b0ac      	sub	sp, #176	; 0xb0
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	2288      	movs	r2, #136	; 0x88
 8002372:	2100      	movs	r1, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f010 fa7c 	bl	8012872 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002382:	d17c      	bne.n	800247e <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002384:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002388:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800238a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800238e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002392:	2301      	movs	r3, #1
 8002394:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002396:	2301      	movs	r3, #1
 8002398:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800239a:	2318      	movs	r3, #24
 800239c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800239e:	2307      	movs	r3, #7
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80023a2:	2302      	movs	r3, #2
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80023a6:	2302      	movs	r3, #2
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80023aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023ae:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	4618      	mov	r0, r3
 80023b6:	f002 fe5d 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80023c0:	f7ff fb10 	bl	80019e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c4:	4b30      	ldr	r3, [pc, #192]	; (8002488 <HAL_PCD_MspInit+0x134>)
 80023c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c8:	4a2f      	ldr	r2, [pc, #188]	; (8002488 <HAL_PCD_MspInit+0x134>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d0:	4b2d      	ldr	r3, [pc, #180]	; (8002488 <HAL_PCD_MspInit+0x134>)
 80023d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80023dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023e4:	2300      	movs	r3, #0
 80023e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023f4:	4619      	mov	r1, r3
 80023f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023fa:	f000 fd0d 	bl	8002e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80023fe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002402:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002412:	2303      	movs	r3, #3
 8002414:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002418:	230a      	movs	r3, #10
 800241a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002422:	4619      	mov	r1, r3
 8002424:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002428:	f000 fcf6 	bl	8002e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_PCD_MspInit+0x134>)
 800242e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002430:	4a15      	ldr	r2, [pc, #84]	; (8002488 <HAL_PCD_MspInit+0x134>)
 8002432:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002438:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_PCD_MspInit+0x134>)
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002444:	4b10      	ldr	r3, [pc, #64]	; (8002488 <HAL_PCD_MspInit+0x134>)
 8002446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002448:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d114      	bne.n	800247a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002450:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <HAL_PCD_MspInit+0x134>)
 8002452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002454:	4a0c      	ldr	r2, [pc, #48]	; (8002488 <HAL_PCD_MspInit+0x134>)
 8002456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800245a:	6593      	str	r3, [r2, #88]	; 0x58
 800245c:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <HAL_PCD_MspInit+0x134>)
 800245e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002464:	60bb      	str	r3, [r7, #8]
 8002466:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002468:	f001 ff18 	bl	800429c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <HAL_PCD_MspInit+0x134>)
 800246e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002470:	4a05      	ldr	r2, [pc, #20]	; (8002488 <HAL_PCD_MspInit+0x134>)
 8002472:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002476:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002478:	e001      	b.n	800247e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800247a:	f001 ff0f 	bl	800429c <HAL_PWREx_EnableVddUSB>
}
 800247e:	bf00      	nop
 8002480:	37b0      	adds	r7, #176	; 0xb0
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000

0800248c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08e      	sub	sp, #56	; 0x38
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800249a:	4b34      	ldr	r3, [pc, #208]	; (800256c <HAL_InitTick+0xe0>)
 800249c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249e:	4a33      	ldr	r2, [pc, #204]	; (800256c <HAL_InitTick+0xe0>)
 80024a0:	f043 0310 	orr.w	r3, r3, #16
 80024a4:	6593      	str	r3, [r2, #88]	; 0x58
 80024a6:	4b31      	ldr	r3, [pc, #196]	; (800256c <HAL_InitTick+0xe0>)
 80024a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024aa:	f003 0310 	and.w	r3, r3, #16
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024b2:	f107 0210 	add.w	r2, r7, #16
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4611      	mov	r1, r2
 80024bc:	4618      	mov	r0, r3
 80024be:	f002 fd47 	bl	8004f50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80024c2:	6a3b      	ldr	r3, [r7, #32]
 80024c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80024c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d103      	bne.n	80024d4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024cc:	f002 fd14 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 80024d0:	6378      	str	r0, [r7, #52]	; 0x34
 80024d2:	e004      	b.n	80024de <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024d4:	f002 fd10 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 80024d8:	4603      	mov	r3, r0
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e0:	4a23      	ldr	r2, [pc, #140]	; (8002570 <HAL_InitTick+0xe4>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0c9b      	lsrs	r3, r3, #18
 80024e8:	3b01      	subs	r3, #1
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80024ec:	4b21      	ldr	r3, [pc, #132]	; (8002574 <HAL_InitTick+0xe8>)
 80024ee:	4a22      	ldr	r2, [pc, #136]	; (8002578 <HAL_InitTick+0xec>)
 80024f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80024f2:	4b20      	ldr	r3, [pc, #128]	; (8002574 <HAL_InitTick+0xe8>)
 80024f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80024fa:	4a1e      	ldr	r2, [pc, #120]	; (8002574 <HAL_InitTick+0xe8>)
 80024fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002500:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <HAL_InitTick+0xe8>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <HAL_InitTick+0xe8>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_InitTick+0xe8>)
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002512:	4818      	ldr	r0, [pc, #96]	; (8002574 <HAL_InitTick+0xe8>)
 8002514:	f005 f8c1 	bl	800769a <HAL_TIM_Base_Init>
 8002518:	4603      	mov	r3, r0
 800251a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800251e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002522:	2b00      	cmp	r3, #0
 8002524:	d11b      	bne.n	800255e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002526:	4813      	ldr	r0, [pc, #76]	; (8002574 <HAL_InitTick+0xe8>)
 8002528:	f005 f90e 	bl	8007748 <HAL_TIM_Base_Start_IT>
 800252c:	4603      	mov	r3, r0
 800252e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002532:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002536:	2b00      	cmp	r3, #0
 8002538:	d111      	bne.n	800255e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800253a:	2036      	movs	r0, #54	; 0x36
 800253c:	f000 fac4 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b0f      	cmp	r3, #15
 8002544:	d808      	bhi.n	8002558 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002546:	2200      	movs	r2, #0
 8002548:	6879      	ldr	r1, [r7, #4]
 800254a:	2036      	movs	r0, #54	; 0x36
 800254c:	f000 faa0 	bl	8002a90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002550:	4a0a      	ldr	r2, [pc, #40]	; (800257c <HAL_InitTick+0xf0>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e002      	b.n	800255e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800255e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002562:	4618      	mov	r0, r3
 8002564:	3738      	adds	r7, #56	; 0x38
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000
 8002570:	431bde83 	.word	0x431bde83
 8002574:	20000c20 	.word	0x20000c20
 8002578:	40001000 	.word	0x40001000
 800257c:	20000014 	.word	0x20000014

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <NMI_Handler+0x4>

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <MemManage_Handler+0x4>

08002592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002596:	e7fe      	b.n	8002596 <BusFault_Handler+0x4>

08002598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800259c:	e7fe      	b.n	800259c <UsageFault_Handler+0x4>

0800259e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 80025b0:	2002      	movs	r0, #2
 80025b2:	f000 feff 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}

080025ba <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80025be:	2020      	movs	r0, #32
 80025c0:	f000 fef8 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80025c4:	2040      	movs	r0, #64	; 0x40
 80025c6:	f000 fef5 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80025ca:	2080      	movs	r0, #128	; 0x80
 80025cc:	f000 fef2 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80025d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80025d4:	f000 feee 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}

080025dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025e0:	4802      	ldr	r0, [pc, #8]	; (80025ec <USART1_IRQHandler+0x10>)
 80025e2:	f005 fccf 	bl	8007f84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000270 	.word	0x20000270

080025f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80025f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025f8:	f000 fedc 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80025fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002600:	f000 fed8 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 8002604:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002608:	f000 fed4 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800260c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002610:	f000 fed0 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002614:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002618:	f000 fecc 	bl	80033b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}

08002620 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <TIM6_DAC_IRQHandler+0x10>)
 8002626:	f005 f8ff 	bl	8007828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000c20 	.word	0x20000c20

08002634 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  ulHighFrequencyTimerTicks++;
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <TIM7_IRQHandler+0x18>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	3301      	adds	r3, #1
 800263e:	4a03      	ldr	r2, [pc, #12]	; (800264c <TIM7_IRQHandler+0x18>)
 8002640:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002642:	4803      	ldr	r0, [pc, #12]	; (8002650 <TIM7_IRQHandler+0x1c>)
 8002644:	f005 f8f0 	bl	8007828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000824 	.word	0x20000824
 8002650:	20000224 	.word	0x20000224

08002654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return 1;
 8002658:	2301      	movs	r3, #1
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_kill>:

int _kill(int pid, int sig)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800266e:	f00f ff93 	bl	8012598 <__errno>
 8002672:	4603      	mov	r3, r0
 8002674:	2216      	movs	r2, #22
 8002676:	601a      	str	r2, [r3, #0]
  return -1;
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_exit>:

void _exit (int status)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ffe7 	bl	8002664 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002696:	e7fe      	b.n	8002696 <_exit+0x12>

08002698 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	e00a      	b.n	80026c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026aa:	f3af 8000 	nop.w
 80026ae:	4601      	mov	r1, r0
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	60ba      	str	r2, [r7, #8]
 80026b6:	b2ca      	uxtb	r2, r1
 80026b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	dbf0      	blt.n	80026aa <_read+0x12>
  }

  return len;
 80026c8:	687b      	ldr	r3, [r7, #4]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026de:	4618      	mov	r0, r3
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026fa:	605a      	str	r2, [r3, #4]
  return 0;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <_isatty>:

int _isatty(int file)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002712:	2301      	movs	r3, #1
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002744:	4a14      	ldr	r2, [pc, #80]	; (8002798 <_sbrk+0x5c>)
 8002746:	4b15      	ldr	r3, [pc, #84]	; (800279c <_sbrk+0x60>)
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002758:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <_sbrk+0x64>)
 800275a:	4a12      	ldr	r2, [pc, #72]	; (80027a4 <_sbrk+0x68>)
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275e:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <_sbrk+0x64>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	429a      	cmp	r2, r3
 800276a:	d207      	bcs.n	800277c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800276c:	f00f ff14 	bl	8012598 <__errno>
 8002770:	4603      	mov	r3, r0
 8002772:	220c      	movs	r2, #12
 8002774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002776:	f04f 33ff 	mov.w	r3, #4294967295
 800277a:	e009      	b.n	8002790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <_sbrk+0x64>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002782:	4b07      	ldr	r3, [pc, #28]	; (80027a0 <_sbrk+0x64>)
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	4a05      	ldr	r2, [pc, #20]	; (80027a0 <_sbrk+0x64>)
 800278c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800278e:	68fb      	ldr	r3, [r7, #12]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20018000 	.word	0x20018000
 800279c:	00000400 	.word	0x00000400
 80027a0:	20000c6c 	.word	0x20000c6c
 80027a4:	20004ba0 	.word	0x20004ba0

080027a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <SystemInit+0x20>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b2:	4a05      	ldr	r2, [pc, #20]	; (80027c8 <SystemInit+0x20>)
 80027b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002804 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027d0:	f7ff ffea 	bl	80027a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027d4:	480c      	ldr	r0, [pc, #48]	; (8002808 <LoopForever+0x6>)
  ldr r1, =_edata
 80027d6:	490d      	ldr	r1, [pc, #52]	; (800280c <LoopForever+0xa>)
  ldr r2, =_sidata
 80027d8:	4a0d      	ldr	r2, [pc, #52]	; (8002810 <LoopForever+0xe>)
  movs r3, #0
 80027da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027dc:	e002      	b.n	80027e4 <LoopCopyDataInit>

080027de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027e2:	3304      	adds	r3, #4

080027e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e8:	d3f9      	bcc.n	80027de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027ec:	4c0a      	ldr	r4, [pc, #40]	; (8002818 <LoopForever+0x16>)
  movs r3, #0
 80027ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f0:	e001      	b.n	80027f6 <LoopFillZerobss>

080027f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f4:	3204      	adds	r2, #4

080027f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f8:	d3fb      	bcc.n	80027f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027fa:	f00f ffdb 	bl	80127b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027fe:	f7fd ff03 	bl	8000608 <main>

08002802 <LoopForever>:

LoopForever:
    b LoopForever
 8002802:	e7fe      	b.n	8002802 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002804:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800280c:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002810:	08015ae0 	.word	0x08015ae0
  ldr r2, =_sbss
 8002814:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002818:	20004ba0 	.word	0x20004ba0

0800281c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800281c:	e7fe      	b.n	800281c <ADC1_2_IRQHandler>

0800281e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002828:	2003      	movs	r0, #3
 800282a:	f000 f926 	bl	8002a7a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800282e:	200f      	movs	r0, #15
 8002830:	f7ff fe2c 	bl	800248c <HAL_InitTick>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	71fb      	strb	r3, [r7, #7]
 800283e:	e001      	b.n	8002844 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002840:	f7ff fac4 	bl	8001dcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002844:	79fb      	ldrb	r3, [r7, #7]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_IncTick+0x20>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	4b06      	ldr	r3, [pc, #24]	; (8002874 <HAL_IncTick+0x24>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4413      	add	r3, r2
 8002860:	4a04      	ldr	r2, [pc, #16]	; (8002874 <HAL_IncTick+0x24>)
 8002862:	6013      	str	r3, [r2, #0]
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	20000018 	.word	0x20000018
 8002874:	20000c70 	.word	0x20000c70

08002878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  return uwTick;
 800287c:	4b03      	ldr	r3, [pc, #12]	; (800288c <HAL_GetTick+0x14>)
 800287e:	681b      	ldr	r3, [r3, #0]
}
 8002880:	4618      	mov	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	20000c70 	.word	0x20000c70

08002890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002898:	f7ff ffee 	bl	8002878 <HAL_GetTick>
 800289c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a8:	d005      	beq.n	80028b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028aa:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <HAL_Delay+0x44>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4413      	add	r3, r2
 80028b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028b6:	bf00      	nop
 80028b8:	f7ff ffde 	bl	8002878 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d8f7      	bhi.n	80028b8 <HAL_Delay+0x28>
  {
  }
}
 80028c8:	bf00      	nop
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000018 	.word	0x20000018

080028d8 <__NVIC_SetPriorityGrouping>:
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <__NVIC_SetPriorityGrouping+0x44>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028f4:	4013      	ands	r3, r2
 80028f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800290a:	4a04      	ldr	r2, [pc, #16]	; (800291c <__NVIC_SetPriorityGrouping+0x44>)
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	60d3      	str	r3, [r2, #12]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <__NVIC_GetPriorityGrouping>:
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002924:	4b04      	ldr	r3, [pc, #16]	; (8002938 <__NVIC_GetPriorityGrouping+0x18>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	0a1b      	lsrs	r3, r3, #8
 800292a:	f003 0307 	and.w	r3, r3, #7
}
 800292e:	4618      	mov	r0, r3
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <__NVIC_EnableIRQ>:
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294a:	2b00      	cmp	r3, #0
 800294c:	db0b      	blt.n	8002966 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	f003 021f 	and.w	r2, r3, #31
 8002954:	4907      	ldr	r1, [pc, #28]	; (8002974 <__NVIC_EnableIRQ+0x38>)
 8002956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295a:	095b      	lsrs	r3, r3, #5
 800295c:	2001      	movs	r0, #1
 800295e:	fa00 f202 	lsl.w	r2, r0, r2
 8002962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000e100 	.word	0xe000e100

08002978 <__NVIC_DisableIRQ>:
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	2b00      	cmp	r3, #0
 8002988:	db12      	blt.n	80029b0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	f003 021f 	and.w	r2, r3, #31
 8002990:	490a      	ldr	r1, [pc, #40]	; (80029bc <__NVIC_DisableIRQ+0x44>)
 8002992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	2001      	movs	r0, #1
 800299a:	fa00 f202 	lsl.w	r2, r0, r2
 800299e:	3320      	adds	r3, #32
 80029a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029a4:	f3bf 8f4f 	dsb	sy
}
 80029a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029aa:	f3bf 8f6f 	isb	sy
}
 80029ae:	bf00      	nop
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000e100 	.word	0xe000e100

080029c0 <__NVIC_SetPriority>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	6039      	str	r1, [r7, #0]
 80029ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	db0a      	blt.n	80029ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	490c      	ldr	r1, [pc, #48]	; (8002a0c <__NVIC_SetPriority+0x4c>)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	0112      	lsls	r2, r2, #4
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	440b      	add	r3, r1
 80029e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80029e8:	e00a      	b.n	8002a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4908      	ldr	r1, [pc, #32]	; (8002a10 <__NVIC_SetPriority+0x50>)
 80029f0:	79fb      	ldrb	r3, [r7, #7]
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	3b04      	subs	r3, #4
 80029f8:	0112      	lsls	r2, r2, #4
 80029fa:	b2d2      	uxtb	r2, r2
 80029fc:	440b      	add	r3, r1
 80029fe:	761a      	strb	r2, [r3, #24]
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000e100 	.word	0xe000e100
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <NVIC_EncodePriority>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b089      	sub	sp, #36	; 0x24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f1c3 0307 	rsb	r3, r3, #7
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	bf28      	it	cs
 8002a32:	2304      	movcs	r3, #4
 8002a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	2b06      	cmp	r3, #6
 8002a3c:	d902      	bls.n	8002a44 <NVIC_EncodePriority+0x30>
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	3b03      	subs	r3, #3
 8002a42:	e000      	b.n	8002a46 <NVIC_EncodePriority+0x32>
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a48:	f04f 32ff 	mov.w	r2, #4294967295
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43da      	mvns	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	401a      	ands	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a6c:	4313      	orrs	r3, r2
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3724      	adds	r7, #36	; 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ff28 	bl	80028d8 <__NVIC_SetPriorityGrouping>
}
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
 8002a9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa2:	f7ff ff3d 	bl	8002920 <__NVIC_GetPriorityGrouping>
 8002aa6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	68b9      	ldr	r1, [r7, #8]
 8002aac:	6978      	ldr	r0, [r7, #20]
 8002aae:	f7ff ffb1 	bl	8002a14 <NVIC_EncodePriority>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab8:	4611      	mov	r1, r2
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff ff80 	bl	80029c0 <__NVIC_SetPriority>
}
 8002ac0:	bf00      	nop
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff30 	bl	800293c <__NVIC_EnableIRQ>
}
 8002adc:	bf00      	nop
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff ff40 	bl	8002978 <__NVIC_DisableIRQ>
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e0ac      	b.n	8002c6c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f8b2 	bl	8002c80 <DFSDM_GetChannelFromInstance>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4a55      	ldr	r2, [pc, #340]	; (8002c74 <HAL_DFSDM_ChannelInit+0x174>)
 8002b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e09f      	b.n	8002c6c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff f975 	bl	8001e1c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002b32:	4b51      	ldr	r3, [pc, #324]	; (8002c78 <HAL_DFSDM_ChannelInit+0x178>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	3301      	adds	r3, #1
 8002b38:	4a4f      	ldr	r2, [pc, #316]	; (8002c78 <HAL_DFSDM_ChannelInit+0x178>)
 8002b3a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002b3c:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <HAL_DFSDM_ChannelInit+0x178>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d125      	bne.n	8002b90 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002b44:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a4c      	ldr	r2, [pc, #304]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b4a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b4e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002b50:	4b4a      	ldr	r3, [pc, #296]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4948      	ldr	r1, [pc, #288]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002b5e:	4b47      	ldr	r3, [pc, #284]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a46      	ldr	r2, [pc, #280]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b64:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002b68:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	791b      	ldrb	r3, [r3, #4]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d108      	bne.n	8002b84 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002b72:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	041b      	lsls	r3, r3, #16
 8002b7e:	493f      	ldr	r1, [pc, #252]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002b84:	4b3d      	ldr	r3, [pc, #244]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a3c      	ldr	r2, [pc, #240]	; (8002c7c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b8e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002b9e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6819      	ldr	r1, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002bae:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002bb4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 020f 	bic.w	r2, r2, #15
 8002bcc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6819      	ldr	r1, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002bf4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6899      	ldr	r1, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c04:	3b01      	subs	r3, #1
 8002c06:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f002 0207 	and.w	r2, r2, #7
 8002c20:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6859      	ldr	r1, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002c34:	431a      	orrs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c4c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 f810 	bl	8002c80 <DFSDM_GetChannelFromInstance>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4904      	ldr	r1, [pc, #16]	; (8002c74 <HAL_DFSDM_ChannelInit+0x174>)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000c78 	.word	0x20000c78
 8002c78:	20000c74 	.word	0x20000c74
 8002c7c:	40016000 	.word	0x40016000

08002c80 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a1c      	ldr	r2, [pc, #112]	; (8002cfc <DFSDM_GetChannelFromInstance+0x7c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d102      	bne.n	8002c96 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	e02b      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a19      	ldr	r2, [pc, #100]	; (8002d00 <DFSDM_GetChannelFromInstance+0x80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d102      	bne.n	8002ca4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e024      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a17      	ldr	r2, [pc, #92]	; (8002d04 <DFSDM_GetChannelFromInstance+0x84>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d102      	bne.n	8002cb2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002cac:	2302      	movs	r3, #2
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	e01d      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a14      	ldr	r2, [pc, #80]	; (8002d08 <DFSDM_GetChannelFromInstance+0x88>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d102      	bne.n	8002cc0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002cba:	2304      	movs	r3, #4
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	e016      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <DFSDM_GetChannelFromInstance+0x8c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d102      	bne.n	8002cce <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002cc8:	2305      	movs	r3, #5
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	e00f      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a0f      	ldr	r2, [pc, #60]	; (8002d10 <DFSDM_GetChannelFromInstance+0x90>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d102      	bne.n	8002cdc <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002cd6:	2306      	movs	r3, #6
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	e008      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a0d      	ldr	r2, [pc, #52]	; (8002d14 <DFSDM_GetChannelFromInstance+0x94>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d102      	bne.n	8002cea <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002ce4:	2307      	movs	r3, #7
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	e001      	b.n	8002cee <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002cea:	2303      	movs	r3, #3
 8002cec:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	40016000 	.word	0x40016000
 8002d00:	40016020 	.word	0x40016020
 8002d04:	40016040 	.word	0x40016040
 8002d08:	40016080 	.word	0x40016080
 8002d0c:	400160a0 	.word	0x400160a0
 8002d10:	400160c0 	.word	0x400160c0
 8002d14:	400160e0 	.word	0x400160e0

08002d18 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d008      	beq.n	8002d42 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2204      	movs	r2, #4
 8002d34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e022      	b.n	8002d88 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 020e 	bic.w	r2, r2, #14
 8002d50:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0201 	bic.w	r2, r2, #1
 8002d60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d66:	f003 021c 	and.w	r2, r3, #28
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	2101      	movs	r1, #1
 8002d70:	fa01 f202 	lsl.w	r2, r1, r2
 8002d74:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d005      	beq.n	8002db8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2204      	movs	r2, #4
 8002db0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	73fb      	strb	r3, [r7, #15]
 8002db6:	e029      	b.n	8002e0c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 020e 	bic.w	r2, r2, #14
 8002dc6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ddc:	f003 021c 	and.w	r2, r3, #28
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2101      	movs	r1, #1
 8002de6:	fa01 f202 	lsl.w	r2, r1, r2
 8002dea:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	4798      	blx	r3
    }
  }
  return status;
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e26:	e17f      	b.n	8003128 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 8171 	beq.w	8003122 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d00b      	beq.n	8002e60 <HAL_GPIO_Init+0x48>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d007      	beq.n	8002e60 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e54:	2b11      	cmp	r3, #17
 8002e56:	d003      	beq.n	8002e60 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2b12      	cmp	r3, #18
 8002e5e:	d130      	bne.n	8002ec2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	2203      	movs	r2, #3
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e96:	2201      	movs	r2, #1
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	f003 0201 	and.w	r2, r3, #1
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b03      	cmp	r3, #3
 8002ecc:	d118      	bne.n	8002f00 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	08db      	lsrs	r3, r3, #3
 8002eea:	f003 0201 	and.w	r2, r3, #1
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	4013      	ands	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d003      	beq.n	8002f40 <HAL_GPIO_Init+0x128>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b12      	cmp	r3, #18
 8002f3e:	d123      	bne.n	8002f88 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	08da      	lsrs	r2, r3, #3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3208      	adds	r2, #8
 8002f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	220f      	movs	r2, #15
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4013      	ands	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	08da      	lsrs	r2, r3, #3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	3208      	adds	r2, #8
 8002f82:	6939      	ldr	r1, [r7, #16]
 8002f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	2203      	movs	r2, #3
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f003 0203 	and.w	r2, r3, #3
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 80ac 	beq.w	8003122 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fca:	4b5f      	ldr	r3, [pc, #380]	; (8003148 <HAL_GPIO_Init+0x330>)
 8002fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fce:	4a5e      	ldr	r2, [pc, #376]	; (8003148 <HAL_GPIO_Init+0x330>)
 8002fd0:	f043 0301 	orr.w	r3, r3, #1
 8002fd4:	6613      	str	r3, [r2, #96]	; 0x60
 8002fd6:	4b5c      	ldr	r3, [pc, #368]	; (8003148 <HAL_GPIO_Init+0x330>)
 8002fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	60bb      	str	r3, [r7, #8]
 8002fe0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fe2:	4a5a      	ldr	r2, [pc, #360]	; (800314c <HAL_GPIO_Init+0x334>)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	089b      	lsrs	r3, r3, #2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800300c:	d025      	beq.n	800305a <HAL_GPIO_Init+0x242>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a4f      	ldr	r2, [pc, #316]	; (8003150 <HAL_GPIO_Init+0x338>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d01f      	beq.n	8003056 <HAL_GPIO_Init+0x23e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a4e      	ldr	r2, [pc, #312]	; (8003154 <HAL_GPIO_Init+0x33c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d019      	beq.n	8003052 <HAL_GPIO_Init+0x23a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4d      	ldr	r2, [pc, #308]	; (8003158 <HAL_GPIO_Init+0x340>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d013      	beq.n	800304e <HAL_GPIO_Init+0x236>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a4c      	ldr	r2, [pc, #304]	; (800315c <HAL_GPIO_Init+0x344>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d00d      	beq.n	800304a <HAL_GPIO_Init+0x232>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4b      	ldr	r2, [pc, #300]	; (8003160 <HAL_GPIO_Init+0x348>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d007      	beq.n	8003046 <HAL_GPIO_Init+0x22e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4a      	ldr	r2, [pc, #296]	; (8003164 <HAL_GPIO_Init+0x34c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d101      	bne.n	8003042 <HAL_GPIO_Init+0x22a>
 800303e:	2306      	movs	r3, #6
 8003040:	e00c      	b.n	800305c <HAL_GPIO_Init+0x244>
 8003042:	2307      	movs	r3, #7
 8003044:	e00a      	b.n	800305c <HAL_GPIO_Init+0x244>
 8003046:	2305      	movs	r3, #5
 8003048:	e008      	b.n	800305c <HAL_GPIO_Init+0x244>
 800304a:	2304      	movs	r3, #4
 800304c:	e006      	b.n	800305c <HAL_GPIO_Init+0x244>
 800304e:	2303      	movs	r3, #3
 8003050:	e004      	b.n	800305c <HAL_GPIO_Init+0x244>
 8003052:	2302      	movs	r3, #2
 8003054:	e002      	b.n	800305c <HAL_GPIO_Init+0x244>
 8003056:	2301      	movs	r3, #1
 8003058:	e000      	b.n	800305c <HAL_GPIO_Init+0x244>
 800305a:	2300      	movs	r3, #0
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	f002 0203 	and.w	r2, r2, #3
 8003062:	0092      	lsls	r2, r2, #2
 8003064:	4093      	lsls	r3, r2
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800306c:	4937      	ldr	r1, [pc, #220]	; (800314c <HAL_GPIO_Init+0x334>)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	089b      	lsrs	r3, r3, #2
 8003072:	3302      	adds	r3, #2
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800307a:	4b3b      	ldr	r3, [pc, #236]	; (8003168 <HAL_GPIO_Init+0x350>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	43db      	mvns	r3, r3
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	4013      	ands	r3, r2
 8003088:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800309e:	4a32      	ldr	r2, [pc, #200]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80030a4:	4b30      	ldr	r3, [pc, #192]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	43db      	mvns	r3, r3
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030c8:	4a27      	ldr	r2, [pc, #156]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ce:	4b26      	ldr	r3, [pc, #152]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	43db      	mvns	r3, r3
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4013      	ands	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d003      	beq.n	80030f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030f2:	4a1d      	ldr	r2, [pc, #116]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030f8:	4b1b      	ldr	r3, [pc, #108]	; (8003168 <HAL_GPIO_Init+0x350>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	43db      	mvns	r3, r3
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	4013      	ands	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d003      	beq.n	800311c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800311c:	4a12      	ldr	r2, [pc, #72]	; (8003168 <HAL_GPIO_Init+0x350>)
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	fa22 f303 	lsr.w	r3, r2, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	f47f ae78 	bne.w	8002e28 <HAL_GPIO_Init+0x10>
  }
}
 8003138:	bf00      	nop
 800313a:	bf00      	nop
 800313c:	371c      	adds	r7, #28
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	40010000 	.word	0x40010000
 8003150:	48000400 	.word	0x48000400
 8003154:	48000800 	.word	0x48000800
 8003158:	48000c00 	.word	0x48000c00
 800315c:	48001000 	.word	0x48001000
 8003160:	48001400 	.word	0x48001400
 8003164:	48001800 	.word	0x48001800
 8003168:	40010400 	.word	0x40010400

0800316c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003176:	2300      	movs	r3, #0
 8003178:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800317a:	e0cd      	b.n	8003318 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800317c:	2201      	movs	r2, #1
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	4013      	ands	r3, r2
 8003188:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 80c0 	beq.w	8003312 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003192:	4a68      	ldr	r2, [pc, #416]	; (8003334 <HAL_GPIO_DeInit+0x1c8>)
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	089b      	lsrs	r3, r3, #2
 8003198:	3302      	adds	r3, #2
 800319a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800319e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	220f      	movs	r2, #15
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4013      	ands	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031ba:	d025      	beq.n	8003208 <HAL_GPIO_DeInit+0x9c>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a5e      	ldr	r2, [pc, #376]	; (8003338 <HAL_GPIO_DeInit+0x1cc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d01f      	beq.n	8003204 <HAL_GPIO_DeInit+0x98>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a5d      	ldr	r2, [pc, #372]	; (800333c <HAL_GPIO_DeInit+0x1d0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d019      	beq.n	8003200 <HAL_GPIO_DeInit+0x94>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a5c      	ldr	r2, [pc, #368]	; (8003340 <HAL_GPIO_DeInit+0x1d4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d013      	beq.n	80031fc <HAL_GPIO_DeInit+0x90>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a5b      	ldr	r2, [pc, #364]	; (8003344 <HAL_GPIO_DeInit+0x1d8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d00d      	beq.n	80031f8 <HAL_GPIO_DeInit+0x8c>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a5a      	ldr	r2, [pc, #360]	; (8003348 <HAL_GPIO_DeInit+0x1dc>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d007      	beq.n	80031f4 <HAL_GPIO_DeInit+0x88>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a59      	ldr	r2, [pc, #356]	; (800334c <HAL_GPIO_DeInit+0x1e0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d101      	bne.n	80031f0 <HAL_GPIO_DeInit+0x84>
 80031ec:	2306      	movs	r3, #6
 80031ee:	e00c      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 80031f0:	2307      	movs	r3, #7
 80031f2:	e00a      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 80031f4:	2305      	movs	r3, #5
 80031f6:	e008      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 80031f8:	2304      	movs	r3, #4
 80031fa:	e006      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 80031fc:	2303      	movs	r3, #3
 80031fe:	e004      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 8003200:	2302      	movs	r3, #2
 8003202:	e002      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 8003204:	2301      	movs	r3, #1
 8003206:	e000      	b.n	800320a <HAL_GPIO_DeInit+0x9e>
 8003208:	2300      	movs	r3, #0
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	f002 0203 	and.w	r2, r2, #3
 8003210:	0092      	lsls	r2, r2, #2
 8003212:	4093      	lsls	r3, r2
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	429a      	cmp	r2, r3
 8003218:	d132      	bne.n	8003280 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800321a:	4b4d      	ldr	r3, [pc, #308]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	43db      	mvns	r3, r3
 8003222:	494b      	ldr	r1, [pc, #300]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 8003224:	4013      	ands	r3, r2
 8003226:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003228:	4b49      	ldr	r3, [pc, #292]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	43db      	mvns	r3, r3
 8003230:	4947      	ldr	r1, [pc, #284]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 8003232:	4013      	ands	r3, r2
 8003234:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003236:	4b46      	ldr	r3, [pc, #280]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	43db      	mvns	r3, r3
 800323e:	4944      	ldr	r1, [pc, #272]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 8003240:	4013      	ands	r3, r2
 8003242:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8003244:	4b42      	ldr	r3, [pc, #264]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	43db      	mvns	r3, r3
 800324c:	4940      	ldr	r1, [pc, #256]	; (8003350 <HAL_GPIO_DeInit+0x1e4>)
 800324e:	4013      	ands	r3, r2
 8003250:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	220f      	movs	r2, #15
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003262:	4a34      	ldr	r2, [pc, #208]	; (8003334 <HAL_GPIO_DeInit+0x1c8>)
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	3302      	adds	r3, #2
 800326a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	43da      	mvns	r2, r3
 8003272:	4830      	ldr	r0, [pc, #192]	; (8003334 <HAL_GPIO_DeInit+0x1c8>)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	089b      	lsrs	r3, r3, #2
 8003278:	400a      	ands	r2, r1
 800327a:	3302      	adds	r3, #2
 800327c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2103      	movs	r1, #3
 800328a:	fa01 f303 	lsl.w	r3, r1, r3
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	08da      	lsrs	r2, r3, #3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3208      	adds	r2, #8
 800329c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	220f      	movs	r2, #15
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	43db      	mvns	r3, r3
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	08d2      	lsrs	r2, r2, #3
 80032b4:	4019      	ands	r1, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3208      	adds	r2, #8
 80032ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	2103      	movs	r1, #3
 80032c8:	fa01 f303 	lsl.w	r3, r1, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	401a      	ands	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	2101      	movs	r1, #1
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	fa01 f303 	lsl.w	r3, r1, r3
 80032e0:	43db      	mvns	r3, r3
 80032e2:	401a      	ands	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	2103      	movs	r1, #3
 80032f2:	fa01 f303 	lsl.w	r3, r1, r3
 80032f6:	43db      	mvns	r3, r3
 80032f8:	401a      	ands	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003302:	2101      	movs	r1, #1
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	fa01 f303 	lsl.w	r3, r1, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	401a      	ands	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	3301      	adds	r3, #1
 8003316:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	fa22 f303 	lsr.w	r3, r2, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	f47f af2b 	bne.w	800317c <HAL_GPIO_DeInit+0x10>
  }
}
 8003326:	bf00      	nop
 8003328:	bf00      	nop
 800332a:	371c      	adds	r7, #28
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	40010000 	.word	0x40010000
 8003338:	48000400 	.word	0x48000400
 800333c:	48000800 	.word	0x48000800
 8003340:	48000c00 	.word	0x48000c00
 8003344:	48001000 	.word	0x48001000
 8003348:	48001400 	.word	0x48001400
 800334c:	48001800 	.word	0x48001800
 8003350:	40010400 	.word	0x40010400

08003354 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	460b      	mov	r3, r1
 800335e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	691a      	ldr	r2, [r3, #16]
 8003364:	887b      	ldrh	r3, [r7, #2]
 8003366:	4013      	ands	r3, r2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
 8003370:	e001      	b.n	8003376 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003372:	2300      	movs	r3, #0
 8003374:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003376:	7bfb      	ldrb	r3, [r7, #15]
}
 8003378:	4618      	mov	r0, r3
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	807b      	strh	r3, [r7, #2]
 8003390:	4613      	mov	r3, r2
 8003392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003394:	787b      	ldrb	r3, [r7, #1]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800339a:	887a      	ldrh	r2, [r7, #2]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033a0:	e002      	b.n	80033a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033a2:	887a      	ldrh	r2, [r7, #2]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033be:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d006      	beq.n	80033d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033ca:	4a05      	ldr	r2, [pc, #20]	; (80033e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033d0:	88fb      	ldrh	r3, [r7, #6]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fd fe5c 	bl	8001090 <HAL_GPIO_EXTI_Callback>
  }
}
 80033d8:	bf00      	nop
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40010400 	.word	0x40010400

080033e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e081      	b.n	80034fa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d106      	bne.n	8003410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7fe fd6a 	bl	8001ee4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2224      	movs	r2, #36	; 0x24
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0201 	bic.w	r2, r2, #1
 8003426:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003434:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003444:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d107      	bne.n	800345e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	e006      	b.n	800346c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800346a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	2b02      	cmp	r3, #2
 8003472:	d104      	bne.n	800347e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800347c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6812      	ldr	r2, [r2, #0]
 8003488:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800348c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003490:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691a      	ldr	r2, [r3, #16]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	ea42 0103 	orr.w	r1, r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	021a      	lsls	r2, r3, #8
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	69d9      	ldr	r1, [r3, #28]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1a      	ldr	r2, [r3, #32]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 0201 	orr.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2220      	movs	r2, #32
 80034e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b082      	sub	sp, #8
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e021      	b.n	8003558 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2224      	movs	r2, #36	; 0x24
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0201 	bic.w	r2, r2, #1
 800352a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7fe fd37 	bl	8001fa0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af02      	add	r7, sp, #8
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	4608      	mov	r0, r1
 800356a:	4611      	mov	r1, r2
 800356c:	461a      	mov	r2, r3
 800356e:	4603      	mov	r3, r0
 8003570:	817b      	strh	r3, [r7, #10]
 8003572:	460b      	mov	r3, r1
 8003574:	813b      	strh	r3, [r7, #8]
 8003576:	4613      	mov	r3, r2
 8003578:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b20      	cmp	r3, #32
 8003584:	f040 80f9 	bne.w	800377a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d002      	beq.n	8003594 <HAL_I2C_Mem_Write+0x34>
 800358e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003590:	2b00      	cmp	r3, #0
 8003592:	d105      	bne.n	80035a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800359a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e0ed      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_I2C_Mem_Write+0x4e>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e0e6      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035b6:	f7ff f95f 	bl	8002878 <HAL_GetTick>
 80035ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	2319      	movs	r3, #25
 80035c2:	2201      	movs	r2, #1
 80035c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fac3 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0d1      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2221      	movs	r2, #33	; 0x21
 80035dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2240      	movs	r2, #64	; 0x40
 80035e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a3a      	ldr	r2, [r7, #32]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003600:	88f8      	ldrh	r0, [r7, #6]
 8003602:	893a      	ldrh	r2, [r7, #8]
 8003604:	8979      	ldrh	r1, [r7, #10]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	9301      	str	r3, [sp, #4]
 800360a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	4603      	mov	r3, r0
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 f9d3 	bl	80039bc <I2C_RequestMemoryWrite>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0a9      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800362c:	b29b      	uxth	r3, r3
 800362e:	2bff      	cmp	r3, #255	; 0xff
 8003630:	d90e      	bls.n	8003650 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	22ff      	movs	r2, #255	; 0xff
 8003636:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363c:	b2da      	uxtb	r2, r3
 800363e:	8979      	ldrh	r1, [r7, #10]
 8003640:	2300      	movs	r3, #0
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f000 fba5 	bl	8003d98 <I2C_TransferConfig>
 800364e:	e00f      	b.n	8003670 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800365e:	b2da      	uxtb	r2, r3
 8003660:	8979      	ldrh	r1, [r7, #10]
 8003662:	2300      	movs	r3, #0
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 fb94 	bl	8003d98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 faad 	bl	8003bd4 <I2C_WaitOnTXISFlagUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e07b      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	781a      	ldrb	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	1c5a      	adds	r2, r3, #1
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d034      	beq.n	8003728 <HAL_I2C_Mem_Write+0x1c8>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d130      	bne.n	8003728 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036cc:	2200      	movs	r2, #0
 80036ce:	2180      	movs	r1, #128	; 0x80
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fa3f 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e04d      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2bff      	cmp	r3, #255	; 0xff
 80036e8:	d90e      	bls.n	8003708 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	22ff      	movs	r2, #255	; 0xff
 80036ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	8979      	ldrh	r1, [r7, #10]
 80036f8:	2300      	movs	r3, #0
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 fb49 	bl	8003d98 <I2C_TransferConfig>
 8003706:	e00f      	b.n	8003728 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370c:	b29a      	uxth	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003716:	b2da      	uxtb	r2, r3
 8003718:	8979      	ldrh	r1, [r7, #10]
 800371a:	2300      	movs	r3, #0
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 fb38 	bl	8003d98 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d19e      	bne.n	8003670 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 fa8c 	bl	8003c54 <I2C_WaitOnSTOPFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e01a      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2220      	movs	r2, #32
 800374c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4b0a      	ldr	r3, [pc, #40]	; (8003784 <HAL_I2C_Mem_Write+0x224>)
 800375a:	400b      	ands	r3, r1
 800375c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003776:	2300      	movs	r3, #0
 8003778:	e000      	b.n	800377c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800377a:	2302      	movs	r3, #2
  }
}
 800377c:	4618      	mov	r0, r3
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	fe00e800 	.word	0xfe00e800

08003788 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b088      	sub	sp, #32
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	460b      	mov	r3, r1
 800379c:	813b      	strh	r3, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b20      	cmp	r3, #32
 80037ac:	f040 80fd 	bne.w	80039aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80037b0:	6a3b      	ldr	r3, [r7, #32]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <HAL_I2C_Mem_Read+0x34>
 80037b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d105      	bne.n	80037c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e0f1      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_I2C_Mem_Read+0x4e>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e0ea      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037de:	f7ff f84b 	bl	8002878 <HAL_GetTick>
 80037e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	2319      	movs	r3, #25
 80037ea:	2201      	movs	r2, #1
 80037ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f9af 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0d5      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2222      	movs	r2, #34	; 0x22
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2240      	movs	r2, #64	; 0x40
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a3a      	ldr	r2, [r7, #32]
 800381a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003820:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003828:	88f8      	ldrh	r0, [r7, #6]
 800382a:	893a      	ldrh	r2, [r7, #8]
 800382c:	8979      	ldrh	r1, [r7, #10]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	9301      	str	r3, [sp, #4]
 8003832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	4603      	mov	r3, r0
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f913 	bl	8003a64 <I2C_RequestMemoryRead>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e0ad      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	2bff      	cmp	r3, #255	; 0xff
 8003858:	d90e      	bls.n	8003878 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	22ff      	movs	r2, #255	; 0xff
 800385e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	b2da      	uxtb	r2, r3
 8003866:	8979      	ldrh	r1, [r7, #10]
 8003868:	4b52      	ldr	r3, [pc, #328]	; (80039b4 <HAL_I2C_Mem_Read+0x22c>)
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f000 fa91 	bl	8003d98 <I2C_TransferConfig>
 8003876:	e00f      	b.n	8003898 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003886:	b2da      	uxtb	r2, r3
 8003888:	8979      	ldrh	r1, [r7, #10]
 800388a:	4b4a      	ldr	r3, [pc, #296]	; (80039b4 <HAL_I2C_Mem_Read+0x22c>)
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 fa80 	bl	8003d98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800389e:	2200      	movs	r2, #0
 80038a0:	2104      	movs	r1, #4
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 f956 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e07c      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c4:	1c5a      	adds	r2, r3, #1
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ce:	3b01      	subs	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038da:	b29b      	uxth	r3, r3
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d034      	beq.n	8003958 <HAL_I2C_Mem_Read+0x1d0>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d130      	bne.n	8003958 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fc:	2200      	movs	r2, #0
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 f927 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e04d      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003914:	b29b      	uxth	r3, r3
 8003916:	2bff      	cmp	r3, #255	; 0xff
 8003918:	d90e      	bls.n	8003938 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	22ff      	movs	r2, #255	; 0xff
 800391e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003924:	b2da      	uxtb	r2, r3
 8003926:	8979      	ldrh	r1, [r7, #10]
 8003928:	2300      	movs	r3, #0
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 fa31 	bl	8003d98 <I2C_TransferConfig>
 8003936:	e00f      	b.n	8003958 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003946:	b2da      	uxtb	r2, r3
 8003948:	8979      	ldrh	r1, [r7, #10]
 800394a:	2300      	movs	r3, #0
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 fa20 	bl	8003d98 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d19a      	bne.n	8003898 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 f974 	bl	8003c54 <I2C_WaitOnSTOPFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e01a      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2220      	movs	r2, #32
 800397c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6859      	ldr	r1, [r3, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4b0b      	ldr	r3, [pc, #44]	; (80039b8 <HAL_I2C_Mem_Read+0x230>)
 800398a:	400b      	ands	r3, r1
 800398c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039a6:	2300      	movs	r3, #0
 80039a8:	e000      	b.n	80039ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80039aa:	2302      	movs	r3, #2
  }
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	80002400 	.word	0x80002400
 80039b8:	fe00e800 	.word	0xfe00e800

080039bc <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	4608      	mov	r0, r1
 80039c6:	4611      	mov	r1, r2
 80039c8:	461a      	mov	r2, r3
 80039ca:	4603      	mov	r3, r0
 80039cc:	817b      	strh	r3, [r7, #10]
 80039ce:	460b      	mov	r3, r1
 80039d0:	813b      	strh	r3, [r7, #8]
 80039d2:	4613      	mov	r3, r2
 80039d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80039d6:	88fb      	ldrh	r3, [r7, #6]
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	8979      	ldrh	r1, [r7, #10]
 80039dc:	4b20      	ldr	r3, [pc, #128]	; (8003a60 <I2C_RequestMemoryWrite+0xa4>)
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f9d7 	bl	8003d98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ea:	69fa      	ldr	r2, [r7, #28]
 80039ec:	69b9      	ldr	r1, [r7, #24]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f8f0 	bl	8003bd4 <I2C_WaitOnTXISFlagUntilTimeout>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e02c      	b.n	8003a58 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039fe:	88fb      	ldrh	r3, [r7, #6]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d105      	bne.n	8003a10 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a04:	893b      	ldrh	r3, [r7, #8]
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	629a      	str	r2, [r3, #40]	; 0x28
 8003a0e:	e015      	b.n	8003a3c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a10:	893b      	ldrh	r3, [r7, #8]
 8003a12:	0a1b      	lsrs	r3, r3, #8
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	69b9      	ldr	r1, [r7, #24]
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f8d6 	bl	8003bd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e012      	b.n	8003a58 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a32:	893b      	ldrh	r3, [r7, #8]
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	9300      	str	r3, [sp, #0]
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2200      	movs	r2, #0
 8003a44:	2180      	movs	r1, #128	; 0x80
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f884 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e000      	b.n	8003a58 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	80002000 	.word	0x80002000

08003a64 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af02      	add	r7, sp, #8
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	4611      	mov	r1, r2
 8003a70:	461a      	mov	r2, r3
 8003a72:	4603      	mov	r3, r0
 8003a74:	817b      	strh	r3, [r7, #10]
 8003a76:	460b      	mov	r3, r1
 8003a78:	813b      	strh	r3, [r7, #8]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	8979      	ldrh	r1, [r7, #10]
 8003a84:	4b20      	ldr	r3, [pc, #128]	; (8003b08 <I2C_RequestMemoryRead+0xa4>)
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	2300      	movs	r3, #0
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f984 	bl	8003d98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a90:	69fa      	ldr	r2, [r7, #28]
 8003a92:	69b9      	ldr	r1, [r7, #24]
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 f89d 	bl	8003bd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e02c      	b.n	8003afe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003aa4:	88fb      	ldrh	r3, [r7, #6]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003aaa:	893b      	ldrh	r3, [r7, #8]
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	629a      	str	r2, [r3, #40]	; 0x28
 8003ab4:	e015      	b.n	8003ae2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ab6:	893b      	ldrh	r3, [r7, #8]
 8003ab8:	0a1b      	lsrs	r3, r3, #8
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac4:	69fa      	ldr	r2, [r7, #28]
 8003ac6:	69b9      	ldr	r1, [r7, #24]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f883 	bl	8003bd4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e012      	b.n	8003afe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ad8:	893b      	ldrh	r3, [r7, #8]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	2140      	movs	r1, #64	; 0x40
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 f831 	bl	8003b54 <I2C_WaitOnFlagUntilTimeout>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e000      	b.n	8003afe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	80002000 	.word	0x80002000

08003b0c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d103      	bne.n	8003b2a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2200      	movs	r2, #0
 8003b28:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d007      	beq.n	8003b48 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699a      	ldr	r2, [r3, #24]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0201 	orr.w	r2, r2, #1
 8003b46:	619a      	str	r2, [r3, #24]
  }
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b64:	e022      	b.n	8003bac <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6c:	d01e      	beq.n	8003bac <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6e:	f7fe fe83 	bl	8002878 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d302      	bcc.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d113      	bne.n	8003bac <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b88:	f043 0220 	orr.w	r2, r3, #32
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e00f      	b.n	8003bcc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699a      	ldr	r2, [r3, #24]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	bf0c      	ite	eq
 8003bbc:	2301      	moveq	r3, #1
 8003bbe:	2300      	movne	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d0cd      	beq.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003be0:	e02c      	b.n	8003c3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	68b9      	ldr	r1, [r7, #8]
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f870 	bl	8003ccc <I2C_IsAcknowledgeFailed>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e02a      	b.n	8003c4c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d01e      	beq.n	8003c3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfe:	f7fe fe3b 	bl	8002878 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d302      	bcc.n	8003c14 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d113      	bne.n	8003c3c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e007      	b.n	8003c4c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d1cb      	bne.n	8003be2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c60:	e028      	b.n	8003cb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 f830 	bl	8003ccc <I2C_IsAcknowledgeFailed>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e026      	b.n	8003cc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c76:	f7fe fdff 	bl	8002878 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d302      	bcc.n	8003c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d113      	bne.n	8003cb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c90:	f043 0220 	orr.w	r2, r3, #32
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e007      	b.n	8003cc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	2b20      	cmp	r3, #32
 8003cc0:	d1cf      	bne.n	8003c62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	f003 0310 	and.w	r3, r3, #16
 8003ce2:	2b10      	cmp	r3, #16
 8003ce4:	d151      	bne.n	8003d8a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ce6:	e022      	b.n	8003d2e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cee:	d01e      	beq.n	8003d2e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf0:	f7fe fdc2 	bl	8002878 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d302      	bcc.n	8003d06 <I2C_IsAcknowledgeFailed+0x3a>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d113      	bne.n	8003d2e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0a:	f043 0220 	orr.w	r2, r3, #32
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2220      	movs	r2, #32
 8003d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e02e      	b.n	8003d8c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	f003 0320 	and.w	r3, r3, #32
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d1d5      	bne.n	8003ce8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2210      	movs	r2, #16
 8003d42:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f7ff fedd 	bl	8003b0c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6859      	ldr	r1, [r3, #4]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	; (8003d94 <I2C_IsAcknowledgeFailed+0xc8>)
 8003d5e:	400b      	ands	r3, r1
 8003d60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	f043 0204 	orr.w	r2, r3, #4
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2220      	movs	r2, #32
 8003d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e000      	b.n	8003d8c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	fe00e800 	.word	0xfe00e800

08003d98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	607b      	str	r3, [r7, #4]
 8003da2:	460b      	mov	r3, r1
 8003da4:	817b      	strh	r3, [r7, #10]
 8003da6:	4613      	mov	r3, r2
 8003da8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	0d5b      	lsrs	r3, r3, #21
 8003db4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003db8:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <I2C_TransferConfig+0x58>)
 8003dba:	430b      	orrs	r3, r1
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	ea02 0103 	and.w	r1, r2, r3
 8003dc2:	897b      	ldrh	r3, [r7, #10]
 8003dc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003dc8:	7a7b      	ldrb	r3, [r7, #9]
 8003dca:	041b      	lsls	r3, r3, #16
 8003dcc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003de2:	bf00      	nop
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	03ff63ff 	.word	0x03ff63ff

08003df4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b20      	cmp	r3, #32
 8003e08:	d138      	bne.n	8003e7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e032      	b.n	8003e7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2224      	movs	r2, #36	; 0x24
 8003e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0201 	bic.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6819      	ldr	r1, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	e000      	b.n	8003e7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e7c:	2302      	movs	r3, #2
  }
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d139      	bne.n	8003f14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d101      	bne.n	8003eae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003eaa:	2302      	movs	r3, #2
 8003eac:	e033      	b.n	8003f16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2224      	movs	r2, #36	; 0x24
 8003eba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0201 	bic.w	r2, r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003edc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	021b      	lsls	r3, r3, #8
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f10:	2300      	movs	r3, #0
 8003f12:	e000      	b.n	8003f16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f14:	2302      	movs	r3, #2
  }
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f24:	b08f      	sub	sp, #60	; 0x3c
 8003f26:	af0a      	add	r7, sp, #40	; 0x28
 8003f28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e116      	b.n	8004162 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fe fa00 	bl	8002354 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2203      	movs	r2, #3
 8003f58:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d102      	bne.n	8003f6e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f005 f83e 	bl	8008ff4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	603b      	str	r3, [r7, #0]
 8003f7e:	687e      	ldr	r6, [r7, #4]
 8003f80:	466d      	mov	r5, sp
 8003f82:	f106 0410 	add.w	r4, r6, #16
 8003f86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f92:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f96:	1d33      	adds	r3, r6, #4
 8003f98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f9a:	6838      	ldr	r0, [r7, #0]
 8003f9c:	f004 fffe 	bl	8008f9c <USB_CoreInit>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d005      	beq.n	8003fb2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2202      	movs	r2, #2
 8003faa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e0d7      	b.n	8004162 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f005 f82c 	bl	8009016 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	73fb      	strb	r3, [r7, #15]
 8003fc2:	e04a      	b.n	800405a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003fc4:	7bfa      	ldrb	r2, [r7, #15]
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	440b      	add	r3, r1
 8003fd2:	333d      	adds	r3, #61	; 0x3d
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003fd8:	7bfa      	ldrb	r2, [r7, #15]
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	333c      	adds	r3, #60	; 0x3c
 8003fe8:	7bfa      	ldrb	r2, [r7, #15]
 8003fea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	7bfb      	ldrb	r3, [r7, #15]
 8003ff0:	b298      	uxth	r0, r3
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	1a9b      	subs	r3, r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	3342      	adds	r3, #66	; 0x42
 8004000:	4602      	mov	r2, r0
 8004002:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004004:	7bfa      	ldrb	r2, [r7, #15]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	333f      	adds	r3, #63	; 0x3f
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004018:	7bfa      	ldrb	r2, [r7, #15]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	3344      	adds	r3, #68	; 0x44
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	3348      	adds	r3, #72	; 0x48
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004040:	7bfa      	ldrb	r2, [r7, #15]
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	3350      	adds	r3, #80	; 0x50
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	3301      	adds	r3, #1
 8004058:	73fb      	strb	r3, [r7, #15]
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	429a      	cmp	r2, r3
 8004062:	d3af      	bcc.n	8003fc4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004064:	2300      	movs	r3, #0
 8004066:	73fb      	strb	r3, [r7, #15]
 8004068:	e044      	b.n	80040f4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800406a:	7bfa      	ldrb	r2, [r7, #15]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800407c:	2200      	movs	r2, #0
 800407e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004080:	7bfa      	ldrb	r2, [r7, #15]
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	4613      	mov	r3, r2
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	1a9b      	subs	r3, r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	440b      	add	r3, r1
 800408e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004092:	7bfa      	ldrb	r2, [r7, #15]
 8004094:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	4613      	mov	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80040a8:	2200      	movs	r2, #0
 80040aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80040ac:	7bfa      	ldrb	r2, [r7, #15]
 80040ae:	6879      	ldr	r1, [r7, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80040c2:	7bfa      	ldrb	r2, [r7, #15]
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	1a9b      	subs	r3, r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040d8:	7bfa      	ldrb	r2, [r7, #15]
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	4613      	mov	r3, r2
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	1a9b      	subs	r3, r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	3301      	adds	r3, #1
 80040f2:	73fb      	strb	r3, [r7, #15]
 80040f4:	7bfa      	ldrb	r2, [r7, #15]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d3b5      	bcc.n	800406a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	687e      	ldr	r6, [r7, #4]
 8004106:	466d      	mov	r5, sp
 8004108:	f106 0410 	add.w	r4, r6, #16
 800410c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800410e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004110:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004112:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004114:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004118:	e885 0003 	stmia.w	r5, {r0, r1}
 800411c:	1d33      	adds	r3, r6, #4
 800411e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004120:	6838      	ldr	r0, [r7, #0]
 8004122:	f004 ffa3 	bl	800906c <USB_DevInit>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d005      	beq.n	8004138 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e014      	b.n	8004162 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	2b01      	cmp	r3, #1
 800414e:	d102      	bne.n	8004156 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f80a 	bl	800416a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f005 f933 	bl	80093c6 <USB_DevDisconnect>

  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800416a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800416a:	b480      	push	{r7}
 800416c:	b085      	sub	sp, #20
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800419c:	f043 0303 	orr.w	r3, r3, #3
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
	...

080041b4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041b8:	4b05      	ldr	r3, [pc, #20]	; (80041d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a04      	ldr	r2, [pc, #16]	; (80041d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80041be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041c2:	6013      	str	r3, [r2, #0]
}
 80041c4:	bf00      	nop
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40007000 	.word	0x40007000

080041d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80041d4:	b480      	push	{r7}
 80041d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80041d8:	4b04      	ldr	r3, [pc, #16]	; (80041ec <HAL_PWREx_GetVoltageRange+0x18>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40007000 	.word	0x40007000

080041f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041fe:	d130      	bne.n	8004262 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004200:	4b23      	ldr	r3, [pc, #140]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800420c:	d038      	beq.n	8004280 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800420e:	4b20      	ldr	r3, [pc, #128]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004216:	4a1e      	ldr	r2, [pc, #120]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004218:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800421c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800421e:	4b1d      	ldr	r3, [pc, #116]	; (8004294 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2232      	movs	r2, #50	; 0x32
 8004224:	fb02 f303 	mul.w	r3, r2, r3
 8004228:	4a1b      	ldr	r2, [pc, #108]	; (8004298 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	0c9b      	lsrs	r3, r3, #18
 8004230:	3301      	adds	r3, #1
 8004232:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004234:	e002      	b.n	800423c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3b01      	subs	r3, #1
 800423a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004248:	d102      	bne.n	8004250 <HAL_PWREx_ControlVoltageScaling+0x60>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f2      	bne.n	8004236 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004250:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800425c:	d110      	bne.n	8004280 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e00f      	b.n	8004282 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004262:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800426a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800426e:	d007      	beq.n	8004280 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004270:	4b07      	ldr	r3, [pc, #28]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004278:	4a05      	ldr	r2, [pc, #20]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800427a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800427e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40007000 	.word	0x40007000
 8004294:	20000010 	.word	0x20000010
 8004298:	431bde83 	.word	0x431bde83

0800429c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80042a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042aa:	6053      	str	r3, [r2, #4]
}
 80042ac:	bf00      	nop
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40007000 	.word	0x40007000

080042bc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80042c4:	f7fe fad8 	bl	8002878 <HAL_GetTick>
 80042c8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e063      	b.n	800439c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10b      	bne.n	80042f8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7fd fe7d 	bl	8001fe8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80042ee:	f241 3188 	movw	r1, #5000	; 0x1388
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f858 	bl	80043a8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	3b01      	subs	r3, #1
 8004308:	021a      	lsls	r2, r3, #8
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	2120      	movs	r1, #32
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 f850 	bl	80043c4 <QSPI_WaitFlagStateUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004328:	7afb      	ldrb	r3, [r7, #11]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d131      	bne.n	8004392 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004338:	f023 0310 	bic.w	r3, r3, #16
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6852      	ldr	r2, [r2, #4]
 8004340:	0611      	lsls	r1, r2, #24
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68d2      	ldr	r2, [r2, #12]
 8004346:	4311      	orrs	r1, r2
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6812      	ldr	r2, [r2, #0]
 800434c:	430b      	orrs	r3, r1
 800434e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <HAL_QSPI_Init+0xe8>)
 8004358:	4013      	ands	r3, r2
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6912      	ldr	r2, [r2, #16]
 800435e:	0411      	lsls	r1, r2, #16
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6952      	ldr	r2, [r2, #20]
 8004364:	4311      	orrs	r1, r2
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	6992      	ldr	r2, [r2, #24]
 800436a:	4311      	orrs	r1, r2
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	430b      	orrs	r3, r1
 8004372:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800439a:	7afb      	ldrb	r3, [r7, #11]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	ffe0f8fe 	.word	0xffe0f8fe

080043a8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80043d4:	e01a      	b.n	800440c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d016      	beq.n	800440c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043de:	f7fe fa4b 	bl	8002878 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d302      	bcc.n	80043f4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10b      	bne.n	800440c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2204      	movs	r2, #4
 80043f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004400:	f043 0201 	orr.w	r2, r3, #1
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e00e      	b.n	800442a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	4013      	ands	r3, r2
 8004416:	2b00      	cmp	r3, #0
 8004418:	bf14      	ite	ne
 800441a:	2301      	movne	r3, #1
 800441c:	2300      	moveq	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	461a      	mov	r2, r3
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	429a      	cmp	r2, r3
 8004426:	d1d6      	bne.n	80043d6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
	...

08004434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e3d8      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004446:	4b97      	ldr	r3, [pc, #604]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 030c 	and.w	r3, r3, #12
 800444e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004450:	4b94      	ldr	r3, [pc, #592]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	2b00      	cmp	r3, #0
 8004464:	f000 80e4 	beq.w	8004630 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d007      	beq.n	800447e <HAL_RCC_OscConfig+0x4a>
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	2b0c      	cmp	r3, #12
 8004472:	f040 808b 	bne.w	800458c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b01      	cmp	r3, #1
 800447a:	f040 8087 	bne.w	800458c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800447e:	4b89      	ldr	r3, [pc, #548]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <HAL_RCC_OscConfig+0x62>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e3b0      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1a      	ldr	r2, [r3, #32]
 800449a:	4b82      	ldr	r3, [pc, #520]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d004      	beq.n	80044b0 <HAL_RCC_OscConfig+0x7c>
 80044a6:	4b7f      	ldr	r3, [pc, #508]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044ae:	e005      	b.n	80044bc <HAL_RCC_OscConfig+0x88>
 80044b0:	4b7c      	ldr	r3, [pc, #496]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044b6:	091b      	lsrs	r3, r3, #4
 80044b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044bc:	4293      	cmp	r3, r2
 80044be:	d223      	bcs.n	8004508 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fd75 	bl	8004fb4 <RCC_SetFlashLatencyFromMSIRange>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d001      	beq.n	80044d4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e391      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044d4:	4b73      	ldr	r3, [pc, #460]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a72      	ldr	r2, [pc, #456]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044da:	f043 0308 	orr.w	r3, r3, #8
 80044de:	6013      	str	r3, [r2, #0]
 80044e0:	4b70      	ldr	r3, [pc, #448]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	496d      	ldr	r1, [pc, #436]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044f2:	4b6c      	ldr	r3, [pc, #432]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	4968      	ldr	r1, [pc, #416]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004502:	4313      	orrs	r3, r2
 8004504:	604b      	str	r3, [r1, #4]
 8004506:	e025      	b.n	8004554 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004508:	4b66      	ldr	r3, [pc, #408]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a65      	ldr	r2, [pc, #404]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800450e:	f043 0308 	orr.w	r3, r3, #8
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b63      	ldr	r3, [pc, #396]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a1b      	ldr	r3, [r3, #32]
 8004520:	4960      	ldr	r1, [pc, #384]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004526:	4b5f      	ldr	r3, [pc, #380]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	495b      	ldr	r1, [pc, #364]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004536:	4313      	orrs	r3, r2
 8004538:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d109      	bne.n	8004554 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	4618      	mov	r0, r3
 8004546:	f000 fd35 	bl	8004fb4 <RCC_SetFlashLatencyFromMSIRange>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e351      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004554:	f000 fc38 	bl	8004dc8 <HAL_RCC_GetSysClockFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b52      	ldr	r3, [pc, #328]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	f003 030f 	and.w	r3, r3, #15
 8004564:	4950      	ldr	r1, [pc, #320]	; (80046a8 <HAL_RCC_OscConfig+0x274>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
 8004570:	4a4e      	ldr	r2, [pc, #312]	; (80046ac <HAL_RCC_OscConfig+0x278>)
 8004572:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004574:	4b4e      	ldr	r3, [pc, #312]	; (80046b0 <HAL_RCC_OscConfig+0x27c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4618      	mov	r0, r3
 800457a:	f7fd ff87 	bl	800248c <HAL_InitTick>
 800457e:	4603      	mov	r3, r0
 8004580:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004582:	7bfb      	ldrb	r3, [r7, #15]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d052      	beq.n	800462e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	e335      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d032      	beq.n	80045fa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004594:	4b43      	ldr	r3, [pc, #268]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a42      	ldr	r2, [pc, #264]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800459a:	f043 0301 	orr.w	r3, r3, #1
 800459e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045a0:	f7fe f96a 	bl	8002878 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045a8:	f7fe f966 	bl	8002878 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e31e      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045ba:	4b3a      	ldr	r3, [pc, #232]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045c6:	4b37      	ldr	r3, [pc, #220]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a36      	ldr	r2, [pc, #216]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045cc:	f043 0308 	orr.w	r3, r3, #8
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	4b34      	ldr	r3, [pc, #208]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	4931      	ldr	r1, [pc, #196]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045e4:	4b2f      	ldr	r3, [pc, #188]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	021b      	lsls	r3, r3, #8
 80045f2:	492c      	ldr	r1, [pc, #176]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	604b      	str	r3, [r1, #4]
 80045f8:	e01a      	b.n	8004630 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045fa:	4b2a      	ldr	r3, [pc, #168]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a29      	ldr	r2, [pc, #164]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004600:	f023 0301 	bic.w	r3, r3, #1
 8004604:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004606:	f7fe f937 	bl	8002878 <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800460e:	f7fe f933 	bl	8002878 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e2eb      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004620:	4b20      	ldr	r3, [pc, #128]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1f0      	bne.n	800460e <HAL_RCC_OscConfig+0x1da>
 800462c:	e000      	b.n	8004630 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800462e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d074      	beq.n	8004726 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	2b08      	cmp	r3, #8
 8004640:	d005      	beq.n	800464e <HAL_RCC_OscConfig+0x21a>
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	2b0c      	cmp	r3, #12
 8004646:	d10e      	bne.n	8004666 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	2b03      	cmp	r3, #3
 800464c:	d10b      	bne.n	8004666 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800464e:	4b15      	ldr	r3, [pc, #84]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d064      	beq.n	8004724 <HAL_RCC_OscConfig+0x2f0>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d160      	bne.n	8004724 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e2c8      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800466e:	d106      	bne.n	800467e <HAL_RCC_OscConfig+0x24a>
 8004670:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a0b      	ldr	r2, [pc, #44]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800467a:	6013      	str	r3, [r2, #0]
 800467c:	e026      	b.n	80046cc <HAL_RCC_OscConfig+0x298>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004686:	d115      	bne.n	80046b4 <HAL_RCC_OscConfig+0x280>
 8004688:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a05      	ldr	r2, [pc, #20]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800468e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004692:	6013      	str	r3, [r2, #0]
 8004694:	4b03      	ldr	r3, [pc, #12]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a02      	ldr	r2, [pc, #8]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800469a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800469e:	6013      	str	r3, [r2, #0]
 80046a0:	e014      	b.n	80046cc <HAL_RCC_OscConfig+0x298>
 80046a2:	bf00      	nop
 80046a4:	40021000 	.word	0x40021000
 80046a8:	08015664 	.word	0x08015664
 80046ac:	20000010 	.word	0x20000010
 80046b0:	20000014 	.word	0x20000014
 80046b4:	4ba0      	ldr	r3, [pc, #640]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a9f      	ldr	r2, [pc, #636]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80046ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	4b9d      	ldr	r3, [pc, #628]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a9c      	ldr	r2, [pc, #624]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80046c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d013      	beq.n	80046fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d4:	f7fe f8d0 	bl	8002878 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046dc:	f7fe f8cc 	bl	8002878 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b64      	cmp	r3, #100	; 0x64
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e284      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046ee:	4b92      	ldr	r3, [pc, #584]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x2a8>
 80046fa:	e014      	b.n	8004726 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fe f8bc 	bl	8002878 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004704:	f7fe f8b8 	bl	8002878 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e270      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004716:	4b88      	ldr	r3, [pc, #544]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x2d0>
 8004722:	e000      	b.n	8004726 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d060      	beq.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	2b04      	cmp	r3, #4
 8004736:	d005      	beq.n	8004744 <HAL_RCC_OscConfig+0x310>
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	2b0c      	cmp	r3, #12
 800473c:	d119      	bne.n	8004772 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	2b02      	cmp	r3, #2
 8004742:	d116      	bne.n	8004772 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004744:	4b7c      	ldr	r3, [pc, #496]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800474c:	2b00      	cmp	r3, #0
 800474e:	d005      	beq.n	800475c <HAL_RCC_OscConfig+0x328>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e24d      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800475c:	4b76      	ldr	r3, [pc, #472]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	061b      	lsls	r3, r3, #24
 800476a:	4973      	ldr	r1, [pc, #460]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800476c:	4313      	orrs	r3, r2
 800476e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004770:	e040      	b.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d023      	beq.n	80047c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800477a:	4b6f      	ldr	r3, [pc, #444]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a6e      	ldr	r2, [pc, #440]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004786:	f7fe f877 	bl	8002878 <HAL_GetTick>
 800478a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800478c:	e008      	b.n	80047a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800478e:	f7fe f873 	bl	8002878 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e22b      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047a0:	4b65      	ldr	r3, [pc, #404]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0f0      	beq.n	800478e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ac:	4b62      	ldr	r3, [pc, #392]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	061b      	lsls	r3, r3, #24
 80047ba:	495f      	ldr	r1, [pc, #380]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	604b      	str	r3, [r1, #4]
 80047c0:	e018      	b.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047c2:	4b5d      	ldr	r3, [pc, #372]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a5c      	ldr	r2, [pc, #368]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7fe f853 	bl	8002878 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d6:	f7fe f84f 	bl	8002878 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e207      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047e8:	4b53      	ldr	r3, [pc, #332]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1f0      	bne.n	80047d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0308 	and.w	r3, r3, #8
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d03c      	beq.n	800487a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d01c      	beq.n	8004842 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004808:	4b4b      	ldr	r3, [pc, #300]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800480a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800480e:	4a4a      	ldr	r2, [pc, #296]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004818:	f7fe f82e 	bl	8002878 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004820:	f7fe f82a 	bl	8002878 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e1e2      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004832:	4b41      	ldr	r3, [pc, #260]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004834:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0ef      	beq.n	8004820 <HAL_RCC_OscConfig+0x3ec>
 8004840:	e01b      	b.n	800487a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004842:	4b3d      	ldr	r3, [pc, #244]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004844:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004848:	4a3b      	ldr	r2, [pc, #236]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800484a:	f023 0301 	bic.w	r3, r3, #1
 800484e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004852:	f7fe f811 	bl	8002878 <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800485a:	f7fe f80d 	bl	8002878 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e1c5      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800486c:	4b32      	ldr	r3, [pc, #200]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800486e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1ef      	bne.n	800485a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 80a6 	beq.w	80049d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004888:	2300      	movs	r3, #0
 800488a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800488c:	4b2a      	ldr	r3, [pc, #168]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10d      	bne.n	80048b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004898:	4b27      	ldr	r3, [pc, #156]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800489a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489c:	4a26      	ldr	r2, [pc, #152]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800489e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a2:	6593      	str	r3, [r2, #88]	; 0x58
 80048a4:	4b24      	ldr	r3, [pc, #144]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80048a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ac:	60bb      	str	r3, [r7, #8]
 80048ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b0:	2301      	movs	r3, #1
 80048b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b4:	4b21      	ldr	r3, [pc, #132]	; (800493c <HAL_RCC_OscConfig+0x508>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d118      	bne.n	80048f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c0:	4b1e      	ldr	r3, [pc, #120]	; (800493c <HAL_RCC_OscConfig+0x508>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a1d      	ldr	r2, [pc, #116]	; (800493c <HAL_RCC_OscConfig+0x508>)
 80048c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048cc:	f7fd ffd4 	bl	8002878 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d4:	f7fd ffd0 	bl	8002878 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e188      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048e6:	4b15      	ldr	r3, [pc, #84]	; (800493c <HAL_RCC_OscConfig+0x508>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f0      	beq.n	80048d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d108      	bne.n	800490c <HAL_RCC_OscConfig+0x4d8>
 80048fa:	4b0f      	ldr	r3, [pc, #60]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 80048fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004900:	4a0d      	ldr	r2, [pc, #52]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800490a:	e029      	b.n	8004960 <HAL_RCC_OscConfig+0x52c>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2b05      	cmp	r3, #5
 8004912:	d115      	bne.n	8004940 <HAL_RCC_OscConfig+0x50c>
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491a:	4a07      	ldr	r2, [pc, #28]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800491c:	f043 0304 	orr.w	r3, r3, #4
 8004920:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004924:	4b04      	ldr	r3, [pc, #16]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492a:	4a03      	ldr	r2, [pc, #12]	; (8004938 <HAL_RCC_OscConfig+0x504>)
 800492c:	f043 0301 	orr.w	r3, r3, #1
 8004930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004934:	e014      	b.n	8004960 <HAL_RCC_OscConfig+0x52c>
 8004936:	bf00      	nop
 8004938:	40021000 	.word	0x40021000
 800493c:	40007000 	.word	0x40007000
 8004940:	4b91      	ldr	r3, [pc, #580]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004946:	4a90      	ldr	r2, [pc, #576]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004948:	f023 0301 	bic.w	r3, r3, #1
 800494c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004950:	4b8d      	ldr	r3, [pc, #564]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004956:	4a8c      	ldr	r2, [pc, #560]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004958:	f023 0304 	bic.w	r3, r3, #4
 800495c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d016      	beq.n	8004996 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004968:	f7fd ff86 	bl	8002878 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800496e:	e00a      	b.n	8004986 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004970:	f7fd ff82 	bl	8002878 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	f241 3288 	movw	r2, #5000	; 0x1388
 800497e:	4293      	cmp	r3, r2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e138      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004986:	4b80      	ldr	r3, [pc, #512]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0ed      	beq.n	8004970 <HAL_RCC_OscConfig+0x53c>
 8004994:	e015      	b.n	80049c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004996:	f7fd ff6f 	bl	8002878 <HAL_GetTick>
 800499a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800499c:	e00a      	b.n	80049b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800499e:	f7fd ff6b 	bl	8002878 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e121      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049b4:	4b74      	ldr	r3, [pc, #464]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1ed      	bne.n	800499e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049c2:	7ffb      	ldrb	r3, [r7, #31]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d105      	bne.n	80049d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c8:	4b6f      	ldr	r3, [pc, #444]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 80049ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049cc:	4a6e      	ldr	r2, [pc, #440]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 80049ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049d2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f000 810c 	beq.w	8004bf6 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	f040 80d4 	bne.w	8004b90 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80049e8:	4b67      	ldr	r3, [pc, #412]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f003 0203 	and.w	r2, r3, #3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d130      	bne.n	8004a5e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	3b01      	subs	r3, #1
 8004a08:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d127      	bne.n	8004a5e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a18:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d11f      	bne.n	8004a5e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a28:	2a07      	cmp	r2, #7
 8004a2a:	bf14      	ite	ne
 8004a2c:	2201      	movne	r2, #1
 8004a2e:	2200      	moveq	r2, #0
 8004a30:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d113      	bne.n	8004a5e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a40:	085b      	lsrs	r3, r3, #1
 8004a42:	3b01      	subs	r3, #1
 8004a44:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d109      	bne.n	8004a5e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	085b      	lsrs	r3, r3, #1
 8004a56:	3b01      	subs	r3, #1
 8004a58:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d06e      	beq.n	8004b3c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	2b0c      	cmp	r3, #12
 8004a62:	d069      	beq.n	8004b38 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a64:	4b48      	ldr	r3, [pc, #288]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d105      	bne.n	8004a7c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a70:	4b45      	ldr	r3, [pc, #276]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0bb      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a80:	4b41      	ldr	r3, [pc, #260]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a40      	ldr	r2, [pc, #256]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004a86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a8a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a8c:	f7fd fef4 	bl	8002878 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a94:	f7fd fef0 	bl	8002878 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e0a8      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa6:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ab2:	4b35      	ldr	r3, [pc, #212]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004ab4:	68da      	ldr	r2, [r3, #12]
 8004ab6:	4b35      	ldr	r3, [pc, #212]	; (8004b8c <HAL_RCC_OscConfig+0x758>)
 8004ab8:	4013      	ands	r3, r2
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ac2:	3a01      	subs	r2, #1
 8004ac4:	0112      	lsls	r2, r2, #4
 8004ac6:	4311      	orrs	r1, r2
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004acc:	0212      	lsls	r2, r2, #8
 8004ace:	4311      	orrs	r1, r2
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004ad4:	0852      	lsrs	r2, r2, #1
 8004ad6:	3a01      	subs	r2, #1
 8004ad8:	0552      	lsls	r2, r2, #21
 8004ada:	4311      	orrs	r1, r2
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ae0:	0852      	lsrs	r2, r2, #1
 8004ae2:	3a01      	subs	r2, #1
 8004ae4:	0652      	lsls	r2, r2, #25
 8004ae6:	4311      	orrs	r1, r2
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004aec:	0912      	lsrs	r2, r2, #4
 8004aee:	0452      	lsls	r2, r2, #17
 8004af0:	430a      	orrs	r2, r1
 8004af2:	4925      	ldr	r1, [pc, #148]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004af8:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a22      	ldr	r2, [pc, #136]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004afe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b02:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b04:	4b20      	ldr	r3, [pc, #128]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	4a1f      	ldr	r2, [pc, #124]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b0e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b10:	f7fd feb2 	bl	8002878 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b18:	f7fd feae 	bl	8002878 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e066      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b2a:	4b17      	ldr	r3, [pc, #92]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b36:	e05e      	b.n	8004bf6 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e05d      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b3c:	4b12      	ldr	r3, [pc, #72]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d156      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b48:	4b0f      	ldr	r3, [pc, #60]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a0e      	ldr	r2, [pc, #56]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b52:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b54:	4b0c      	ldr	r3, [pc, #48]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a0b      	ldr	r2, [pc, #44]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b5e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b60:	f7fd fe8a 	bl	8002878 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b68:	f7fd fe86 	bl	8002878 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e03e      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b7a:	4b03      	ldr	r3, [pc, #12]	; (8004b88 <HAL_RCC_OscConfig+0x754>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0f0      	beq.n	8004b68 <HAL_RCC_OscConfig+0x734>
 8004b86:	e036      	b.n	8004bf6 <HAL_RCC_OscConfig+0x7c2>
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	2b0c      	cmp	r3, #12
 8004b94:	d02d      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b96:	4b1a      	ldr	r3, [pc, #104]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a19      	ldr	r2, [pc, #100]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004b9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ba0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004ba2:	4b17      	ldr	r3, [pc, #92]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d105      	bne.n	8004bba <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004bae:	4b14      	ldr	r3, [pc, #80]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	4a13      	ldr	r2, [pc, #76]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004bb4:	f023 0303 	bic.w	r3, r3, #3
 8004bb8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004bba:	4b11      	ldr	r3, [pc, #68]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a10      	ldr	r2, [pc, #64]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004bc0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bc8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bca:	f7fd fe55 	bl	8002878 <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd2:	f7fd fe51 	bl	8002878 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d901      	bls.n	8004be4 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e009      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004be4:	4b06      	ldr	r3, [pc, #24]	; (8004c00 <HAL_RCC_OscConfig+0x7cc>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1f0      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x79e>
 8004bf0:	e001      	b.n	8004bf6 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3720      	adds	r7, #32
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40021000 	.word	0x40021000

08004c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0c8      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c18:	4b66      	ldr	r3, [pc, #408]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d910      	bls.n	8004c48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c26:	4b63      	ldr	r3, [pc, #396]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f023 0207 	bic.w	r2, r3, #7
 8004c2e:	4961      	ldr	r1, [pc, #388]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c36:	4b5f      	ldr	r3, [pc, #380]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0307 	and.w	r3, r3, #7
 8004c3e:	683a      	ldr	r2, [r7, #0]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d001      	beq.n	8004c48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e0b0      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d04c      	beq.n	8004cee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d107      	bne.n	8004c6c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c5c:	4b56      	ldr	r3, [pc, #344]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d121      	bne.n	8004cac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e09e      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d107      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c74:	4b50      	ldr	r3, [pc, #320]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d115      	bne.n	8004cac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e092      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c8c:	4b4a      	ldr	r3, [pc, #296]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d109      	bne.n	8004cac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e086      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c9c:	4b46      	ldr	r3, [pc, #280]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e07e      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cac:	4b42      	ldr	r3, [pc, #264]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f023 0203 	bic.w	r2, r3, #3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	493f      	ldr	r1, [pc, #252]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cbe:	f7fd fddb 	bl	8002878 <HAL_GetTick>
 8004cc2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc4:	e00a      	b.n	8004cdc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cc6:	f7fd fdd7 	bl	8002878 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e066      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cdc:	4b36      	ldr	r3, [pc, #216]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 020c 	and.w	r2, r3, #12
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d1eb      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cfa:	4b2f      	ldr	r3, [pc, #188]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	492c      	ldr	r1, [pc, #176]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d0c:	4b29      	ldr	r3, [pc, #164]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d210      	bcs.n	8004d3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1a:	4b26      	ldr	r3, [pc, #152]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f023 0207 	bic.w	r2, r3, #7
 8004d22:	4924      	ldr	r1, [pc, #144]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d2a:	4b22      	ldr	r3, [pc, #136]	; (8004db4 <HAL_RCC_ClockConfig+0x1b0>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d001      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e036      	b.n	8004daa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d48:	4b1b      	ldr	r3, [pc, #108]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	4918      	ldr	r1, [pc, #96]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d009      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d66:	4b14      	ldr	r3, [pc, #80]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4910      	ldr	r1, [pc, #64]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d7a:	f000 f825 	bl	8004dc8 <HAL_RCC_GetSysClockFreq>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	4b0d      	ldr	r3, [pc, #52]	; (8004db8 <HAL_RCC_ClockConfig+0x1b4>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	091b      	lsrs	r3, r3, #4
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	490c      	ldr	r1, [pc, #48]	; (8004dbc <HAL_RCC_ClockConfig+0x1b8>)
 8004d8c:	5ccb      	ldrb	r3, [r1, r3]
 8004d8e:	f003 031f 	and.w	r3, r3, #31
 8004d92:	fa22 f303 	lsr.w	r3, r2, r3
 8004d96:	4a0a      	ldr	r2, [pc, #40]	; (8004dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7fd fb74 	bl	800248c <HAL_InitTick>
 8004da4:	4603      	mov	r3, r0
 8004da6:	72fb      	strb	r3, [r7, #11]

  return status;
 8004da8:	7afb      	ldrb	r3, [r7, #11]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	40022000 	.word	0x40022000
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	08015664 	.word	0x08015664
 8004dc0:	20000010 	.word	0x20000010
 8004dc4:	20000014 	.word	0x20000014

08004dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b089      	sub	sp, #36	; 0x24
 8004dcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	61fb      	str	r3, [r7, #28]
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dd6:	4b3e      	ldr	r3, [pc, #248]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004de0:	4b3b      	ldr	r3, [pc, #236]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0303 	and.w	r3, r3, #3
 8004de8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <HAL_RCC_GetSysClockFreq+0x34>
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	2b0c      	cmp	r3, #12
 8004df4:	d121      	bne.n	8004e3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d11e      	bne.n	8004e3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004dfc:	4b34      	ldr	r3, [pc, #208]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d107      	bne.n	8004e18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e08:	4b31      	ldr	r3, [pc, #196]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e0e:	0a1b      	lsrs	r3, r3, #8
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	61fb      	str	r3, [r7, #28]
 8004e16:	e005      	b.n	8004e24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e18:	4b2d      	ldr	r3, [pc, #180]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e24:	4a2b      	ldr	r2, [pc, #172]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10d      	bne.n	8004e50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e38:	e00a      	b.n	8004e50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d102      	bne.n	8004e46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e40:	4b25      	ldr	r3, [pc, #148]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e42:	61bb      	str	r3, [r7, #24]
 8004e44:	e004      	b.n	8004e50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	d101      	bne.n	8004e50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e4c:	4b23      	ldr	r3, [pc, #140]	; (8004edc <HAL_RCC_GetSysClockFreq+0x114>)
 8004e4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	2b0c      	cmp	r3, #12
 8004e54:	d134      	bne.n	8004ec0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e56:	4b1e      	ldr	r3, [pc, #120]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d003      	beq.n	8004e6e <HAL_RCC_GetSysClockFreq+0xa6>
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b03      	cmp	r3, #3
 8004e6a:	d003      	beq.n	8004e74 <HAL_RCC_GetSysClockFreq+0xac>
 8004e6c:	e005      	b.n	8004e7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e6e:	4b1a      	ldr	r3, [pc, #104]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e70:	617b      	str	r3, [r7, #20]
      break;
 8004e72:	e005      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e74:	4b19      	ldr	r3, [pc, #100]	; (8004edc <HAL_RCC_GetSysClockFreq+0x114>)
 8004e76:	617b      	str	r3, [r7, #20]
      break;
 8004e78:	e002      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	617b      	str	r3, [r7, #20]
      break;
 8004e7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e80:	4b13      	ldr	r3, [pc, #76]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	091b      	lsrs	r3, r3, #4
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e8e:	4b10      	ldr	r3, [pc, #64]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	0a1b      	lsrs	r3, r3, #8
 8004e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	fb03 f202 	mul.w	r2, r3, r2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ea6:	4b0a      	ldr	r3, [pc, #40]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	0e5b      	lsrs	r3, r3, #25
 8004eac:	f003 0303 	and.w	r3, r3, #3
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ec0:	69bb      	ldr	r3, [r7, #24]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3724      	adds	r7, #36	; 0x24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	0801567c 	.word	0x0801567c
 8004ed8:	00f42400 	.word	0x00f42400
 8004edc:	007a1200 	.word	0x007a1200

08004ee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ee4:	4b03      	ldr	r3, [pc, #12]	; (8004ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	20000010 	.word	0x20000010

08004ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004efc:	f7ff fff0 	bl	8004ee0 <HAL_RCC_GetHCLKFreq>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4b06      	ldr	r3, [pc, #24]	; (8004f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	0a1b      	lsrs	r3, r3, #8
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	4904      	ldr	r1, [pc, #16]	; (8004f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f0e:	5ccb      	ldrb	r3, [r1, r3]
 8004f10:	f003 031f 	and.w	r3, r3, #31
 8004f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	08015674 	.word	0x08015674

08004f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f28:	f7ff ffda 	bl	8004ee0 <HAL_RCC_GetHCLKFreq>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	4b06      	ldr	r3, [pc, #24]	; (8004f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	0adb      	lsrs	r3, r3, #11
 8004f34:	f003 0307 	and.w	r3, r3, #7
 8004f38:	4904      	ldr	r1, [pc, #16]	; (8004f4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f3a:	5ccb      	ldrb	r3, [r1, r3]
 8004f3c:	f003 031f 	and.w	r3, r3, #31
 8004f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	08015674 	.word	0x08015674

08004f50 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	220f      	movs	r2, #15
 8004f5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004f60:	4b12      	ldr	r3, [pc, #72]	; (8004fac <HAL_RCC_GetClockConfig+0x5c>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 0203 	and.w	r2, r3, #3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004f6c:	4b0f      	ldr	r3, [pc, #60]	; (8004fac <HAL_RCC_GetClockConfig+0x5c>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004f78:	4b0c      	ldr	r3, [pc, #48]	; (8004fac <HAL_RCC_GetClockConfig+0x5c>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004f84:	4b09      	ldr	r3, [pc, #36]	; (8004fac <HAL_RCC_GetClockConfig+0x5c>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	08db      	lsrs	r3, r3, #3
 8004f8a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004f92:	4b07      	ldr	r3, [pc, #28]	; (8004fb0 <HAL_RCC_GetClockConfig+0x60>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0207 	and.w	r2, r3, #7
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	601a      	str	r2, [r3, #0]
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	40022000 	.word	0x40022000

08004fb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fc0:	4b2a      	ldr	r3, [pc, #168]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d003      	beq.n	8004fd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fcc:	f7ff f902 	bl	80041d4 <HAL_PWREx_GetVoltageRange>
 8004fd0:	6178      	str	r0, [r7, #20]
 8004fd2:	e014      	b.n	8004ffe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fd4:	4b25      	ldr	r3, [pc, #148]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd8:	4a24      	ldr	r2, [pc, #144]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fde:	6593      	str	r3, [r2, #88]	; 0x58
 8004fe0:	4b22      	ldr	r3, [pc, #136]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fec:	f7ff f8f2 	bl	80041d4 <HAL_PWREx_GetVoltageRange>
 8004ff0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ff2:	4b1e      	ldr	r3, [pc, #120]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff6:	4a1d      	ldr	r2, [pc, #116]	; (800506c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ffc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005004:	d10b      	bne.n	800501e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b80      	cmp	r3, #128	; 0x80
 800500a:	d919      	bls.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2ba0      	cmp	r3, #160	; 0xa0
 8005010:	d902      	bls.n	8005018 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005012:	2302      	movs	r3, #2
 8005014:	613b      	str	r3, [r7, #16]
 8005016:	e013      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005018:	2301      	movs	r3, #1
 800501a:	613b      	str	r3, [r7, #16]
 800501c:	e010      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b80      	cmp	r3, #128	; 0x80
 8005022:	d902      	bls.n	800502a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005024:	2303      	movs	r3, #3
 8005026:	613b      	str	r3, [r7, #16]
 8005028:	e00a      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b80      	cmp	r3, #128	; 0x80
 800502e:	d102      	bne.n	8005036 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005030:	2302      	movs	r3, #2
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	e004      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b70      	cmp	r3, #112	; 0x70
 800503a:	d101      	bne.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800503c:	2301      	movs	r3, #1
 800503e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005040:	4b0b      	ldr	r3, [pc, #44]	; (8005070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f023 0207 	bic.w	r2, r3, #7
 8005048:	4909      	ldr	r1, [pc, #36]	; (8005070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	4313      	orrs	r3, r2
 800504e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005050:	4b07      	ldr	r3, [pc, #28]	; (8005070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	429a      	cmp	r2, r3
 800505c:	d001      	beq.n	8005062 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	40022000 	.word	0x40022000

08005074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800507c:	2300      	movs	r3, #0
 800507e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005080:	2300      	movs	r3, #0
 8005082:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800508c:	2b00      	cmp	r3, #0
 800508e:	d041      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005094:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005098:	d02a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800509a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800509e:	d824      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050a4:	d008      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80050a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050aa:	d81e      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00a      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80050b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050b4:	d010      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80050b6:	e018      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050b8:	4b86      	ldr	r3, [pc, #536]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	4a85      	ldr	r2, [pc, #532]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050c4:	e015      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	3304      	adds	r3, #4
 80050ca:	2100      	movs	r1, #0
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 facb 	bl	8005668 <RCCEx_PLLSAI1_Config>
 80050d2:	4603      	mov	r3, r0
 80050d4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050d6:	e00c      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3320      	adds	r3, #32
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fbb6 	bl	8005850 <RCCEx_PLLSAI2_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050e8:	e003      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	74fb      	strb	r3, [r7, #19]
      break;
 80050ee:	e000      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80050f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050f2:	7cfb      	ldrb	r3, [r7, #19]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10b      	bne.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050f8:	4b76      	ldr	r3, [pc, #472]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005106:	4973      	ldr	r1, [pc, #460]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005108:	4313      	orrs	r3, r2
 800510a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800510e:	e001      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005110:	7cfb      	ldrb	r3, [r7, #19]
 8005112:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d041      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005124:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005128:	d02a      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800512a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800512e:	d824      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005130:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005134:	d008      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005136:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800513a:	d81e      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005144:	d010      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005146:	e018      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005148:	4b62      	ldr	r3, [pc, #392]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	4a61      	ldr	r2, [pc, #388]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800514e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005152:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005154:	e015      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3304      	adds	r3, #4
 800515a:	2100      	movs	r1, #0
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fa83 	bl	8005668 <RCCEx_PLLSAI1_Config>
 8005162:	4603      	mov	r3, r0
 8005164:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005166:	e00c      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3320      	adds	r3, #32
 800516c:	2100      	movs	r1, #0
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fb6e 	bl	8005850 <RCCEx_PLLSAI2_Config>
 8005174:	4603      	mov	r3, r0
 8005176:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005178:	e003      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	74fb      	strb	r3, [r7, #19]
      break;
 800517e:	e000      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005180:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005182:	7cfb      	ldrb	r3, [r7, #19]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10b      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005188:	4b52      	ldr	r3, [pc, #328]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800518a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005196:	494f      	ldr	r1, [pc, #316]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800519e:	e001      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a0:	7cfb      	ldrb	r3, [r7, #19]
 80051a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 80a0 	beq.w	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051b2:	2300      	movs	r3, #0
 80051b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051b6:	4b47      	ldr	r3, [pc, #284]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80051c6:	2300      	movs	r3, #0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00d      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051cc:	4b41      	ldr	r3, [pc, #260]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d0:	4a40      	ldr	r2, [pc, #256]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d6:	6593      	str	r3, [r2, #88]	; 0x58
 80051d8:	4b3e      	ldr	r3, [pc, #248]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e0:	60bb      	str	r3, [r7, #8]
 80051e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051e4:	2301      	movs	r3, #1
 80051e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051e8:	4b3b      	ldr	r3, [pc, #236]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a3a      	ldr	r2, [pc, #232]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051f4:	f7fd fb40 	bl	8002878 <HAL_GetTick>
 80051f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051fa:	e009      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051fc:	f7fd fb3c 	bl	8002878 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d902      	bls.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	74fb      	strb	r3, [r7, #19]
        break;
 800520e:	e005      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005210:	4b31      	ldr	r3, [pc, #196]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0ef      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800521c:	7cfb      	ldrb	r3, [r7, #19]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d15c      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005222:	4b2c      	ldr	r3, [pc, #176]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800522c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d01f      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	429a      	cmp	r2, r3
 800523e:	d019      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005240:	4b24      	ldr	r3, [pc, #144]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800524a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800524c:	4b21      	ldr	r3, [pc, #132]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005252:	4a20      	ldr	r2, [pc, #128]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800525c:	4b1d      	ldr	r3, [pc, #116]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005262:	4a1c      	ldr	r2, [pc, #112]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800526c:	4a19      	ldr	r2, [pc, #100]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527e:	f7fd fafb 	bl	8002878 <HAL_GetTick>
 8005282:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005284:	e00b      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005286:	f7fd faf7 	bl	8002878 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	f241 3288 	movw	r2, #5000	; 0x1388
 8005294:	4293      	cmp	r3, r2
 8005296:	d902      	bls.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	74fb      	strb	r3, [r7, #19]
            break;
 800529c:	e006      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800529e:	4b0d      	ldr	r3, [pc, #52]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d0ec      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80052ac:	7cfb      	ldrb	r3, [r7, #19]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10c      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052b2:	4b08      	ldr	r3, [pc, #32]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052c2:	4904      	ldr	r1, [pc, #16]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80052ca:	e009      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052cc:	7cfb      	ldrb	r3, [r7, #19]
 80052ce:	74bb      	strb	r3, [r7, #18]
 80052d0:	e006      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80052d2:	bf00      	nop
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052dc:	7cfb      	ldrb	r3, [r7, #19]
 80052de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052e0:	7c7b      	ldrb	r3, [r7, #17]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e6:	4b9e      	ldr	r3, [pc, #632]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ea:	4a9d      	ldr	r2, [pc, #628]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00a      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052fe:	4b98      	ldr	r3, [pc, #608]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005304:	f023 0203 	bic.w	r2, r3, #3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530c:	4994      	ldr	r1, [pc, #592]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530e:	4313      	orrs	r3, r2
 8005310:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00a      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005320:	4b8f      	ldr	r3, [pc, #572]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005326:	f023 020c 	bic.w	r2, r3, #12
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532e:	498c      	ldr	r1, [pc, #560]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00a      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005342:	4b87      	ldr	r3, [pc, #540]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005348:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005350:	4983      	ldr	r1, [pc, #524]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00a      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005364:	4b7e      	ldr	r3, [pc, #504]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800536a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005372:	497b      	ldr	r1, [pc, #492]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005374:	4313      	orrs	r3, r2
 8005376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0310 	and.w	r3, r3, #16
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00a      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005386:	4b76      	ldr	r3, [pc, #472]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800538c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005394:	4972      	ldr	r1, [pc, #456]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053a8:	4b6d      	ldr	r3, [pc, #436]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053b6:	496a      	ldr	r1, [pc, #424]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053ca:	4b65      	ldr	r3, [pc, #404]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053d8:	4961      	ldr	r1, [pc, #388]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053ec:	4b5c      	ldr	r3, [pc, #368]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053fa:	4959      	ldr	r1, [pc, #356]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800540e:	4b54      	ldr	r3, [pc, #336]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005414:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800541c:	4950      	ldr	r1, [pc, #320]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005430:	4b4b      	ldr	r3, [pc, #300]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005436:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800543e:	4948      	ldr	r1, [pc, #288]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005440:	4313      	orrs	r3, r2
 8005442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005452:	4b43      	ldr	r3, [pc, #268]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005458:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005460:	493f      	ldr	r1, [pc, #252]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d028      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005474:	4b3a      	ldr	r3, [pc, #232]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005482:	4937      	ldr	r1, [pc, #220]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800548e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005492:	d106      	bne.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005494:	4b32      	ldr	r3, [pc, #200]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	4a31      	ldr	r2, [pc, #196]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800549e:	60d3      	str	r3, [r2, #12]
 80054a0:	e011      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054aa:	d10c      	bne.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3304      	adds	r3, #4
 80054b0:	2101      	movs	r1, #1
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 f8d8 	bl	8005668 <RCCEx_PLLSAI1_Config>
 80054b8:	4603      	mov	r3, r0
 80054ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80054bc:	7cfb      	ldrb	r3, [r7, #19]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80054c2:	7cfb      	ldrb	r3, [r7, #19]
 80054c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d028      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054d2:	4b23      	ldr	r3, [pc, #140]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e0:	491f      	ldr	r1, [pc, #124]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054f0:	d106      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f2:	4b1b      	ldr	r3, [pc, #108]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	4a1a      	ldr	r2, [pc, #104]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054fc:	60d3      	str	r3, [r2, #12]
 80054fe:	e011      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005504:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005508:	d10c      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3304      	adds	r3, #4
 800550e:	2101      	movs	r1, #1
 8005510:	4618      	mov	r0, r3
 8005512:	f000 f8a9 	bl	8005668 <RCCEx_PLLSAI1_Config>
 8005516:	4603      	mov	r3, r0
 8005518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800551a:	7cfb      	ldrb	r3, [r7, #19]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005520:	7cfb      	ldrb	r3, [r7, #19]
 8005522:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d02b      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005530:	4b0b      	ldr	r3, [pc, #44]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005536:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800553e:	4908      	ldr	r1, [pc, #32]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800554a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800554e:	d109      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005550:	4b03      	ldr	r3, [pc, #12]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	4a02      	ldr	r2, [pc, #8]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005556:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800555a:	60d3      	str	r3, [r2, #12]
 800555c:	e014      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800555e:	bf00      	nop
 8005560:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005568:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800556c:	d10c      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	3304      	adds	r3, #4
 8005572:	2101      	movs	r1, #1
 8005574:	4618      	mov	r0, r3
 8005576:	f000 f877 	bl	8005668 <RCCEx_PLLSAI1_Config>
 800557a:	4603      	mov	r3, r0
 800557c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800557e:	7cfb      	ldrb	r3, [r7, #19]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d001      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005584:	7cfb      	ldrb	r3, [r7, #19]
 8005586:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d02f      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005594:	4b2b      	ldr	r3, [pc, #172]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055a2:	4928      	ldr	r1, [pc, #160]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055b2:	d10d      	bne.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3304      	adds	r3, #4
 80055b8:	2102      	movs	r1, #2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 f854 	bl	8005668 <RCCEx_PLLSAI1_Config>
 80055c0:	4603      	mov	r3, r0
 80055c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055c4:	7cfb      	ldrb	r3, [r7, #19]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d014      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80055ca:	7cfb      	ldrb	r3, [r7, #19]
 80055cc:	74bb      	strb	r3, [r7, #18]
 80055ce:	e011      	b.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3320      	adds	r3, #32
 80055de:	2102      	movs	r1, #2
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f935 	bl	8005850 <RCCEx_PLLSAI2_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055ea:	7cfb      	ldrb	r3, [r7, #19]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80055f0:	7cfb      	ldrb	r3, [r7, #19]
 80055f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00a      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005600:	4b10      	ldr	r3, [pc, #64]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005606:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800560e:	490d      	ldr	r1, [pc, #52]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005610:	4313      	orrs	r3, r2
 8005612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00b      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005622:	4b08      	ldr	r3, [pc, #32]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005628:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005632:	4904      	ldr	r1, [pc, #16]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005634:	4313      	orrs	r3, r2
 8005636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800563a:	7cbb      	ldrb	r3, [r7, #18]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3718      	adds	r7, #24
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	40021000 	.word	0x40021000

08005648 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800564c:	4b05      	ldr	r3, [pc, #20]	; (8005664 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a04      	ldr	r2, [pc, #16]	; (8005664 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005652:	f043 0304 	orr.w	r3, r3, #4
 8005656:	6013      	str	r3, [r2, #0]
}
 8005658:	bf00      	nop
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	40021000 	.word	0x40021000

08005668 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005676:	4b75      	ldr	r3, [pc, #468]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f003 0303 	and.w	r3, r3, #3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d018      	beq.n	80056b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005682:	4b72      	ldr	r3, [pc, #456]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	f003 0203 	and.w	r2, r3, #3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d10d      	bne.n	80056ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
       ||
 8005696:	2b00      	cmp	r3, #0
 8005698:	d009      	beq.n	80056ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800569a:	4b6c      	ldr	r3, [pc, #432]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	091b      	lsrs	r3, r3, #4
 80056a0:	f003 0307 	and.w	r3, r3, #7
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
       ||
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d047      	beq.n	800573e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	73fb      	strb	r3, [r7, #15]
 80056b2:	e044      	b.n	800573e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b03      	cmp	r3, #3
 80056ba:	d018      	beq.n	80056ee <RCCEx_PLLSAI1_Config+0x86>
 80056bc:	2b03      	cmp	r3, #3
 80056be:	d825      	bhi.n	800570c <RCCEx_PLLSAI1_Config+0xa4>
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d002      	beq.n	80056ca <RCCEx_PLLSAI1_Config+0x62>
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d009      	beq.n	80056dc <RCCEx_PLLSAI1_Config+0x74>
 80056c8:	e020      	b.n	800570c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056ca:	4b60      	ldr	r3, [pc, #384]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d11d      	bne.n	8005712 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056da:	e01a      	b.n	8005712 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056dc:	4b5b      	ldr	r3, [pc, #364]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d116      	bne.n	8005716 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056ec:	e013      	b.n	8005716 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056ee:	4b57      	ldr	r3, [pc, #348]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10f      	bne.n	800571a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80056fa:	4b54      	ldr	r3, [pc, #336]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d109      	bne.n	800571a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800570a:	e006      	b.n	800571a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	73fb      	strb	r3, [r7, #15]
      break;
 8005710:	e004      	b.n	800571c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005712:	bf00      	nop
 8005714:	e002      	b.n	800571c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005716:	bf00      	nop
 8005718:	e000      	b.n	800571c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800571a:	bf00      	nop
    }

    if(status == HAL_OK)
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10d      	bne.n	800573e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005722:	4b4a      	ldr	r3, [pc, #296]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6819      	ldr	r1, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	3b01      	subs	r3, #1
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	430b      	orrs	r3, r1
 8005738:	4944      	ldr	r1, [pc, #272]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 800573a:	4313      	orrs	r3, r2
 800573c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800573e:	7bfb      	ldrb	r3, [r7, #15]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d17d      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005744:	4b41      	ldr	r3, [pc, #260]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a40      	ldr	r2, [pc, #256]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 800574a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800574e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005750:	f7fd f892 	bl	8002878 <HAL_GetTick>
 8005754:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005756:	e009      	b.n	800576c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005758:	f7fd f88e 	bl	8002878 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d902      	bls.n	800576c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	73fb      	strb	r3, [r7, #15]
        break;
 800576a:	e005      	b.n	8005778 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800576c:	4b37      	ldr	r3, [pc, #220]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1ef      	bne.n	8005758 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d160      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d111      	bne.n	80057a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005784:	4b31      	ldr	r3, [pc, #196]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800578c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	6892      	ldr	r2, [r2, #8]
 8005794:	0211      	lsls	r1, r2, #8
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	68d2      	ldr	r2, [r2, #12]
 800579a:	0912      	lsrs	r2, r2, #4
 800579c:	0452      	lsls	r2, r2, #17
 800579e:	430a      	orrs	r2, r1
 80057a0:	492a      	ldr	r1, [pc, #168]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	610b      	str	r3, [r1, #16]
 80057a6:	e027      	b.n	80057f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d112      	bne.n	80057d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057ae:	4b27      	ldr	r3, [pc, #156]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80057b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	6892      	ldr	r2, [r2, #8]
 80057be:	0211      	lsls	r1, r2, #8
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6912      	ldr	r2, [r2, #16]
 80057c4:	0852      	lsrs	r2, r2, #1
 80057c6:	3a01      	subs	r2, #1
 80057c8:	0552      	lsls	r2, r2, #21
 80057ca:	430a      	orrs	r2, r1
 80057cc:	491f      	ldr	r1, [pc, #124]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	610b      	str	r3, [r1, #16]
 80057d2:	e011      	b.n	80057f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057d4:	4b1d      	ldr	r3, [pc, #116]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80057dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	6892      	ldr	r2, [r2, #8]
 80057e4:	0211      	lsls	r1, r2, #8
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	6952      	ldr	r2, [r2, #20]
 80057ea:	0852      	lsrs	r2, r2, #1
 80057ec:	3a01      	subs	r2, #1
 80057ee:	0652      	lsls	r2, r2, #25
 80057f0:	430a      	orrs	r2, r1
 80057f2:	4916      	ldr	r1, [pc, #88]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80057f8:	4b14      	ldr	r3, [pc, #80]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a13      	ldr	r2, [pc, #76]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005802:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005804:	f7fd f838 	bl	8002878 <HAL_GetTick>
 8005808:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800580a:	e009      	b.n	8005820 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800580c:	f7fd f834 	bl	8002878 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d902      	bls.n	8005820 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	73fb      	strb	r3, [r7, #15]
          break;
 800581e:	e005      	b.n	800582c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005820:	4b0a      	ldr	r3, [pc, #40]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0ef      	beq.n	800580c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800582c:	7bfb      	ldrb	r3, [r7, #15]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005832:	4b06      	ldr	r3, [pc, #24]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	4904      	ldr	r1, [pc, #16]	; (800584c <RCCEx_PLLSAI1_Config+0x1e4>)
 800583c:	4313      	orrs	r3, r2
 800583e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005840:	7bfb      	ldrb	r3, [r7, #15]
}
 8005842:	4618      	mov	r0, r3
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	40021000 	.word	0x40021000

08005850 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800585e:	4b6a      	ldr	r3, [pc, #424]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	f003 0303 	and.w	r3, r3, #3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d018      	beq.n	800589c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800586a:	4b67      	ldr	r3, [pc, #412]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	f003 0203 	and.w	r2, r3, #3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	429a      	cmp	r2, r3
 8005878:	d10d      	bne.n	8005896 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
       ||
 800587e:	2b00      	cmp	r3, #0
 8005880:	d009      	beq.n	8005896 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005882:	4b61      	ldr	r3, [pc, #388]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	1c5a      	adds	r2, r3, #1
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
       ||
 8005892:	429a      	cmp	r2, r3
 8005894:	d047      	beq.n	8005926 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	73fb      	strb	r3, [r7, #15]
 800589a:	e044      	b.n	8005926 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d018      	beq.n	80058d6 <RCCEx_PLLSAI2_Config+0x86>
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d825      	bhi.n	80058f4 <RCCEx_PLLSAI2_Config+0xa4>
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d002      	beq.n	80058b2 <RCCEx_PLLSAI2_Config+0x62>
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d009      	beq.n	80058c4 <RCCEx_PLLSAI2_Config+0x74>
 80058b0:	e020      	b.n	80058f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058b2:	4b55      	ldr	r3, [pc, #340]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0302 	and.w	r3, r3, #2
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d11d      	bne.n	80058fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058c2:	e01a      	b.n	80058fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058c4:	4b50      	ldr	r3, [pc, #320]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d116      	bne.n	80058fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058d4:	e013      	b.n	80058fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058d6:	4b4c      	ldr	r3, [pc, #304]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10f      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058e2:	4b49      	ldr	r3, [pc, #292]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d109      	bne.n	8005902 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058f2:	e006      	b.n	8005902 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
      break;
 80058f8:	e004      	b.n	8005904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80058fa:	bf00      	nop
 80058fc:	e002      	b.n	8005904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80058fe:	bf00      	nop
 8005900:	e000      	b.n	8005904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005902:	bf00      	nop
    }

    if(status == HAL_OK)
 8005904:	7bfb      	ldrb	r3, [r7, #15]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10d      	bne.n	8005926 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800590a:	4b3f      	ldr	r3, [pc, #252]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6819      	ldr	r1, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	3b01      	subs	r3, #1
 800591c:	011b      	lsls	r3, r3, #4
 800591e:	430b      	orrs	r3, r1
 8005920:	4939      	ldr	r1, [pc, #228]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005922:	4313      	orrs	r3, r2
 8005924:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005926:	7bfb      	ldrb	r3, [r7, #15]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d167      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800592c:	4b36      	ldr	r3, [pc, #216]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a35      	ldr	r2, [pc, #212]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005938:	f7fc ff9e 	bl	8002878 <HAL_GetTick>
 800593c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800593e:	e009      	b.n	8005954 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005940:	f7fc ff9a 	bl	8002878 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d902      	bls.n	8005954 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	73fb      	strb	r3, [r7, #15]
        break;
 8005952:	e005      	b.n	8005960 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005954:	4b2c      	ldr	r3, [pc, #176]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1ef      	bne.n	8005940 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005960:	7bfb      	ldrb	r3, [r7, #15]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d14a      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d111      	bne.n	8005990 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800596c:	4b26      	ldr	r3, [pc, #152]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	6892      	ldr	r2, [r2, #8]
 800597c:	0211      	lsls	r1, r2, #8
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	68d2      	ldr	r2, [r2, #12]
 8005982:	0912      	lsrs	r2, r2, #4
 8005984:	0452      	lsls	r2, r2, #17
 8005986:	430a      	orrs	r2, r1
 8005988:	491f      	ldr	r1, [pc, #124]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800598a:	4313      	orrs	r3, r2
 800598c:	614b      	str	r3, [r1, #20]
 800598e:	e011      	b.n	80059b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005990:	4b1d      	ldr	r3, [pc, #116]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005998:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6892      	ldr	r2, [r2, #8]
 80059a0:	0211      	lsls	r1, r2, #8
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	6912      	ldr	r2, [r2, #16]
 80059a6:	0852      	lsrs	r2, r2, #1
 80059a8:	3a01      	subs	r2, #1
 80059aa:	0652      	lsls	r2, r2, #25
 80059ac:	430a      	orrs	r2, r1
 80059ae:	4916      	ldr	r1, [pc, #88]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80059b4:	4b14      	ldr	r3, [pc, #80]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a13      	ldr	r2, [pc, #76]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c0:	f7fc ff5a 	bl	8002878 <HAL_GetTick>
 80059c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059c6:	e009      	b.n	80059dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059c8:	f7fc ff56 	bl	8002878 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d902      	bls.n	80059dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	73fb      	strb	r3, [r7, #15]
          break;
 80059da:	e005      	b.n	80059e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059dc:	4b0a      	ldr	r3, [pc, #40]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d0ef      	beq.n	80059c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80059ee:	4b06      	ldr	r3, [pc, #24]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	4904      	ldr	r1, [pc, #16]	; (8005a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80059fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40021000 	.word	0x40021000

08005a0c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d06c      	beq.n	8005af8 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7fc fb1c 	bl	8002070 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	22ca      	movs	r2, #202	; 0xca
 8005a46:	625a      	str	r2, [r3, #36]	; 0x24
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2253      	movs	r2, #83	; 0x53
 8005a4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 fa49 	bl	8005ee8 <RTC_EnterInitMode>
 8005a56:	4603      	mov	r3, r0
 8005a58:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d14b      	bne.n	8005af8 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	6812      	ldr	r2, [r2, #0]
 8005a6a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005a6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a72:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6899      	ldr	r1, [r3, #8]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	68d2      	ldr	r2, [r2, #12]
 8005a9a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6919      	ldr	r1, [r3, #16]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	041a      	lsls	r2, r3, #16
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 fa4d 	bl	8005f50 <RTC_ExitInitMode>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005aba:	7bfb      	ldrb	r3, [r7, #15]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d11b      	bne.n	8005af8 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0203 	bic.w	r2, r2, #3
 8005ace:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	69da      	ldr	r2, [r3, #28]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	22ff      	movs	r2, #255	; 0xff
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b02:	b590      	push	{r4, r7, lr}
 8005b04:	b087      	sub	sp, #28
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d101      	bne.n	8005b1c <HAL_RTC_SetTime+0x1a>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e08b      	b.n	8005c34 <HAL_RTC_SetTime+0x132>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	22ca      	movs	r2, #202	; 0xca
 8005b32:	625a      	str	r2, [r3, #36]	; 0x24
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2253      	movs	r2, #83	; 0x53
 8005b3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 f9d3 	bl	8005ee8 <RTC_EnterInitMode>
 8005b42:	4603      	mov	r3, r0
 8005b44:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005b46:	7cfb      	ldrb	r3, [r7, #19]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d163      	bne.n	8005c14 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d126      	bne.n	8005ba0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d102      	bne.n	8005b66 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2200      	movs	r2, #0
 8005b64:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 fa2e 	bl	8005fcc <RTC_ByteToBcd2>
 8005b70:	4603      	mov	r3, r0
 8005b72:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	785b      	ldrb	r3, [r3, #1]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 fa27 	bl	8005fcc <RTC_ByteToBcd2>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b82:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	789b      	ldrb	r3, [r3, #2]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 fa1f 	bl	8005fcc <RTC_ByteToBcd2>
 8005b8e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b90:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	78db      	ldrb	r3, [r3, #3]
 8005b98:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	e018      	b.n	8005bd2 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d102      	bne.n	8005bb4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	785b      	ldrb	r3, [r3, #1]
 8005bbe:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bc0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bc6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	78db      	ldrb	r3, [r3, #3]
 8005bcc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005bdc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005be0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bf0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6899      	ldr	r1, [r3, #8]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	68da      	ldr	r2, [r3, #12]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	431a      	orrs	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 f9a0 	bl	8005f50 <RTC_ExitInitMode>
 8005c10:	4603      	mov	r3, r0
 8005c12:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	22ff      	movs	r2, #255	; 0xff
 8005c1a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005c1c:	7cfb      	ldrb	r3, [r7, #19]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d103      	bne.n	8005c2a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005c32:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	371c      	adds	r7, #28
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd90      	pop	{r4, r7, pc}

08005c3c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c6a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	0c1b      	lsrs	r3, r3, #16
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	0a1b      	lsrs	r3, r3, #8
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	0d9b      	lsrs	r3, r3, #22
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	f003 0301 	and.w	r3, r3, #1
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d11a      	bne.n	8005cea <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 f9a7 	bl	800600c <RTC_Bcd2ToByte>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	785b      	ldrb	r3, [r3, #1]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f99e 	bl	800600c <RTC_Bcd2ToByte>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	789b      	ldrb	r3, [r3, #2]
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 f995 	bl	800600c <RTC_Bcd2ToByte>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3718      	adds	r7, #24
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005cf4:	b590      	push	{r4, r7, lr}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d101      	bne.n	8005d0e <HAL_RTC_SetDate+0x1a>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e075      	b.n	8005dfa <HAL_RTC_SetDate+0x106>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2202      	movs	r2, #2
 8005d1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10e      	bne.n	8005d42 <HAL_RTC_SetDate+0x4e>
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	785b      	ldrb	r3, [r3, #1]
 8005d28:	f003 0310 	and.w	r3, r3, #16
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	785b      	ldrb	r3, [r3, #1]
 8005d34:	f023 0310 	bic.w	r3, r3, #16
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	330a      	adds	r3, #10
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d11c      	bne.n	8005d82 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	78db      	ldrb	r3, [r3, #3]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 f93d 	bl	8005fcc <RTC_ByteToBcd2>
 8005d52:	4603      	mov	r3, r0
 8005d54:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	785b      	ldrb	r3, [r3, #1]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 f936 	bl	8005fcc <RTC_ByteToBcd2>
 8005d60:	4603      	mov	r3, r0
 8005d62:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d64:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	789b      	ldrb	r3, [r3, #2]
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 f92e 	bl	8005fcc <RTC_ByteToBcd2>
 8005d70:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d72:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	e00e      	b.n	8005da0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	78db      	ldrb	r3, [r3, #3]
 8005d86:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	785b      	ldrb	r3, [r3, #1]
 8005d8c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d8e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005d90:	68ba      	ldr	r2, [r7, #8]
 8005d92:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005d94:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	22ca      	movs	r2, #202	; 0xca
 8005da6:	625a      	str	r2, [r3, #36]	; 0x24
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2253      	movs	r2, #83	; 0x53
 8005dae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005db0:	68f8      	ldr	r0, [r7, #12]
 8005db2:	f000 f899 	bl	8005ee8 <RTC_EnterInitMode>
 8005db6:	4603      	mov	r3, r0
 8005db8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005dba:	7cfb      	ldrb	r3, [r7, #19]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10c      	bne.n	8005dda <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005dca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005dce:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f000 f8bd 	bl	8005f50 <RTC_ExitInitMode>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	22ff      	movs	r2, #255	; 0xff
 8005de0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005de2:	7cfb      	ldrb	r3, [r7, #19]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d103      	bne.n	8005df0 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005df8:	7cfb      	ldrb	r3, [r7, #19]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd90      	pop	{r4, r7, pc}

08005e02 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	60f8      	str	r0, [r7, #12]
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005e18:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e1c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	0c1b      	lsrs	r3, r3, #16
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	0a1b      	lsrs	r3, r3, #8
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	f003 031f 	and.w	r3, r3, #31
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	0b5b      	lsrs	r3, r3, #13
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	b2da      	uxtb	r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d11a      	bne.n	8005e92 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	78db      	ldrb	r3, [r3, #3]
 8005e60:	4618      	mov	r0, r3
 8005e62:	f000 f8d3 	bl	800600c <RTC_Bcd2ToByte>
 8005e66:	4603      	mov	r3, r0
 8005e68:	461a      	mov	r2, r3
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	785b      	ldrb	r3, [r3, #1]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f000 f8ca 	bl	800600c <RTC_Bcd2ToByte>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	789b      	ldrb	r3, [r3, #2]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 f8c1 	bl	800600c <RTC_Bcd2ToByte>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005eb2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005eb4:	f7fc fce0 	bl	8002878 <HAL_GetTick>
 8005eb8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005eba:	e009      	b.n	8005ed0 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005ebc:	f7fc fcdc 	bl	8002878 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005eca:	d901      	bls.n	8005ed0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e007      	b.n	8005ee0 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0ee      	beq.n	8005ebc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d120      	bne.n	8005f44 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f04f 32ff 	mov.w	r2, #4294967295
 8005f0a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005f0c:	f7fc fcb4 	bl	8002878 <HAL_GetTick>
 8005f10:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005f12:	e00d      	b.n	8005f30 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005f14:	f7fc fcb0 	bl	8002878 <HAL_GetTick>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f22:	d905      	bls.n	8005f30 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2203      	movs	r2, #3
 8005f2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <RTC_EnterInitMode+0x5c>
 8005f3e:	7bfb      	ldrb	r3, [r7, #15]
 8005f40:	2b03      	cmp	r3, #3
 8005f42:	d1e7      	bne.n	8005f14 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005f5c:	4b1a      	ldr	r3, [pc, #104]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	4a19      	ldr	r2, [pc, #100]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005f62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f66:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005f68:	4b17      	ldr	r3, [pc, #92]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f003 0320 	and.w	r3, r3, #32
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10c      	bne.n	8005f8e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f7ff ff91 	bl	8005e9c <HAL_RTC_WaitForSynchro>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d01e      	beq.n	8005fbe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2203      	movs	r2, #3
 8005f84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	73fb      	strb	r3, [r7, #15]
 8005f8c:	e017      	b.n	8005fbe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005f8e:	4b0e      	ldr	r3, [pc, #56]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	4a0d      	ldr	r2, [pc, #52]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005f94:	f023 0320 	bic.w	r3, r3, #32
 8005f98:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7ff ff7e 	bl	8005e9c <HAL_RTC_WaitForSynchro>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d005      	beq.n	8005fb2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2203      	movs	r2, #3
 8005faa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005fb2:	4b05      	ldr	r3, [pc, #20]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	4a04      	ldr	r2, [pc, #16]	; (8005fc8 <RTC_ExitInitMode+0x78>)
 8005fb8:	f043 0320 	orr.w	r3, r3, #32
 8005fbc:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40002800 	.word	0x40002800

08005fcc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8005fda:	79fb      	ldrb	r3, [r7, #7]
 8005fdc:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8005fde:	e005      	b.n	8005fec <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8005fe6:	7afb      	ldrb	r3, [r7, #11]
 8005fe8:	3b0a      	subs	r3, #10
 8005fea:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8005fec:	7afb      	ldrb	r3, [r7, #11]
 8005fee:	2b09      	cmp	r3, #9
 8005ff0:	d8f6      	bhi.n	8005fe0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	7afb      	ldrb	r3, [r7, #11]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	b2db      	uxtb	r3, r3
}
 8006000:	4618      	mov	r0, r3
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	4603      	mov	r3, r0
 8006014:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	091b      	lsrs	r3, r3, #4
 800601a:	b2db      	uxtb	r3, r3
 800601c:	461a      	mov	r2, r3
 800601e:	0092      	lsls	r2, r2, #2
 8006020:	4413      	add	r3, r2
 8006022:	005b      	lsls	r3, r3, #1
 8006024:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8006026:	79fb      	ldrb	r3, [r7, #7]
 8006028:	f003 030f 	and.w	r3, r3, #15
 800602c:	b2da      	uxtb	r2, r3
 800602e:	7bfb      	ldrb	r3, [r7, #15]
 8006030:	4413      	add	r3, r2
 8006032:	b2db      	uxtb	r3, r3
}
 8006034:	4618      	mov	r0, r3
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d101      	bne.n	8006052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e095      	b.n	800617e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	2b00      	cmp	r3, #0
 8006058:	d108      	bne.n	800606c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006062:	d009      	beq.n	8006078 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	61da      	str	r2, [r3, #28]
 800606a:	e005      	b.n	8006078 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d106      	bne.n	8006098 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7fc f81e 	bl	80020d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060b8:	d902      	bls.n	80060c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060ba:	2300      	movs	r3, #0
 80060bc:	60fb      	str	r3, [r7, #12]
 80060be:	e002      	b.n	80060c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80060ce:	d007      	beq.n	80060e0 <HAL_SPI_Init+0xa0>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060d8:	d002      	beq.n	80060e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	f003 0302 	and.w	r3, r3, #2
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	f003 0301 	and.w	r3, r3, #1
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006118:	431a      	orrs	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006122:	ea42 0103 	orr.w	r1, r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	0c1b      	lsrs	r3, r3, #16
 800613c:	f003 0204 	and.w	r2, r3, #4
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	f003 0310 	and.w	r3, r3, #16
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614e:	f003 0308 	and.w	r3, r3, #8
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800615c:	ea42 0103 	orr.w	r1, r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e01a      	b.n	80061ce <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2202      	movs	r2, #2
 800619c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061ae:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7fb ffdb 	bl	800216c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b088      	sub	sp, #32
 80061da:	af02      	add	r7, sp, #8
 80061dc:	60f8      	str	r0, [r7, #12]
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	603b      	str	r3, [r7, #0]
 80061e2:	4613      	mov	r3, r2
 80061e4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061f2:	d112      	bne.n	800621a <HAL_SPI_Receive+0x44>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10e      	bne.n	800621a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2204      	movs	r2, #4
 8006200:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006204:	88fa      	ldrh	r2, [r7, #6]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	9300      	str	r3, [sp, #0]
 800620a:	4613      	mov	r3, r2
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 f910 	bl	8006436 <HAL_SPI_TransmitReceive>
 8006216:	4603      	mov	r3, r0
 8006218:	e109      	b.n	800642e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_SPI_Receive+0x52>
 8006224:	2302      	movs	r3, #2
 8006226:	e102      	b.n	800642e <HAL_SPI_Receive+0x258>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006230:	f7fc fb22 	bl	8002878 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b01      	cmp	r3, #1
 8006240:	d002      	beq.n	8006248 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006242:	2302      	movs	r3, #2
 8006244:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006246:	e0e9      	b.n	800641c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d002      	beq.n	8006254 <HAL_SPI_Receive+0x7e>
 800624e:	88fb      	ldrh	r3, [r7, #6]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d102      	bne.n	800625a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006258:	e0e0      	b.n	800641c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2204      	movs	r2, #4
 800625e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	88fa      	ldrh	r2, [r7, #6]
 8006272:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	88fa      	ldrh	r2, [r7, #6]
 800627a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062a4:	d908      	bls.n	80062b8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062b4:	605a      	str	r2, [r3, #4]
 80062b6:	e007      	b.n	80062c8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80062c6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062d0:	d10f      	bne.n	80062f2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80062f0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fc:	2b40      	cmp	r3, #64	; 0x40
 80062fe:	d007      	beq.n	8006310 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800630e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006318:	d867      	bhi.n	80063ea <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800631a:	e030      	b.n	800637e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b01      	cmp	r3, #1
 8006328:	d117      	bne.n	800635a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f103 020c 	add.w	r2, r3, #12
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	7812      	ldrb	r2, [r2, #0]
 8006338:	b2d2      	uxtb	r2, r2
 800633a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800634c:	b29b      	uxth	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	b29a      	uxth	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006358:	e011      	b.n	800637e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800635a:	f7fc fa8d 	bl	8002878 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d803      	bhi.n	8006372 <HAL_SPI_Receive+0x19c>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006370:	d102      	bne.n	8006378 <HAL_SPI_Receive+0x1a2>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d102      	bne.n	800637e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800637c:	e04e      	b.n	800641c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1c8      	bne.n	800631c <HAL_SPI_Receive+0x146>
 800638a:	e034      	b.n	80063f6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b01      	cmp	r3, #1
 8006398:	d115      	bne.n	80063c6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a4:	b292      	uxth	r2, r2
 80063a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ac:	1c9a      	adds	r2, r3, #2
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b29a      	uxth	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80063c4:	e011      	b.n	80063ea <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063c6:	f7fc fa57 	bl	8002878 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d803      	bhi.n	80063de <HAL_SPI_Receive+0x208>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063dc:	d102      	bne.n	80063e4 <HAL_SPI_Receive+0x20e>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d102      	bne.n	80063ea <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80063e4:	2303      	movs	r3, #3
 80063e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80063e8:	e018      	b.n	800641c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1ca      	bne.n	800638c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	6839      	ldr	r1, [r7, #0]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 fffe 	bl	80073fc <SPI_EndRxTransaction>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d002      	beq.n	800640c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2220      	movs	r2, #32
 800640a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006410:	2b00      	cmp	r3, #0
 8006412:	d002      	beq.n	800641a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	75fb      	strb	r3, [r7, #23]
 8006418:	e000      	b.n	800641c <HAL_SPI_Receive+0x246>
  }

error :
 800641a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800642c:	7dfb      	ldrb	r3, [r7, #23]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b08a      	sub	sp, #40	; 0x28
 800643a:	af00      	add	r7, sp, #0
 800643c:	60f8      	str	r0, [r7, #12]
 800643e:	60b9      	str	r1, [r7, #8]
 8006440:	607a      	str	r2, [r7, #4]
 8006442:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006444:	2301      	movs	r3, #1
 8006446:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006448:	2300      	movs	r3, #0
 800644a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006454:	2b01      	cmp	r3, #1
 8006456:	d101      	bne.n	800645c <HAL_SPI_TransmitReceive+0x26>
 8006458:	2302      	movs	r3, #2
 800645a:	e1fb      	b.n	8006854 <HAL_SPI_TransmitReceive+0x41e>
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006464:	f7fc fa08 	bl	8002878 <HAL_GetTick>
 8006468:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006470:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006478:	887b      	ldrh	r3, [r7, #2]
 800647a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800647c:	887b      	ldrh	r3, [r7, #2]
 800647e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006480:	7efb      	ldrb	r3, [r7, #27]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d00e      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x6e>
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800648c:	d106      	bne.n	800649c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d102      	bne.n	800649c <HAL_SPI_TransmitReceive+0x66>
 8006496:	7efb      	ldrb	r3, [r7, #27]
 8006498:	2b04      	cmp	r3, #4
 800649a:	d003      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800649c:	2302      	movs	r3, #2
 800649e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80064a2:	e1cd      	b.n	8006840 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d005      	beq.n	80064b6 <HAL_SPI_TransmitReceive+0x80>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d002      	beq.n	80064b6 <HAL_SPI_TransmitReceive+0x80>
 80064b0:	887b      	ldrh	r3, [r7, #2]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d103      	bne.n	80064be <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80064bc:	e1c0      	b.n	8006840 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d003      	beq.n	80064d2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2205      	movs	r2, #5
 80064ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	887a      	ldrh	r2, [r7, #2]
 80064e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	887a      	ldrh	r2, [r7, #2]
 80064ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	887a      	ldrh	r2, [r7, #2]
 80064f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	887a      	ldrh	r2, [r7, #2]
 80064fe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006514:	d802      	bhi.n	800651c <HAL_SPI_TransmitReceive+0xe6>
 8006516:	8a3b      	ldrh	r3, [r7, #16]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d908      	bls.n	800652e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800652a:	605a      	str	r2, [r3, #4]
 800652c:	e007      	b.n	800653e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	685a      	ldr	r2, [r3, #4]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800653c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006548:	2b40      	cmp	r3, #64	; 0x40
 800654a:	d007      	beq.n	800655c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800655a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006564:	d97c      	bls.n	8006660 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_SPI_TransmitReceive+0x13e>
 800656e:	8a7b      	ldrh	r3, [r7, #18]
 8006570:	2b01      	cmp	r3, #1
 8006572:	d169      	bne.n	8006648 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006578:	881a      	ldrh	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006584:	1c9a      	adds	r2, r3, #2
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800658e:	b29b      	uxth	r3, r3
 8006590:	3b01      	subs	r3, #1
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006598:	e056      	b.n	8006648 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d11b      	bne.n	80065e0 <HAL_SPI_TransmitReceive+0x1aa>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d016      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x1aa>
 80065b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d113      	bne.n	80065e0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065bc:	881a      	ldrh	r2, [r3, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c8:	1c9a      	adds	r2, r3, #2
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065dc:	2300      	movs	r3, #0
 80065de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d11c      	bne.n	8006628 <HAL_SPI_TransmitReceive+0x1f2>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d016      	beq.n	8006628 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006604:	b292      	uxth	r2, r2
 8006606:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660c:	1c9a      	adds	r2, r3, #2
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006618:	b29b      	uxth	r3, r3
 800661a:	3b01      	subs	r3, #1
 800661c:	b29a      	uxth	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006624:	2301      	movs	r3, #1
 8006626:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006628:	f7fc f926 	bl	8002878 <HAL_GetTick>
 800662c:	4602      	mov	r2, r0
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006634:	429a      	cmp	r2, r3
 8006636:	d807      	bhi.n	8006648 <HAL_SPI_TransmitReceive+0x212>
 8006638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800663e:	d003      	beq.n	8006648 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006646:	e0fb      	b.n	8006840 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1a3      	bne.n	800659a <HAL_SPI_TransmitReceive+0x164>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d19d      	bne.n	800659a <HAL_SPI_TransmitReceive+0x164>
 800665e:	e0df      	b.n	8006820 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <HAL_SPI_TransmitReceive+0x23a>
 8006668:	8a7b      	ldrh	r3, [r7, #18]
 800666a:	2b01      	cmp	r3, #1
 800666c:	f040 80cb 	bne.w	8006806 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b01      	cmp	r3, #1
 8006678:	d912      	bls.n	80066a0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667e:	881a      	ldrh	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668a:	1c9a      	adds	r2, r3, #2
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006694:	b29b      	uxth	r3, r3
 8006696:	3b02      	subs	r3, #2
 8006698:	b29a      	uxth	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800669e:	e0b2      	b.n	8006806 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	330c      	adds	r3, #12
 80066aa:	7812      	ldrb	r2, [r2, #0]
 80066ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066bc:	b29b      	uxth	r3, r3
 80066be:	3b01      	subs	r3, #1
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066c6:	e09e      	b.n	8006806 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d134      	bne.n	8006740 <HAL_SPI_TransmitReceive+0x30a>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d02f      	beq.n	8006740 <HAL_SPI_TransmitReceive+0x30a>
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d12c      	bne.n	8006740 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d912      	bls.n	8006716 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f4:	881a      	ldrh	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006700:	1c9a      	adds	r2, r3, #2
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b02      	subs	r3, #2
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006714:	e012      	b.n	800673c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	330c      	adds	r3, #12
 8006720:	7812      	ldrb	r2, [r2, #0]
 8006722:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006732:	b29b      	uxth	r3, r3
 8006734:	3b01      	subs	r3, #1
 8006736:	b29a      	uxth	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800673c:	2300      	movs	r3, #0
 800673e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b01      	cmp	r3, #1
 800674c:	d148      	bne.n	80067e0 <HAL_SPI_TransmitReceive+0x3aa>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006754:	b29b      	uxth	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d042      	beq.n	80067e0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b01      	cmp	r3, #1
 8006764:	d923      	bls.n	80067ae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68da      	ldr	r2, [r3, #12]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006770:	b292      	uxth	r2, r2
 8006772:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006778:	1c9a      	adds	r2, r3, #2
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006784:	b29b      	uxth	r3, r3
 8006786:	3b02      	subs	r3, #2
 8006788:	b29a      	uxth	r2, r3
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d81f      	bhi.n	80067dc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067aa:	605a      	str	r2, [r3, #4]
 80067ac:	e016      	b.n	80067dc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f103 020c 	add.w	r2, r3, #12
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	7812      	ldrb	r2, [r2, #0]
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	3b01      	subs	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067dc:	2301      	movs	r3, #1
 80067de:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067e0:	f7fc f84a 	bl	8002878 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d803      	bhi.n	80067f8 <HAL_SPI_TransmitReceive+0x3c2>
 80067f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f6:	d102      	bne.n	80067fe <HAL_SPI_TransmitReceive+0x3c8>
 80067f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d103      	bne.n	8006806 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006804:	e01c      	b.n	8006840 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800680a:	b29b      	uxth	r3, r3
 800680c:	2b00      	cmp	r3, #0
 800680e:	f47f af5b 	bne.w	80066c8 <HAL_SPI_TransmitReceive+0x292>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006818:	b29b      	uxth	r3, r3
 800681a:	2b00      	cmp	r3, #0
 800681c:	f47f af54 	bne.w	80066c8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006820:	69fa      	ldr	r2, [r7, #28]
 8006822:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 fe41 	bl	80074ac <SPI_EndRxTxTransaction>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d006      	beq.n	800683e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	661a      	str	r2, [r3, #96]	; 0x60
 800683c:	e000      	b.n	8006840 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800683e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006850:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006854:	4618      	mov	r0, r3
 8006856:	3728      	adds	r7, #40	; 0x28
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800685c:	b480      	push	{r7}
 800685e:	b087      	sub	sp, #28
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	4613      	mov	r3, r2
 8006868:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800686a:	2300      	movs	r3, #0
 800686c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006874:	2b01      	cmp	r3, #1
 8006876:	d101      	bne.n	800687c <HAL_SPI_Transmit_IT+0x20>
 8006878:	2302      	movs	r3, #2
 800687a:	e072      	b.n	8006962 <HAL_SPI_Transmit_IT+0x106>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d002      	beq.n	8006890 <HAL_SPI_Transmit_IT+0x34>
 800688a:	88fb      	ldrh	r3, [r7, #6]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d102      	bne.n	8006896 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006894:	e060      	b.n	8006958 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d002      	beq.n	80068a8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80068a2:	2302      	movs	r3, #2
 80068a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068a6:	e057      	b.n	8006958 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2203      	movs	r2, #3
 80068ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	88fa      	ldrh	r2, [r7, #6]
 80068c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	88fa      	ldrh	r2, [r7, #6]
 80068c6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068ec:	d903      	bls.n	80068f6 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	4a1f      	ldr	r2, [pc, #124]	; (8006970 <HAL_SPI_Transmit_IT+0x114>)
 80068f2:	651a      	str	r2, [r3, #80]	; 0x50
 80068f4:	e002      	b.n	80068fc <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4a1e      	ldr	r2, [pc, #120]	; (8006974 <HAL_SPI_Transmit_IT+0x118>)
 80068fa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006904:	d10f      	bne.n	8006926 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006914:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006924:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8006934:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006940:	2b40      	cmp	r3, #64	; 0x40
 8006942:	d008      	beq.n	8006956 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	e000      	b.n	8006958 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8006956:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006960:	7dfb      	ldrb	r3, [r7, #23]
}
 8006962:	4618      	mov	r0, r3
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	08007183 	.word	0x08007183
 8006974:	0800713d 	.word	0x0800713d

08006978 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	4613      	mov	r3, r2
 8006984:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006986:	2300      	movs	r3, #0
 8006988:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d110      	bne.n	80069b4 <HAL_SPI_Receive_IT+0x3c>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800699a:	d10b      	bne.n	80069b4 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2204      	movs	r2, #4
 80069a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80069a4:	88fb      	ldrh	r3, [r7, #6]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	68b9      	ldr	r1, [r7, #8]
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 f894 	bl	8006ad8 <HAL_SPI_TransmitReceive_IT>
 80069b0:	4603      	mov	r3, r0
 80069b2:	e089      	b.n	8006ac8 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d101      	bne.n	80069c2 <HAL_SPI_Receive_IT+0x4a>
 80069be:	2302      	movs	r3, #2
 80069c0:	e082      	b.n	8006ac8 <HAL_SPI_Receive_IT+0x150>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d002      	beq.n	80069dc <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80069d6:	2302      	movs	r3, #2
 80069d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80069da:	e070      	b.n	8006abe <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d002      	beq.n	80069e8 <HAL_SPI_Receive_IT+0x70>
 80069e2:	88fb      	ldrh	r3, [r7, #6]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d102      	bne.n	80069ee <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80069ec:	e067      	b.n	8006abe <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2204      	movs	r2, #4
 80069f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	68ba      	ldr	r2, [r7, #8]
 8006a00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	88fa      	ldrh	r2, [r7, #6]
 8006a06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	88fa      	ldrh	r2, [r7, #6]
 8006a0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a32:	d90b      	bls.n	8006a4c <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685a      	ldr	r2, [r3, #4]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a42:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4a22      	ldr	r2, [pc, #136]	; (8006ad0 <HAL_SPI_Receive_IT+0x158>)
 8006a48:	64da      	str	r2, [r3, #76]	; 0x4c
 8006a4a:	e00a      	b.n	8006a62 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a5a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	4a1d      	ldr	r2, [pc, #116]	; (8006ad4 <HAL_SPI_Receive_IT+0x15c>)
 8006a60:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a6a:	d10f      	bne.n	8006a8c <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a8a:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8006a9a:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa6:	2b40      	cmp	r3, #64	; 0x40
 8006aa8:	d008      	beq.n	8006abc <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e000      	b.n	8006abe <HAL_SPI_Receive_IT+0x146>
  }

error :
 8006abc:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3718      	adds	r7, #24
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	080070f1 	.word	0x080070f1
 8006ad4:	080070a1 	.word	0x080070a1

08006ad8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b087      	sub	sp, #28
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
 8006ae4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d101      	bne.n	8006af8 <HAL_SPI_TransmitReceive_IT+0x20>
 8006af4:	2302      	movs	r3, #2
 8006af6:	e091      	b.n	8006c1c <HAL_SPI_TransmitReceive_IT+0x144>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b06:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b0e:	7dbb      	ldrb	r3, [r7, #22]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d00d      	beq.n	8006b30 <HAL_SPI_TransmitReceive_IT+0x58>
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b1a:	d106      	bne.n	8006b2a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d102      	bne.n	8006b2a <HAL_SPI_TransmitReceive_IT+0x52>
 8006b24:	7dbb      	ldrb	r3, [r7, #22]
 8006b26:	2b04      	cmp	r3, #4
 8006b28:	d002      	beq.n	8006b30 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b2e:	e070      	b.n	8006c12 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d005      	beq.n	8006b42 <HAL_SPI_TransmitReceive_IT+0x6a>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d002      	beq.n	8006b42 <HAL_SPI_TransmitReceive_IT+0x6a>
 8006b3c:	887b      	ldrh	r3, [r7, #2]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d102      	bne.n	8006b48 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b46:	e064      	b.n	8006c12 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	d003      	beq.n	8006b5c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2205      	movs	r2, #5
 8006b58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	887a      	ldrh	r2, [r7, #2]
 8006b6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	887a      	ldrh	r2, [r7, #2]
 8006b72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	887a      	ldrh	r2, [r7, #2]
 8006b7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	887a      	ldrh	r2, [r7, #2]
 8006b86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b92:	d906      	bls.n	8006ba2 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	4a24      	ldr	r2, [pc, #144]	; (8006c28 <HAL_SPI_TransmitReceive_IT+0x150>)
 8006b98:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	4a23      	ldr	r2, [pc, #140]	; (8006c2c <HAL_SPI_TransmitReceive_IT+0x154>)
 8006b9e:	651a      	str	r2, [r3, #80]	; 0x50
 8006ba0:	e005      	b.n	8006bae <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	4a22      	ldr	r2, [pc, #136]	; (8006c30 <HAL_SPI_TransmitReceive_IT+0x158>)
 8006ba6:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4a22      	ldr	r2, [pc, #136]	; (8006c34 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8006bac:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bb6:	d802      	bhi.n	8006bbe <HAL_SPI_TransmitReceive_IT+0xe6>
 8006bb8:	887b      	ldrh	r3, [r7, #2]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d908      	bls.n	8006bd0 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bcc:	605a      	str	r2, [r3, #4]
 8006bce:	e007      	b.n	8006be0 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bde:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	685a      	ldr	r2, [r3, #4]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8006bee:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfa:	2b40      	cmp	r3, #64	; 0x40
 8006bfc:	d008      	beq.n	8006c10 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	e000      	b.n	8006c12 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8006c10:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	371c      	adds	r7, #28
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr
 8006c28:	08006fdb 	.word	0x08006fdb
 8006c2c:	08007041 	.word	0x08007041
 8006c30:	08006e8b 	.word	0x08006e8b
 8006c34:	08006f49 	.word	0x08006f49

08006c38 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	099b      	lsrs	r3, r3, #6
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10f      	bne.n	8006c7c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00a      	beq.n	8006c7c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	099b      	lsrs	r3, r3, #6
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d004      	beq.n	8006c7c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	4798      	blx	r3
    return;
 8006c7a:	e0d7      	b.n	8006e2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	085b      	lsrs	r3, r3, #1
 8006c80:	f003 0301 	and.w	r3, r3, #1
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00a      	beq.n	8006c9e <HAL_SPI_IRQHandler+0x66>
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	09db      	lsrs	r3, r3, #7
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d004      	beq.n	8006c9e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	4798      	blx	r3
    return;
 8006c9c:	e0c6      	b.n	8006e2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	095b      	lsrs	r3, r3, #5
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10c      	bne.n	8006cc4 <HAL_SPI_IRQHandler+0x8c>
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	099b      	lsrs	r3, r3, #6
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	0a1b      	lsrs	r3, r3, #8
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f000 80b4 	beq.w	8006e2c <HAL_SPI_IRQHandler+0x1f4>
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	095b      	lsrs	r3, r3, #5
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 80ad 	beq.w	8006e2c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	099b      	lsrs	r3, r3, #6
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d023      	beq.n	8006d26 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b03      	cmp	r3, #3
 8006ce8:	d011      	beq.n	8006d0e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cee:	f043 0204 	orr.w	r2, r3, #4
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	617b      	str	r3, [r7, #20]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	617b      	str	r3, [r7, #20]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	617b      	str	r3, [r7, #20]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	e00b      	b.n	8006d26 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d0e:	2300      	movs	r3, #0
 8006d10:	613b      	str	r3, [r7, #16]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	613b      	str	r3, [r7, #16]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	613b      	str	r3, [r7, #16]
 8006d22:	693b      	ldr	r3, [r7, #16]
        return;
 8006d24:	e082      	b.n	8006e2c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	095b      	lsrs	r3, r3, #5
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d014      	beq.n	8006d5c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d36:	f043 0201 	orr.w	r2, r3, #1
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d58:	601a      	str	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	0a1b      	lsrs	r3, r3, #8
 8006d60:	f003 0301 	and.w	r3, r3, #1
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00c      	beq.n	8006d82 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d6c:	f043 0208 	orr.w	r2, r3, #8
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006d74:	2300      	movs	r3, #0
 8006d76:	60bb      	str	r3, [r7, #8]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	60bb      	str	r3, [r7, #8]
 8006d80:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d04f      	beq.n	8006e2a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d98:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d104      	bne.n	8006db6 <HAL_SPI_IRQHandler+0x17e>
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d034      	beq.n	8006e20 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f022 0203 	bic.w	r2, r2, #3
 8006dc4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d011      	beq.n	8006df2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd2:	4a18      	ldr	r2, [pc, #96]	; (8006e34 <HAL_SPI_IRQHandler+0x1fc>)
 8006dd4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fb ffda 	bl	8002d94 <HAL_DMA_Abort_IT>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d005      	beq.n	8006df2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d016      	beq.n	8006e28 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dfe:	4a0d      	ldr	r2, [pc, #52]	; (8006e34 <HAL_SPI_IRQHandler+0x1fc>)
 8006e00:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7fb ffc4 	bl	8002d94 <HAL_DMA_Abort_IT>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006e1e:	e003      	b.n	8006e28 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f813 	bl	8006e4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006e26:	e000      	b.n	8006e2a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006e28:	bf00      	nop
    return;
 8006e2a:	bf00      	nop
  }
}
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	08006e61 	.word	0x08006e61

08006e38 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006e54:	bf00      	nop
 8006e56:	370c      	adds	r7, #12
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f7ff ffe5 	bl	8006e4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e82:	bf00      	nop
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b082      	sub	sp, #8
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d923      	bls.n	8006ee6 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68da      	ldr	r2, [r3, #12]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea8:	b292      	uxth	r2, r2
 8006eaa:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb0:	1c9a      	adds	r2, r3, #2
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	3b02      	subs	r3, #2
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d11f      	bne.n	8006f14 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	685a      	ldr	r2, [r3, #4]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ee2:	605a      	str	r2, [r3, #4]
 8006ee4:	e016      	b.n	8006f14 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f103 020c 	add.w	r2, r3, #12
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	7812      	ldrb	r2, [r2, #0]
 8006ef4:	b2d2      	uxtb	r2, r2
 8006ef6:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10f      	bne.n	8006f40 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f2e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d102      	bne.n	8006f40 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fafc 	bl	8007538 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006f40:	bf00      	nop
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d912      	bls.n	8006f80 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5e:	881a      	ldrh	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f6a:	1c9a      	adds	r2, r3, #2
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	3b02      	subs	r3, #2
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f7e:	e012      	b.n	8006fa6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	330c      	adds	r3, #12
 8006f8a:	7812      	ldrb	r2, [r2, #0]
 8006f8c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f92:	1c5a      	adds	r2, r3, #1
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d110      	bne.n	8006fd2 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fbe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d102      	bne.n	8006fd2 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fab3 	bl	8007538 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006fd2:	bf00      	nop
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	b292      	uxth	r2, r2
 8006fee:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007000:	b29b      	uxth	r3, r3
 8007002:	3b01      	subs	r3, #1
 8007004:	b29a      	uxth	r2, r3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007012:	b29b      	uxth	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10f      	bne.n	8007038 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007026:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800702c:	b29b      	uxth	r3, r3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d102      	bne.n	8007038 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fa80 	bl	8007538 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007038:	bf00      	nop
 800703a:	3708      	adds	r7, #8
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}

08007040 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704c:	881a      	ldrh	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007058:	1c9a      	adds	r2, r3, #2
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29a      	uxth	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007070:	b29b      	uxth	r3, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d110      	bne.n	8007098 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007084:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800708c:	b29b      	uxth	r3, r3
 800708e:	2b00      	cmp	r3, #0
 8007090:	d102      	bne.n	8007098 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 fa50 	bl	8007538 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007098:	bf00      	nop
 800709a:	3708      	adds	r7, #8
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f103 020c 	add.w	r2, r3, #12
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b4:	7812      	ldrb	r2, [r2, #0]
 80070b6:	b2d2      	uxtb	r2, r2
 80070b8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070be:	1c5a      	adds	r2, r3, #1
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	3b01      	subs	r3, #1
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070dc:	b29b      	uxth	r3, r3
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d102      	bne.n	80070e8 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fa6a 	bl	80075bc <SPI_CloseRx_ISR>
  }
}
 80070e8:	bf00      	nop
 80070ea:	3708      	adds	r7, #8
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68da      	ldr	r2, [r3, #12]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007102:	b292      	uxth	r2, r2
 8007104:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710a:	1c9a      	adds	r2, r3, #2
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29a      	uxth	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d102      	bne.n	8007134 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fa44 	bl	80075bc <SPI_CloseRx_ISR>
  }
}
 8007134:	bf00      	nop
 8007136:	3708      	adds	r7, #8
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	330c      	adds	r3, #12
 800714e:	7812      	ldrb	r2, [r2, #0]
 8007150:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	1c5a      	adds	r2, r3, #1
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007160:	b29b      	uxth	r3, r3
 8007162:	3b01      	subs	r3, #1
 8007164:	b29a      	uxth	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800716e:	b29b      	uxth	r3, r3
 8007170:	2b00      	cmp	r3, #0
 8007172:	d102      	bne.n	800717a <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 fa51 	bl	800761c <SPI_CloseTx_ISR>
  }
}
 800717a:	bf00      	nop
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b082      	sub	sp, #8
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	881a      	ldrh	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719a:	1c9a      	adds	r2, r3, #2
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	3b01      	subs	r3, #1
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d102      	bne.n	80071be <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fa2f 	bl	800761c <SPI_CloseTx_ISR>
  }
}
 80071be:	bf00      	nop
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
	...

080071c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	4613      	mov	r3, r2
 80071d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80071d8:	f7fb fb4e 	bl	8002878 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e0:	1a9b      	subs	r3, r3, r2
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	4413      	add	r3, r2
 80071e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071e8:	f7fb fb46 	bl	8002878 <HAL_GetTick>
 80071ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071ee:	4b39      	ldr	r3, [pc, #228]	; (80072d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	015b      	lsls	r3, r3, #5
 80071f4:	0d1b      	lsrs	r3, r3, #20
 80071f6:	69fa      	ldr	r2, [r7, #28]
 80071f8:	fb02 f303 	mul.w	r3, r2, r3
 80071fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071fe:	e054      	b.n	80072aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007206:	d050      	beq.n	80072aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007208:	f7fb fb36 	bl	8002878 <HAL_GetTick>
 800720c:	4602      	mov	r2, r0
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	1ad3      	subs	r3, r2, r3
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	429a      	cmp	r2, r3
 8007216:	d902      	bls.n	800721e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d13d      	bne.n	800729a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800722c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007236:	d111      	bne.n	800725c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007240:	d004      	beq.n	800724c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800724a:	d107      	bne.n	800725c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800725a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007264:	d10f      	bne.n	8007286 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007284:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e017      	b.n	80072ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d101      	bne.n	80072a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	3b01      	subs	r3, #1
 80072a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689a      	ldr	r2, [r3, #8]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	4013      	ands	r3, r2
 80072b4:	68ba      	ldr	r2, [r7, #8]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	bf0c      	ite	eq
 80072ba:	2301      	moveq	r3, #1
 80072bc:	2300      	movne	r3, #0
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	461a      	mov	r2, r3
 80072c2:	79fb      	ldrb	r3, [r7, #7]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d19b      	bne.n	8007200 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3720      	adds	r7, #32
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	20000010 	.word	0x20000010

080072d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b088      	sub	sp, #32
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
 80072e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80072e6:	f7fb fac7 	bl	8002878 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ee:	1a9b      	subs	r3, r3, r2
 80072f0:	683a      	ldr	r2, [r7, #0]
 80072f2:	4413      	add	r3, r2
 80072f4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072f6:	f7fb fabf 	bl	8002878 <HAL_GetTick>
 80072fa:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80072fc:	4b3e      	ldr	r3, [pc, #248]	; (80073f8 <SPI_WaitFifoStateUntilTimeout+0x120>)
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	4613      	mov	r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	00da      	lsls	r2, r3, #3
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	0d1b      	lsrs	r3, r3, #20
 800730c:	69fa      	ldr	r2, [r7, #28]
 800730e:	fb02 f303 	mul.w	r3, r2, r3
 8007312:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8007314:	e062      	b.n	80073dc <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800731c:	d109      	bne.n	8007332 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d106      	bne.n	8007332 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	330c      	adds	r3, #12
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	b2db      	uxtb	r3, r3
 800732e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007330:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007338:	d050      	beq.n	80073dc <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800733a:	f7fb fa9d 	bl	8002878 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	429a      	cmp	r2, r3
 8007348:	d902      	bls.n	8007350 <SPI_WaitFifoStateUntilTimeout+0x78>
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d13d      	bne.n	80073cc <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800735e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007368:	d111      	bne.n	800738e <SPI_WaitFifoStateUntilTimeout+0xb6>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007372:	d004      	beq.n	800737e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800737c:	d107      	bne.n	800738e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800738c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007396:	d10f      	bne.n	80073b8 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e010      	b.n	80073ee <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	3b01      	subs	r3, #1
 80073da:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689a      	ldr	r2, [r3, #8]
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	4013      	ands	r3, r2
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d194      	bne.n	8007316 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3720      	adds	r7, #32
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20000010 	.word	0x20000010

080073fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b086      	sub	sp, #24
 8007400:	af02      	add	r7, sp, #8
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007410:	d111      	bne.n	8007436 <SPI_EndRxTransaction+0x3a>
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800741a:	d004      	beq.n	8007426 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007424:	d107      	bne.n	8007436 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007434:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2200      	movs	r2, #0
 800743e:	2180      	movs	r1, #128	; 0x80
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff fec1 	bl	80071c8 <SPI_WaitFlagStateUntilTimeout>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d007      	beq.n	800745c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007450:	f043 0220 	orr.w	r2, r3, #32
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007458:	2303      	movs	r3, #3
 800745a:	e023      	b.n	80074a4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007464:	d11d      	bne.n	80074a2 <SPI_EndRxTransaction+0xa6>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800746e:	d004      	beq.n	800747a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007478:	d113      	bne.n	80074a2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2200      	movs	r2, #0
 8007482:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f7ff ff26 	bl	80072d8 <SPI_WaitFifoStateUntilTimeout>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d007      	beq.n	80074a2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007496:	f043 0220 	orr.w	r2, r3, #32
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e000      	b.n	80074a4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80074a2:	2300      	movs	r3, #0
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af02      	add	r7, sp, #8
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	2200      	movs	r2, #0
 80074c0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f7ff ff07 	bl	80072d8 <SPI_WaitFifoStateUntilTimeout>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d007      	beq.n	80074e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074d4:	f043 0220 	orr.w	r2, r3, #32
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e027      	b.n	8007530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	2200      	movs	r2, #0
 80074e8:	2180      	movs	r1, #128	; 0x80
 80074ea:	68f8      	ldr	r0, [r7, #12]
 80074ec:	f7ff fe6c 	bl	80071c8 <SPI_WaitFlagStateUntilTimeout>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d007      	beq.n	8007506 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fa:	f043 0220 	orr.w	r2, r3, #32
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e014      	b.n	8007530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	9300      	str	r3, [sp, #0]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2200      	movs	r2, #0
 800750e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f7ff fee0 	bl	80072d8 <SPI_WaitFifoStateUntilTimeout>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d007      	beq.n	800752e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007522:	f043 0220 	orr.w	r2, r3, #32
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e000      	b.n	8007530 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007540:	f7fb f99a 	bl	8002878 <HAL_GetTick>
 8007544:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 0220 	bic.w	r2, r2, #32
 8007554:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007556:	68fa      	ldr	r2, [r7, #12]
 8007558:	2164      	movs	r1, #100	; 0x64
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff ffa6 	bl	80074ac <SPI_EndRxTxTransaction>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800756a:	f043 0220 	orr.w	r2, r3, #32
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007576:	2b00      	cmp	r3, #0
 8007578:	d115      	bne.n	80075a6 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007580:	b2db      	uxtb	r3, r3
 8007582:	2b04      	cmp	r3, #4
 8007584:	d107      	bne.n	8007596 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f003 fd02 	bl	800af98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007594:	e00e      	b.n	80075b4 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7ff fc4a 	bl	8006e38 <HAL_SPI_TxRxCpltCallback>
}
 80075a4:	e006      	b.n	80075b4 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2201      	movs	r2, #1
 80075aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff fc4c 	bl	8006e4c <HAL_SPI_ErrorCallback>
}
 80075b4:	bf00      	nop
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685a      	ldr	r2, [r3, #4]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80075d2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80075d4:	f7fb f950 	bl	8002878 <HAL_GetTick>
 80075d8:	4603      	mov	r3, r0
 80075da:	461a      	mov	r2, r3
 80075dc:	2164      	movs	r1, #100	; 0x64
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7ff ff0c 	bl	80073fc <SPI_EndRxTransaction>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d005      	beq.n	80075f6 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075ee:	f043 0220 	orr.w	r2, r3, #32
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007602:	2b00      	cmp	r3, #0
 8007604:	d103      	bne.n	800760e <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f003 fcc6 	bl	800af98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800760c:	e002      	b.n	8007614 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f7ff fc1c 	bl	8006e4c <HAL_SPI_ErrorCallback>
}
 8007614:	bf00      	nop
 8007616:	3708      	adds	r7, #8
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007624:	f7fb f928 	bl	8002878 <HAL_GetTick>
 8007628:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685a      	ldr	r2, [r3, #4]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007638:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	2164      	movs	r1, #100	; 0x64
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff ff34 	bl	80074ac <SPI_EndRxTxTransaction>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800764e:	f043 0220 	orr.w	r2, r3, #32
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10a      	bne.n	8007674 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800765e:	2300      	movs	r3, #0
 8007660:	60bb      	str	r3, [r7, #8]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	60bb      	str	r3, [r7, #8]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	60bb      	str	r3, [r7, #8]
 8007672:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f7ff fbe1 	bl	8006e4c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800768a:	e002      	b.n	8007692 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f003 fc97 	bl	800afc0 <HAL_SPI_TxCpltCallback>
}
 8007692:	bf00      	nop
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b082      	sub	sp, #8
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d101      	bne.n	80076ac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	e049      	b.n	8007740 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d106      	bne.n	80076c6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f7fa fd75 	bl	80021b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2202      	movs	r2, #2
 80076ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	3304      	adds	r3, #4
 80076d6:	4619      	mov	r1, r3
 80076d8:	4610      	mov	r0, r2
 80076da:	f000 f9ed 	bl	8007ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2201      	movs	r2, #1
 80076f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2201      	movs	r2, #1
 8007702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2201      	movs	r2, #1
 800770a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2201      	movs	r2, #1
 8007712:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3708      	adds	r7, #8
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d001      	beq.n	8007760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e04f      	b.n	8007800 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a23      	ldr	r2, [pc, #140]	; (800780c <HAL_TIM_Base_Start_IT+0xc4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d01d      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800778a:	d018      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a1f      	ldr	r2, [pc, #124]	; (8007810 <HAL_TIM_Base_Start_IT+0xc8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d013      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a1e      	ldr	r2, [pc, #120]	; (8007814 <HAL_TIM_Base_Start_IT+0xcc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d00e      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a1c      	ldr	r2, [pc, #112]	; (8007818 <HAL_TIM_Base_Start_IT+0xd0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d009      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a1b      	ldr	r2, [pc, #108]	; (800781c <HAL_TIM_Base_Start_IT+0xd4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d004      	beq.n	80077be <HAL_TIM_Base_Start_IT+0x76>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a19      	ldr	r2, [pc, #100]	; (8007820 <HAL_TIM_Base_Start_IT+0xd8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d115      	bne.n	80077ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689a      	ldr	r2, [r3, #8]
 80077c4:	4b17      	ldr	r3, [pc, #92]	; (8007824 <HAL_TIM_Base_Start_IT+0xdc>)
 80077c6:	4013      	ands	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b06      	cmp	r3, #6
 80077ce:	d015      	beq.n	80077fc <HAL_TIM_Base_Start_IT+0xb4>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077d6:	d011      	beq.n	80077fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f042 0201 	orr.w	r2, r2, #1
 80077e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077e8:	e008      	b.n	80077fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f042 0201 	orr.w	r2, r2, #1
 80077f8:	601a      	str	r2, [r3, #0]
 80077fa:	e000      	b.n	80077fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	40012c00 	.word	0x40012c00
 8007810:	40000400 	.word	0x40000400
 8007814:	40000800 	.word	0x40000800
 8007818:	40000c00 	.word	0x40000c00
 800781c:	40013400 	.word	0x40013400
 8007820:	40014000 	.word	0x40014000
 8007824:	00010007 	.word	0x00010007

08007828 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b02      	cmp	r3, #2
 800783c:	d122      	bne.n	8007884 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b02      	cmp	r3, #2
 800784a:	d11b      	bne.n	8007884 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f06f 0202 	mvn.w	r2, #2
 8007854:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	f003 0303 	and.w	r3, r3, #3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 f905 	bl	8007a7a <HAL_TIM_IC_CaptureCallback>
 8007870:	e005      	b.n	800787e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f8f7 	bl	8007a66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 f908 	bl	8007a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0304 	and.w	r3, r3, #4
 800788e:	2b04      	cmp	r3, #4
 8007890:	d122      	bne.n	80078d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b04      	cmp	r3, #4
 800789e:	d11b      	bne.n	80078d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f06f 0204 	mvn.w	r2, #4
 80078a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2202      	movs	r2, #2
 80078ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d003      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f8db 	bl	8007a7a <HAL_TIM_IC_CaptureCallback>
 80078c4:	e005      	b.n	80078d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 f8cd 	bl	8007a66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f8de 	bl	8007a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	d122      	bne.n	800792c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	2b08      	cmp	r3, #8
 80078f2:	d11b      	bne.n	800792c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f06f 0208 	mvn.w	r2, #8
 80078fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2204      	movs	r2, #4
 8007902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	f003 0303 	and.w	r3, r3, #3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d003      	beq.n	800791a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f8b1 	bl	8007a7a <HAL_TIM_IC_CaptureCallback>
 8007918:	e005      	b.n	8007926 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f8a3 	bl	8007a66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f8b4 	bl	8007a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	f003 0310 	and.w	r3, r3, #16
 8007936:	2b10      	cmp	r3, #16
 8007938:	d122      	bne.n	8007980 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f003 0310 	and.w	r3, r3, #16
 8007944:	2b10      	cmp	r3, #16
 8007946:	d11b      	bne.n	8007980 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f06f 0210 	mvn.w	r2, #16
 8007950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2208      	movs	r2, #8
 8007956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	69db      	ldr	r3, [r3, #28]
 800795e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007962:	2b00      	cmp	r3, #0
 8007964:	d003      	beq.n	800796e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f887 	bl	8007a7a <HAL_TIM_IC_CaptureCallback>
 800796c:	e005      	b.n	800797a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f879 	bl	8007a66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f88a 	bl	8007a8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	f003 0301 	and.w	r3, r3, #1
 800798a:	2b01      	cmp	r3, #1
 800798c:	d10e      	bne.n	80079ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	2b01      	cmp	r3, #1
 800799a:	d107      	bne.n	80079ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f06f 0201 	mvn.w	r2, #1
 80079a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7fa f80a 	bl	80019c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b6:	2b80      	cmp	r3, #128	; 0x80
 80079b8:	d10e      	bne.n	80079d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079c4:	2b80      	cmp	r3, #128	; 0x80
 80079c6:	d107      	bne.n	80079d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f99c 	bl	8007d10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079e6:	d10e      	bne.n	8007a06 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f2:	2b80      	cmp	r3, #128	; 0x80
 80079f4:	d107      	bne.n	8007a06 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80079fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 f98f 	bl	8007d24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a10:	2b40      	cmp	r3, #64	; 0x40
 8007a12:	d10e      	bne.n	8007a32 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a1e:	2b40      	cmp	r3, #64	; 0x40
 8007a20:	d107      	bne.n	8007a32 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f838 	bl	8007aa2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	691b      	ldr	r3, [r3, #16]
 8007a38:	f003 0320 	and.w	r3, r3, #32
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	d10e      	bne.n	8007a5e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	f003 0320 	and.w	r3, r3, #32
 8007a4a:	2b20      	cmp	r3, #32
 8007a4c:	d107      	bne.n	8007a5e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f06f 0220 	mvn.w	r2, #32
 8007a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f94f 	bl	8007cfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a5e:	bf00      	nop
 8007a60:	3708      	adds	r7, #8
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007aaa:	bf00      	nop
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr
	...

08007ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a40      	ldr	r2, [pc, #256]	; (8007bcc <TIM_Base_SetConfig+0x114>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d013      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ad6:	d00f      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a3d      	ldr	r2, [pc, #244]	; (8007bd0 <TIM_Base_SetConfig+0x118>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00b      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a3c      	ldr	r2, [pc, #240]	; (8007bd4 <TIM_Base_SetConfig+0x11c>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d007      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a3b      	ldr	r2, [pc, #236]	; (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_Base_SetConfig+0x40>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a3a      	ldr	r2, [pc, #232]	; (8007bdc <TIM_Base_SetConfig+0x124>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d108      	bne.n	8007b0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007afe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a2f      	ldr	r2, [pc, #188]	; (8007bcc <TIM_Base_SetConfig+0x114>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d01f      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b18:	d01b      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a2c      	ldr	r2, [pc, #176]	; (8007bd0 <TIM_Base_SetConfig+0x118>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d017      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a2b      	ldr	r2, [pc, #172]	; (8007bd4 <TIM_Base_SetConfig+0x11c>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d013      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a2a      	ldr	r2, [pc, #168]	; (8007bd8 <TIM_Base_SetConfig+0x120>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d00f      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a29      	ldr	r2, [pc, #164]	; (8007bdc <TIM_Base_SetConfig+0x124>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d00b      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a28      	ldr	r2, [pc, #160]	; (8007be0 <TIM_Base_SetConfig+0x128>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d007      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a27      	ldr	r2, [pc, #156]	; (8007be4 <TIM_Base_SetConfig+0x12c>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d003      	beq.n	8007b52 <TIM_Base_SetConfig+0x9a>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a26      	ldr	r2, [pc, #152]	; (8007be8 <TIM_Base_SetConfig+0x130>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d108      	bne.n	8007b64 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	689a      	ldr	r2, [r3, #8]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a10      	ldr	r2, [pc, #64]	; (8007bcc <TIM_Base_SetConfig+0x114>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d00f      	beq.n	8007bb0 <TIM_Base_SetConfig+0xf8>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a12      	ldr	r2, [pc, #72]	; (8007bdc <TIM_Base_SetConfig+0x124>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d00b      	beq.n	8007bb0 <TIM_Base_SetConfig+0xf8>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a11      	ldr	r2, [pc, #68]	; (8007be0 <TIM_Base_SetConfig+0x128>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d007      	beq.n	8007bb0 <TIM_Base_SetConfig+0xf8>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a10      	ldr	r2, [pc, #64]	; (8007be4 <TIM_Base_SetConfig+0x12c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d003      	beq.n	8007bb0 <TIM_Base_SetConfig+0xf8>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a0f      	ldr	r2, [pc, #60]	; (8007be8 <TIM_Base_SetConfig+0x130>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d103      	bne.n	8007bb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	691a      	ldr	r2, [r3, #16]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	615a      	str	r2, [r3, #20]
}
 8007bbe:	bf00      	nop
 8007bc0:	3714      	adds	r7, #20
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	40012c00 	.word	0x40012c00
 8007bd0:	40000400 	.word	0x40000400
 8007bd4:	40000800 	.word	0x40000800
 8007bd8:	40000c00 	.word	0x40000c00
 8007bdc:	40013400 	.word	0x40013400
 8007be0:	40014000 	.word	0x40014000
 8007be4:	40014400 	.word	0x40014400
 8007be8:	40014800 	.word	0x40014800

08007bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d101      	bne.n	8007c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c00:	2302      	movs	r3, #2
 8007c02:	e068      	b.n	8007cd6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a2e      	ldr	r2, [pc, #184]	; (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d004      	beq.n	8007c38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a2d      	ldr	r2, [pc, #180]	; (8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d108      	bne.n	8007c4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a1e      	ldr	r2, [pc, #120]	; (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d01d      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c76:	d018      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a1b      	ldr	r2, [pc, #108]	; (8007cec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d013      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a1a      	ldr	r2, [pc, #104]	; (8007cf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d00e      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a18      	ldr	r2, [pc, #96]	; (8007cf4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d009      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a13      	ldr	r2, [pc, #76]	; (8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d004      	beq.n	8007caa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a14      	ldr	r2, [pc, #80]	; (8007cf8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d10c      	bne.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68ba      	ldr	r2, [r7, #8]
 8007cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	40012c00 	.word	0x40012c00
 8007ce8:	40013400 	.word	0x40013400
 8007cec:	40000400 	.word	0x40000400
 8007cf0:	40000800 	.word	0x40000800
 8007cf4:	40000c00 	.word	0x40000c00
 8007cf8:	40014000 	.word	0x40014000

08007cfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e040      	b.n	8007dcc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d106      	bne.n	8007d60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f7fa fa4e 	bl	80021fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2224      	movs	r2, #36	; 0x24
 8007d64:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0201 	bic.w	r2, r2, #1
 8007d74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fb26 	bl	80083c8 <UART_SetConfig>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e022      	b.n	8007dcc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fdd4 	bl	800893c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007da2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689a      	ldr	r2, [r3, #8]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007db2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f042 0201 	orr.w	r2, r2, #1
 8007dc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 fe5b 	bl	8008a80 <UART_CheckIdleState>
 8007dca:	4603      	mov	r3, r0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3708      	adds	r7, #8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b08a      	sub	sp, #40	; 0x28
 8007dd8:	af02      	add	r7, sp, #8
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	603b      	str	r3, [r7, #0]
 8007de0:	4613      	mov	r3, r2
 8007de2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007de8:	2b20      	cmp	r3, #32
 8007dea:	f040 8082 	bne.w	8007ef2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <HAL_UART_Transmit+0x26>
 8007df4:	88fb      	ldrh	r3, [r7, #6]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e07a      	b.n	8007ef4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d101      	bne.n	8007e0c <HAL_UART_Transmit+0x38>
 8007e08:	2302      	movs	r3, #2
 8007e0a:	e073      	b.n	8007ef4 <HAL_UART_Transmit+0x120>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2221      	movs	r2, #33	; 0x21
 8007e20:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e22:	f7fa fd29 	bl	8002878 <HAL_GetTick>
 8007e26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	88fa      	ldrh	r2, [r7, #6]
 8007e2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	88fa      	ldrh	r2, [r7, #6]
 8007e34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e40:	d108      	bne.n	8007e54 <HAL_UART_Transmit+0x80>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d104      	bne.n	8007e54 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	61bb      	str	r3, [r7, #24]
 8007e52:	e003      	b.n	8007e5c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007e64:	e02d      	b.n	8007ec2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2180      	movs	r1, #128	; 0x80
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 fe4e 	bl	8008b12 <UART_WaitOnFlagUntilTimeout>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d001      	beq.n	8007e80 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	e039      	b.n	8007ef4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10b      	bne.n	8007e9e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	881a      	ldrh	r2, [r3, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e92:	b292      	uxth	r2, r2
 8007e94:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	3302      	adds	r3, #2
 8007e9a:	61bb      	str	r3, [r7, #24]
 8007e9c:	e008      	b.n	8007eb0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e9e:	69fb      	ldr	r3, [r7, #28]
 8007ea0:	781a      	ldrb	r2, [r3, #0]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	b292      	uxth	r2, r2
 8007ea8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	3301      	adds	r3, #1
 8007eae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d1cb      	bne.n	8007e66 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2140      	movs	r1, #64	; 0x40
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 fe1a 	bl	8008b12 <UART_WaitOnFlagUntilTimeout>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e005      	b.n	8007ef4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2220      	movs	r2, #32
 8007eec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	e000      	b.n	8007ef4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8007ef2:	2302      	movs	r3, #2
  }
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3720      	adds	r7, #32
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	4613      	mov	r3, r2
 8007f08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f0e:	2b20      	cmp	r3, #32
 8007f10:	d131      	bne.n	8007f76 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d002      	beq.n	8007f1e <HAL_UART_Receive_IT+0x22>
 8007f18:	88fb      	ldrh	r3, [r7, #6]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d101      	bne.n	8007f22 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e02a      	b.n	8007f78 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_UART_Receive_IT+0x34>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e023      	b.n	8007f78 <HAL_UART_Receive_IT+0x7c>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a0f      	ldr	r2, [pc, #60]	; (8007f80 <HAL_UART_Receive_IT+0x84>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00e      	beq.n	8007f66 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d007      	beq.n	8007f66 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007f64:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007f66:	88fb      	ldrh	r3, [r7, #6]
 8007f68:	461a      	mov	r2, r3
 8007f6a:	68b9      	ldr	r1, [r7, #8]
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 fe4d 	bl	8008c0c <UART_Start_Receive_IT>
 8007f72:	4603      	mov	r3, r0
 8007f74:	e000      	b.n	8007f78 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8007f76:	2302      	movs	r3, #2
  }
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3710      	adds	r7, #16
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	40008000 	.word	0x40008000

08007f84 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b088      	sub	sp, #32
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fa4:	69fa      	ldr	r2, [r7, #28]
 8007fa6:	f640 030f 	movw	r3, #2063	; 0x80f
 8007faa:	4013      	ands	r3, r2
 8007fac:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d113      	bne.n	8007fdc <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	f003 0320 	and.w	r3, r3, #32
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00e      	beq.n	8007fdc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	f003 0320 	and.w	r3, r3, #32
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d009      	beq.n	8007fdc <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 81cf 	beq.w	8008370 <HAL_UART_IRQHandler+0x3ec>
      {
        huart->RxISR(huart);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	4798      	blx	r3
      }
      return;
 8007fda:	e1c9      	b.n	8008370 <HAL_UART_IRQHandler+0x3ec>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 80e8 	beq.w	80081b4 <HAL_UART_IRQHandler+0x230>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d105      	bne.n	8007ffa <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007fee:	69ba      	ldr	r2, [r7, #24]
 8007ff0:	4b6e      	ldr	r3, [pc, #440]	; (80081ac <HAL_UART_IRQHandler+0x228>)
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 80dd 	beq.w	80081b4 <HAL_UART_IRQHandler+0x230>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d010      	beq.n	8008026 <HAL_UART_IRQHandler+0xa2>
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00b      	beq.n	8008026 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2201      	movs	r2, #1
 8008014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800801c:	f043 0201 	orr.w	r2, r3, #1
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	f003 0302 	and.w	r3, r3, #2
 800802c:	2b00      	cmp	r3, #0
 800802e:	d010      	beq.n	8008052 <HAL_UART_IRQHandler+0xce>
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00b      	beq.n	8008052 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2202      	movs	r2, #2
 8008040:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008048:	f043 0204 	orr.w	r2, r3, #4
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b00      	cmp	r3, #0
 800805a:	d010      	beq.n	800807e <HAL_UART_IRQHandler+0xfa>
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2204      	movs	r2, #4
 800806c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008074:	f043 0202 	orr.w	r2, r3, #2
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	f003 0308 	and.w	r3, r3, #8
 8008084:	2b00      	cmp	r3, #0
 8008086:	d015      	beq.n	80080b4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	f003 0320 	and.w	r3, r3, #32
 800808e:	2b00      	cmp	r3, #0
 8008090:	d104      	bne.n	800809c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00b      	beq.n	80080b4 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2208      	movs	r2, #8
 80080a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080aa:	f043 0208 	orr.w	r2, r3, #8
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d011      	beq.n	80080e2 <HAL_UART_IRQHandler+0x15e>
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00c      	beq.n	80080e2 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080d8:	f043 0220 	orr.w	r2, r3, #32
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8143 	beq.w	8008374 <HAL_UART_IRQHandler+0x3f0>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	f003 0320 	and.w	r3, r3, #32
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00c      	beq.n	8008112 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	f003 0320 	and.w	r3, r3, #32
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d007      	beq.n	8008112 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008118:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008124:	2b40      	cmp	r3, #64	; 0x40
 8008126:	d004      	beq.n	8008132 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800812e:	2b00      	cmp	r3, #0
 8008130:	d031      	beq.n	8008196 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fdf2 	bl	8008d1c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008142:	2b40      	cmp	r3, #64	; 0x40
 8008144:	d123      	bne.n	800818e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	689a      	ldr	r2, [r3, #8]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008154:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800815a:	2b00      	cmp	r3, #0
 800815c:	d013      	beq.n	8008186 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008162:	4a13      	ldr	r2, [pc, #76]	; (80081b0 <HAL_UART_IRQHandler+0x22c>)
 8008164:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800816a:	4618      	mov	r0, r3
 800816c:	f7fa fe12 	bl	8002d94 <HAL_DMA_Abort_IT>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d017      	beq.n	80081a6 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800817a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008180:	4610      	mov	r0, r2
 8008182:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008184:	e00f      	b.n	80081a6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f908 	bl	800839c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800818c:	e00b      	b.n	80081a6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f904 	bl	800839c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008194:	e007      	b.n	80081a6 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f900 	bl	800839c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80081a4:	e0e6      	b.n	8008374 <HAL_UART_IRQHandler+0x3f0>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a6:	bf00      	nop
    return;
 80081a8:	e0e4      	b.n	8008374 <HAL_UART_IRQHandler+0x3f0>
 80081aa:	bf00      	nop
 80081ac:	04000120 	.word	0x04000120
 80081b0:	08008d7b 	.word	0x08008d7b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	f040 80a5 	bne.w	8008308 <HAL_UART_IRQHandler+0x384>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	f003 0310 	and.w	r3, r3, #16
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 809f 	beq.w	8008308 <HAL_UART_IRQHandler+0x384>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	f003 0310 	and.w	r3, r3, #16
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f000 8099 	beq.w	8008308 <HAL_UART_IRQHandler+0x384>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2210      	movs	r2, #16
 80081dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e8:	2b40      	cmp	r3, #64	; 0x40
 80081ea:	d154      	bne.n	8008296 <HAL_UART_IRQHandler+0x312>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80081f6:	893b      	ldrh	r3, [r7, #8]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 80bd 	beq.w	8008378 <HAL_UART_IRQHandler+0x3f4>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008204:	893a      	ldrh	r2, [r7, #8]
 8008206:	429a      	cmp	r2, r3
 8008208:	f080 80b6 	bcs.w	8008378 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	893a      	ldrh	r2, [r7, #8]
 8008210:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 0320 	and.w	r3, r3, #32
 8008220:	2b00      	cmp	r3, #0
 8008222:	d12a      	bne.n	800827a <HAL_UART_IRQHandler+0x2f6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008232:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	689a      	ldr	r2, [r3, #8]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f022 0201 	bic.w	r2, r2, #1
 8008242:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008252:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 0210 	bic.w	r2, r2, #16
 800826e:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008274:	4618      	mov	r0, r3
 8008276:	f7fa fd4f 	bl	8002d18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008286:	b29b      	uxth	r3, r3
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	b29b      	uxth	r3, r3
 800828c:	4619      	mov	r1, r3
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f88e 	bl	80083b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008294:	e070      	b.n	8008378 <HAL_UART_IRQHandler+0x3f4>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d063      	beq.n	800837c <HAL_UART_IRQHandler+0x3f8>
          &&(nb_rx_data > 0U) )
 80082b4:	897b      	ldrh	r3, [r7, #10]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d060      	beq.n	800837c <HAL_UART_IRQHandler+0x3f8>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80082c8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	689a      	ldr	r2, [r3, #8]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0201 	bic.w	r2, r2, #1
 80082d8:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2220      	movs	r2, #32
 80082de:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f022 0210 	bic.w	r2, r2, #16
 80082fa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80082fc:	897b      	ldrh	r3, [r7, #10]
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 f855 	bl	80083b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008306:	e039      	b.n	800837c <HAL_UART_IRQHandler+0x3f8>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00d      	beq.n	800832e <HAL_UART_IRQHandler+0x3aa>
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008318:	2b00      	cmp	r3, #0
 800831a:	d008      	beq.n	800832e <HAL_UART_IRQHandler+0x3aa>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008324:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 fe2e 	bl	8008f88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800832c:	e029      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00d      	beq.n	8008354 <HAL_UART_IRQHandler+0x3d0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800833e:	2b00      	cmp	r3, #0
 8008340:	d008      	beq.n	8008354 <HAL_UART_IRQHandler+0x3d0>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008346:	2b00      	cmp	r3, #0
 8008348:	d01a      	beq.n	8008380 <HAL_UART_IRQHandler+0x3fc>
    {
      huart->TxISR(huart);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	4798      	blx	r3
    }
    return;
 8008352:	e015      	b.n	8008380 <HAL_UART_IRQHandler+0x3fc>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835a:	2b00      	cmp	r3, #0
 800835c:	d011      	beq.n	8008382 <HAL_UART_IRQHandler+0x3fe>
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00c      	beq.n	8008382 <HAL_UART_IRQHandler+0x3fe>
  {
    UART_EndTransmit_IT(huart);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fd1c 	bl	8008da6 <UART_EndTransmit_IT>
    return;
 800836e:	e008      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
      return;
 8008370:	bf00      	nop
 8008372:	e006      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
    return;
 8008374:	bf00      	nop
 8008376:	e004      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
      return;
 8008378:	bf00      	nop
 800837a:	e002      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
      return;
 800837c:	bf00      	nop
 800837e:	e000      	b.n	8008382 <HAL_UART_IRQHandler+0x3fe>
    return;
 8008380:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008382:	3720      	adds	r7, #32
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008390:	bf00      	nop
 8008392:	370c      	adds	r7, #12
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80083a4:	bf00      	nop
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083cc:	b08a      	sub	sp, #40	; 0x28
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	431a      	orrs	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	695b      	ldr	r3, [r3, #20]
 80083e6:	431a      	orrs	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	4ba4      	ldr	r3, [pc, #656]	; (8008688 <UART_SetConfig+0x2c0>)
 80083f8:	4013      	ands	r3, r2
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	6812      	ldr	r2, [r2, #0]
 80083fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008400:	430b      	orrs	r3, r1
 8008402:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	68da      	ldr	r2, [r3, #12]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	430a      	orrs	r2, r1
 8008418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a99      	ldr	r2, [pc, #612]	; (800868c <UART_SetConfig+0x2c4>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d004      	beq.n	8008434 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008430:	4313      	orrs	r3, r2
 8008432:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008444:	430a      	orrs	r2, r1
 8008446:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a90      	ldr	r2, [pc, #576]	; (8008690 <UART_SetConfig+0x2c8>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d126      	bne.n	80084a0 <UART_SetConfig+0xd8>
 8008452:	4b90      	ldr	r3, [pc, #576]	; (8008694 <UART_SetConfig+0x2cc>)
 8008454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008458:	f003 0303 	and.w	r3, r3, #3
 800845c:	2b03      	cmp	r3, #3
 800845e:	d81b      	bhi.n	8008498 <UART_SetConfig+0xd0>
 8008460:	a201      	add	r2, pc, #4	; (adr r2, 8008468 <UART_SetConfig+0xa0>)
 8008462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008466:	bf00      	nop
 8008468:	08008479 	.word	0x08008479
 800846c:	08008489 	.word	0x08008489
 8008470:	08008481 	.word	0x08008481
 8008474:	08008491 	.word	0x08008491
 8008478:	2301      	movs	r3, #1
 800847a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800847e:	e116      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008480:	2302      	movs	r3, #2
 8008482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008486:	e112      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008488:	2304      	movs	r3, #4
 800848a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800848e:	e10e      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008490:	2308      	movs	r3, #8
 8008492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008496:	e10a      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008498:	2310      	movs	r3, #16
 800849a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800849e:	e106      	b.n	80086ae <UART_SetConfig+0x2e6>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a7c      	ldr	r2, [pc, #496]	; (8008698 <UART_SetConfig+0x2d0>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d138      	bne.n	800851c <UART_SetConfig+0x154>
 80084aa:	4b7a      	ldr	r3, [pc, #488]	; (8008694 <UART_SetConfig+0x2cc>)
 80084ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b0:	f003 030c 	and.w	r3, r3, #12
 80084b4:	2b0c      	cmp	r3, #12
 80084b6:	d82d      	bhi.n	8008514 <UART_SetConfig+0x14c>
 80084b8:	a201      	add	r2, pc, #4	; (adr r2, 80084c0 <UART_SetConfig+0xf8>)
 80084ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084be:	bf00      	nop
 80084c0:	080084f5 	.word	0x080084f5
 80084c4:	08008515 	.word	0x08008515
 80084c8:	08008515 	.word	0x08008515
 80084cc:	08008515 	.word	0x08008515
 80084d0:	08008505 	.word	0x08008505
 80084d4:	08008515 	.word	0x08008515
 80084d8:	08008515 	.word	0x08008515
 80084dc:	08008515 	.word	0x08008515
 80084e0:	080084fd 	.word	0x080084fd
 80084e4:	08008515 	.word	0x08008515
 80084e8:	08008515 	.word	0x08008515
 80084ec:	08008515 	.word	0x08008515
 80084f0:	0800850d 	.word	0x0800850d
 80084f4:	2300      	movs	r3, #0
 80084f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80084fa:	e0d8      	b.n	80086ae <UART_SetConfig+0x2e6>
 80084fc:	2302      	movs	r3, #2
 80084fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008502:	e0d4      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008504:	2304      	movs	r3, #4
 8008506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800850a:	e0d0      	b.n	80086ae <UART_SetConfig+0x2e6>
 800850c:	2308      	movs	r3, #8
 800850e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008512:	e0cc      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008514:	2310      	movs	r3, #16
 8008516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800851a:	e0c8      	b.n	80086ae <UART_SetConfig+0x2e6>
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a5e      	ldr	r2, [pc, #376]	; (800869c <UART_SetConfig+0x2d4>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d125      	bne.n	8008572 <UART_SetConfig+0x1aa>
 8008526:	4b5b      	ldr	r3, [pc, #364]	; (8008694 <UART_SetConfig+0x2cc>)
 8008528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800852c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008530:	2b30      	cmp	r3, #48	; 0x30
 8008532:	d016      	beq.n	8008562 <UART_SetConfig+0x19a>
 8008534:	2b30      	cmp	r3, #48	; 0x30
 8008536:	d818      	bhi.n	800856a <UART_SetConfig+0x1a2>
 8008538:	2b20      	cmp	r3, #32
 800853a:	d00a      	beq.n	8008552 <UART_SetConfig+0x18a>
 800853c:	2b20      	cmp	r3, #32
 800853e:	d814      	bhi.n	800856a <UART_SetConfig+0x1a2>
 8008540:	2b00      	cmp	r3, #0
 8008542:	d002      	beq.n	800854a <UART_SetConfig+0x182>
 8008544:	2b10      	cmp	r3, #16
 8008546:	d008      	beq.n	800855a <UART_SetConfig+0x192>
 8008548:	e00f      	b.n	800856a <UART_SetConfig+0x1a2>
 800854a:	2300      	movs	r3, #0
 800854c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008550:	e0ad      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008552:	2302      	movs	r3, #2
 8008554:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008558:	e0a9      	b.n	80086ae <UART_SetConfig+0x2e6>
 800855a:	2304      	movs	r3, #4
 800855c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008560:	e0a5      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008562:	2308      	movs	r3, #8
 8008564:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008568:	e0a1      	b.n	80086ae <UART_SetConfig+0x2e6>
 800856a:	2310      	movs	r3, #16
 800856c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008570:	e09d      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a4a      	ldr	r2, [pc, #296]	; (80086a0 <UART_SetConfig+0x2d8>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d125      	bne.n	80085c8 <UART_SetConfig+0x200>
 800857c:	4b45      	ldr	r3, [pc, #276]	; (8008694 <UART_SetConfig+0x2cc>)
 800857e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008582:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008586:	2bc0      	cmp	r3, #192	; 0xc0
 8008588:	d016      	beq.n	80085b8 <UART_SetConfig+0x1f0>
 800858a:	2bc0      	cmp	r3, #192	; 0xc0
 800858c:	d818      	bhi.n	80085c0 <UART_SetConfig+0x1f8>
 800858e:	2b80      	cmp	r3, #128	; 0x80
 8008590:	d00a      	beq.n	80085a8 <UART_SetConfig+0x1e0>
 8008592:	2b80      	cmp	r3, #128	; 0x80
 8008594:	d814      	bhi.n	80085c0 <UART_SetConfig+0x1f8>
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <UART_SetConfig+0x1d8>
 800859a:	2b40      	cmp	r3, #64	; 0x40
 800859c:	d008      	beq.n	80085b0 <UART_SetConfig+0x1e8>
 800859e:	e00f      	b.n	80085c0 <UART_SetConfig+0x1f8>
 80085a0:	2300      	movs	r3, #0
 80085a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085a6:	e082      	b.n	80086ae <UART_SetConfig+0x2e6>
 80085a8:	2302      	movs	r3, #2
 80085aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085ae:	e07e      	b.n	80086ae <UART_SetConfig+0x2e6>
 80085b0:	2304      	movs	r3, #4
 80085b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085b6:	e07a      	b.n	80086ae <UART_SetConfig+0x2e6>
 80085b8:	2308      	movs	r3, #8
 80085ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085be:	e076      	b.n	80086ae <UART_SetConfig+0x2e6>
 80085c0:	2310      	movs	r3, #16
 80085c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085c6:	e072      	b.n	80086ae <UART_SetConfig+0x2e6>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a35      	ldr	r2, [pc, #212]	; (80086a4 <UART_SetConfig+0x2dc>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d12a      	bne.n	8008628 <UART_SetConfig+0x260>
 80085d2:	4b30      	ldr	r3, [pc, #192]	; (8008694 <UART_SetConfig+0x2cc>)
 80085d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085e0:	d01a      	beq.n	8008618 <UART_SetConfig+0x250>
 80085e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085e6:	d81b      	bhi.n	8008620 <UART_SetConfig+0x258>
 80085e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085ec:	d00c      	beq.n	8008608 <UART_SetConfig+0x240>
 80085ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085f2:	d815      	bhi.n	8008620 <UART_SetConfig+0x258>
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d003      	beq.n	8008600 <UART_SetConfig+0x238>
 80085f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085fc:	d008      	beq.n	8008610 <UART_SetConfig+0x248>
 80085fe:	e00f      	b.n	8008620 <UART_SetConfig+0x258>
 8008600:	2300      	movs	r3, #0
 8008602:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008606:	e052      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008608:	2302      	movs	r3, #2
 800860a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800860e:	e04e      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008610:	2304      	movs	r3, #4
 8008612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008616:	e04a      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008618:	2308      	movs	r3, #8
 800861a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800861e:	e046      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008620:	2310      	movs	r3, #16
 8008622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008626:	e042      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a17      	ldr	r2, [pc, #92]	; (800868c <UART_SetConfig+0x2c4>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d13a      	bne.n	80086a8 <UART_SetConfig+0x2e0>
 8008632:	4b18      	ldr	r3, [pc, #96]	; (8008694 <UART_SetConfig+0x2cc>)
 8008634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008638:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800863c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008640:	d01a      	beq.n	8008678 <UART_SetConfig+0x2b0>
 8008642:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008646:	d81b      	bhi.n	8008680 <UART_SetConfig+0x2b8>
 8008648:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800864c:	d00c      	beq.n	8008668 <UART_SetConfig+0x2a0>
 800864e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008652:	d815      	bhi.n	8008680 <UART_SetConfig+0x2b8>
 8008654:	2b00      	cmp	r3, #0
 8008656:	d003      	beq.n	8008660 <UART_SetConfig+0x298>
 8008658:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800865c:	d008      	beq.n	8008670 <UART_SetConfig+0x2a8>
 800865e:	e00f      	b.n	8008680 <UART_SetConfig+0x2b8>
 8008660:	2300      	movs	r3, #0
 8008662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008666:	e022      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008668:	2302      	movs	r3, #2
 800866a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800866e:	e01e      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008670:	2304      	movs	r3, #4
 8008672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008676:	e01a      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008678:	2308      	movs	r3, #8
 800867a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800867e:	e016      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008680:	2310      	movs	r3, #16
 8008682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008686:	e012      	b.n	80086ae <UART_SetConfig+0x2e6>
 8008688:	efff69f3 	.word	0xefff69f3
 800868c:	40008000 	.word	0x40008000
 8008690:	40013800 	.word	0x40013800
 8008694:	40021000 	.word	0x40021000
 8008698:	40004400 	.word	0x40004400
 800869c:	40004800 	.word	0x40004800
 80086a0:	40004c00 	.word	0x40004c00
 80086a4:	40005000 	.word	0x40005000
 80086a8:	2310      	movs	r3, #16
 80086aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4aa0      	ldr	r2, [pc, #640]	; (8008934 <UART_SetConfig+0x56c>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d17a      	bne.n	80087ae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80086b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80086bc:	2b08      	cmp	r3, #8
 80086be:	d824      	bhi.n	800870a <UART_SetConfig+0x342>
 80086c0:	a201      	add	r2, pc, #4	; (adr r2, 80086c8 <UART_SetConfig+0x300>)
 80086c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c6:	bf00      	nop
 80086c8:	080086ed 	.word	0x080086ed
 80086cc:	0800870b 	.word	0x0800870b
 80086d0:	080086f5 	.word	0x080086f5
 80086d4:	0800870b 	.word	0x0800870b
 80086d8:	080086fb 	.word	0x080086fb
 80086dc:	0800870b 	.word	0x0800870b
 80086e0:	0800870b 	.word	0x0800870b
 80086e4:	0800870b 	.word	0x0800870b
 80086e8:	08008703 	.word	0x08008703
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086ec:	f7fc fc04 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 80086f0:	61f8      	str	r0, [r7, #28]
        break;
 80086f2:	e010      	b.n	8008716 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086f4:	4b90      	ldr	r3, [pc, #576]	; (8008938 <UART_SetConfig+0x570>)
 80086f6:	61fb      	str	r3, [r7, #28]
        break;
 80086f8:	e00d      	b.n	8008716 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086fa:	f7fc fb65 	bl	8004dc8 <HAL_RCC_GetSysClockFreq>
 80086fe:	61f8      	str	r0, [r7, #28]
        break;
 8008700:	e009      	b.n	8008716 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008702:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008706:	61fb      	str	r3, [r7, #28]
        break;
 8008708:	e005      	b.n	8008716 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008714:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 80fd 	beq.w	8008918 <UART_SetConfig+0x550>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	4613      	mov	r3, r2
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	4413      	add	r3, r2
 8008728:	69fa      	ldr	r2, [r7, #28]
 800872a:	429a      	cmp	r2, r3
 800872c:	d305      	bcc.n	800873a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008734:	69fa      	ldr	r2, [r7, #28]
 8008736:	429a      	cmp	r2, r3
 8008738:	d903      	bls.n	8008742 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008740:	e0ea      	b.n	8008918 <UART_SetConfig+0x550>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008742:	69fb      	ldr	r3, [r7, #28]
 8008744:	2200      	movs	r2, #0
 8008746:	461c      	mov	r4, r3
 8008748:	4615      	mov	r5, r2
 800874a:	f04f 0200 	mov.w	r2, #0
 800874e:	f04f 0300 	mov.w	r3, #0
 8008752:	022b      	lsls	r3, r5, #8
 8008754:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008758:	0222      	lsls	r2, r4, #8
 800875a:	68f9      	ldr	r1, [r7, #12]
 800875c:	6849      	ldr	r1, [r1, #4]
 800875e:	0849      	lsrs	r1, r1, #1
 8008760:	2000      	movs	r0, #0
 8008762:	4688      	mov	r8, r1
 8008764:	4681      	mov	r9, r0
 8008766:	eb12 0a08 	adds.w	sl, r2, r8
 800876a:	eb43 0b09 	adc.w	fp, r3, r9
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	603b      	str	r3, [r7, #0]
 8008776:	607a      	str	r2, [r7, #4]
 8008778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800877c:	4650      	mov	r0, sl
 800877e:	4659      	mov	r1, fp
 8008780:	f7f7 fd7e 	bl	8000280 <__aeabi_uldivmod>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	4613      	mov	r3, r2
 800878a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008792:	d308      	bcc.n	80087a6 <UART_SetConfig+0x3de>
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800879a:	d204      	bcs.n	80087a6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	69ba      	ldr	r2, [r7, #24]
 80087a2:	60da      	str	r2, [r3, #12]
 80087a4:	e0b8      	b.n	8008918 <UART_SetConfig+0x550>
        }
        else
        {
          ret = HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80087ac:	e0b4      	b.n	8008918 <UART_SetConfig+0x550>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087b6:	d15f      	bne.n	8008878 <UART_SetConfig+0x4b0>
  {
    switch (clocksource)
 80087b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80087bc:	2b08      	cmp	r3, #8
 80087be:	d828      	bhi.n	8008812 <UART_SetConfig+0x44a>
 80087c0:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <UART_SetConfig+0x400>)
 80087c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c6:	bf00      	nop
 80087c8:	080087ed 	.word	0x080087ed
 80087cc:	080087f5 	.word	0x080087f5
 80087d0:	080087fd 	.word	0x080087fd
 80087d4:	08008813 	.word	0x08008813
 80087d8:	08008803 	.word	0x08008803
 80087dc:	08008813 	.word	0x08008813
 80087e0:	08008813 	.word	0x08008813
 80087e4:	08008813 	.word	0x08008813
 80087e8:	0800880b 	.word	0x0800880b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087ec:	f7fc fb84 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 80087f0:	61f8      	str	r0, [r7, #28]
        break;
 80087f2:	e014      	b.n	800881e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087f4:	f7fc fb96 	bl	8004f24 <HAL_RCC_GetPCLK2Freq>
 80087f8:	61f8      	str	r0, [r7, #28]
        break;
 80087fa:	e010      	b.n	800881e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087fc:	4b4e      	ldr	r3, [pc, #312]	; (8008938 <UART_SetConfig+0x570>)
 80087fe:	61fb      	str	r3, [r7, #28]
        break;
 8008800:	e00d      	b.n	800881e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008802:	f7fc fae1 	bl	8004dc8 <HAL_RCC_GetSysClockFreq>
 8008806:	61f8      	str	r0, [r7, #28]
        break;
 8008808:	e009      	b.n	800881e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800880a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800880e:	61fb      	str	r3, [r7, #28]
        break;
 8008810:	e005      	b.n	800881e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008812:	2300      	movs	r3, #0
 8008814:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800881c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d079      	beq.n	8008918 <UART_SetConfig+0x550>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	005a      	lsls	r2, r3, #1
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	085b      	lsrs	r3, r3, #1
 800882e:	441a      	add	r2, r3
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	fbb2 f3f3 	udiv	r3, r2, r3
 8008838:	b29b      	uxth	r3, r3
 800883a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	2b0f      	cmp	r3, #15
 8008840:	d916      	bls.n	8008870 <UART_SetConfig+0x4a8>
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008848:	d212      	bcs.n	8008870 <UART_SetConfig+0x4a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	b29b      	uxth	r3, r3
 800884e:	f023 030f 	bic.w	r3, r3, #15
 8008852:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	085b      	lsrs	r3, r3, #1
 8008858:	b29b      	uxth	r3, r3
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	b29a      	uxth	r2, r3
 8008860:	8afb      	ldrh	r3, [r7, #22]
 8008862:	4313      	orrs	r3, r2
 8008864:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	8afa      	ldrh	r2, [r7, #22]
 800886c:	60da      	str	r2, [r3, #12]
 800886e:	e053      	b.n	8008918 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008876:	e04f      	b.n	8008918 <UART_SetConfig+0x550>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008878:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800887c:	2b08      	cmp	r3, #8
 800887e:	d828      	bhi.n	80088d2 <UART_SetConfig+0x50a>
 8008880:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <UART_SetConfig+0x4c0>)
 8008882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008886:	bf00      	nop
 8008888:	080088ad 	.word	0x080088ad
 800888c:	080088b5 	.word	0x080088b5
 8008890:	080088bd 	.word	0x080088bd
 8008894:	080088d3 	.word	0x080088d3
 8008898:	080088c3 	.word	0x080088c3
 800889c:	080088d3 	.word	0x080088d3
 80088a0:	080088d3 	.word	0x080088d3
 80088a4:	080088d3 	.word	0x080088d3
 80088a8:	080088cb 	.word	0x080088cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088ac:	f7fc fb24 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 80088b0:	61f8      	str	r0, [r7, #28]
        break;
 80088b2:	e014      	b.n	80088de <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088b4:	f7fc fb36 	bl	8004f24 <HAL_RCC_GetPCLK2Freq>
 80088b8:	61f8      	str	r0, [r7, #28]
        break;
 80088ba:	e010      	b.n	80088de <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088bc:	4b1e      	ldr	r3, [pc, #120]	; (8008938 <UART_SetConfig+0x570>)
 80088be:	61fb      	str	r3, [r7, #28]
        break;
 80088c0:	e00d      	b.n	80088de <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088c2:	f7fc fa81 	bl	8004dc8 <HAL_RCC_GetSysClockFreq>
 80088c6:	61f8      	str	r0, [r7, #28]
        break;
 80088c8:	e009      	b.n	80088de <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ce:	61fb      	str	r3, [r7, #28]
        break;
 80088d0:	e005      	b.n	80088de <UART_SetConfig+0x516>
      default:
        pclk = 0U;
 80088d2:	2300      	movs	r3, #0
 80088d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80088dc:	bf00      	nop
    }

    if (pclk != 0U)
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d019      	beq.n	8008918 <UART_SetConfig+0x550>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	085a      	lsrs	r2, r3, #1
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	441a      	add	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	2b0f      	cmp	r3, #15
 80088fe:	d908      	bls.n	8008912 <UART_SetConfig+0x54a>
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008906:	d204      	bcs.n	8008912 <UART_SetConfig+0x54a>
      {
        huart->Instance->BRR = usartdiv;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69ba      	ldr	r2, [r7, #24]
 800890e:	60da      	str	r2, [r3, #12]
 8008910:	e002      	b.n	8008918 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008924:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8008928:	4618      	mov	r0, r3
 800892a:	3728      	adds	r7, #40	; 0x28
 800892c:	46bd      	mov	sp, r7
 800892e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008932:	bf00      	nop
 8008934:	40008000 	.word	0x40008000
 8008938:	00f42400 	.word	0x00f42400

0800893c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800893c:	b480      	push	{r7}
 800893e:	b083      	sub	sp, #12
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d00a      	beq.n	8008966 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896a:	f003 0302 	and.w	r3, r3, #2
 800896e:	2b00      	cmp	r3, #0
 8008970:	d00a      	beq.n	8008988 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	430a      	orrs	r2, r1
 8008986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898c:	f003 0304 	and.w	r3, r3, #4
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00a      	beq.n	80089aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	430a      	orrs	r2, r1
 80089a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ae:	f003 0308 	and.w	r3, r3, #8
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00a      	beq.n	80089cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	430a      	orrs	r2, r1
 80089ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d0:	f003 0310 	and.w	r3, r3, #16
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00a      	beq.n	80089ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	430a      	orrs	r2, r1
 80089ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f2:	f003 0320 	and.w	r3, r3, #32
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00a      	beq.n	8008a10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	430a      	orrs	r2, r1
 8008a0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d01a      	beq.n	8008a52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a3a:	d10a      	bne.n	8008a52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00a      	beq.n	8008a74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	430a      	orrs	r2, r1
 8008a72:	605a      	str	r2, [r3, #4]
  }
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b086      	sub	sp, #24
 8008a84:	af02      	add	r7, sp, #8
 8008a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a90:	f7f9 fef2 	bl	8002878 <HAL_GetTick>
 8008a94:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f003 0308 	and.w	r3, r3, #8
 8008aa0:	2b08      	cmp	r3, #8
 8008aa2:	d10e      	bne.n	8008ac2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008aa4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008aa8:	9300      	str	r3, [sp, #0]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f82d 	bl	8008b12 <UART_WaitOnFlagUntilTimeout>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d001      	beq.n	8008ac2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008abe:	2303      	movs	r3, #3
 8008ac0:	e023      	b.n	8008b0a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 0304 	and.w	r3, r3, #4
 8008acc:	2b04      	cmp	r3, #4
 8008ace:	d10e      	bne.n	8008aee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ad0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ad4:	9300      	str	r3, [sp, #0]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f817 	bl	8008b12 <UART_WaitOnFlagUntilTimeout>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e00d      	b.n	8008b0a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2220      	movs	r2, #32
 8008af2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2220      	movs	r2, #32
 8008af8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008b08:	2300      	movs	r3, #0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b084      	sub	sp, #16
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	60f8      	str	r0, [r7, #12]
 8008b1a:	60b9      	str	r1, [r7, #8]
 8008b1c:	603b      	str	r3, [r7, #0]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b22:	e05e      	b.n	8008be2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b2a:	d05a      	beq.n	8008be2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b2c:	f7f9 fea4 	bl	8002878 <HAL_GetTick>
 8008b30:	4602      	mov	r2, r0
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	1ad3      	subs	r3, r2, r3
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d302      	bcc.n	8008b42 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d11b      	bne.n	8008b7a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b50:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	689a      	ldr	r2, [r3, #8]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f022 0201 	bic.w	r2, r2, #1
 8008b60:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2220      	movs	r2, #32
 8008b66:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e043      	b.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 0304 	and.w	r3, r3, #4
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d02c      	beq.n	8008be2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b96:	d124      	bne.n	8008be2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ba0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008bb0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689a      	ldr	r2, [r3, #8]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f022 0201 	bic.w	r2, r2, #1
 8008bc0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2220      	movs	r2, #32
 8008bcc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2220      	movs	r2, #32
 8008bd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e00f      	b.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	69da      	ldr	r2, [r3, #28]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	4013      	ands	r3, r2
 8008bec:	68ba      	ldr	r2, [r7, #8]
 8008bee:	429a      	cmp	r2, r3
 8008bf0:	bf0c      	ite	eq
 8008bf2:	2301      	moveq	r3, #1
 8008bf4:	2300      	movne	r3, #0
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	79fb      	ldrb	r3, [r7, #7]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d091      	beq.n	8008b24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
	...

08008c0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b085      	sub	sp, #20
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	4613      	mov	r3, r2
 8008c18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	88fa      	ldrh	r2, [r7, #6]
 8008c24:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	88fa      	ldrh	r2, [r7, #6]
 8008c2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c3e:	d10e      	bne.n	8008c5e <UART_Start_Receive_IT+0x52>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d105      	bne.n	8008c54 <UART_Start_Receive_IT+0x48>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008c4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008c52:	e02d      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	22ff      	movs	r2, #255	; 0xff
 8008c58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008c5c:	e028      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10d      	bne.n	8008c82 <UART_Start_Receive_IT+0x76>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d104      	bne.n	8008c78 <UART_Start_Receive_IT+0x6c>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	22ff      	movs	r2, #255	; 0xff
 8008c72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008c76:	e01b      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	227f      	movs	r2, #127	; 0x7f
 8008c7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008c80:	e016      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c8a:	d10d      	bne.n	8008ca8 <UART_Start_Receive_IT+0x9c>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d104      	bne.n	8008c9e <UART_Start_Receive_IT+0x92>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	227f      	movs	r2, #127	; 0x7f
 8008c98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008c9c:	e008      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	223f      	movs	r2, #63	; 0x3f
 8008ca2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008ca6:	e003      	b.n	8008cb0 <UART_Start_Receive_IT+0xa4>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2222      	movs	r2, #34	; 0x22
 8008cbc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	689a      	ldr	r2, [r3, #8]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f042 0201 	orr.w	r2, r2, #1
 8008ccc:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cd6:	d107      	bne.n	8008ce8 <UART_Start_Receive_IT+0xdc>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d103      	bne.n	8008ce8 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	4a0c      	ldr	r2, [pc, #48]	; (8008d14 <UART_Start_Receive_IT+0x108>)
 8008ce4:	665a      	str	r2, [r3, #100]	; 0x64
 8008ce6:	e002      	b.n	8008cee <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4a0b      	ldr	r2, [pc, #44]	; (8008d18 <UART_Start_Receive_IT+0x10c>)
 8008cec:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008d04:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr
 8008d14:	08008eb1 	.word	0x08008eb1
 8008d18:	08008dd9 	.word	0x08008dd9

08008d1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d32:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	689a      	ldr	r2, [r3, #8]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f022 0201 	bic.w	r2, r2, #1
 8008d42:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d107      	bne.n	8008d5c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f022 0210 	bic.w	r2, r2, #16
 8008d5a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2220      	movs	r2, #32
 8008d60:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008d6e:	bf00      	nop
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d7a:	b580      	push	{r7, lr}
 8008d7c:	b084      	sub	sp, #16
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f7ff faff 	bl	800839c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d9e:	bf00      	nop
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b082      	sub	sp, #8
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dbc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2220      	movs	r2, #32
 8008dc2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7ff fadc 	bl	8008388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd0:	bf00      	nop
 8008dd2:	3708      	adds	r7, #8
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008de6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dec:	2b22      	cmp	r3, #34	; 0x22
 8008dee:	d151      	bne.n	8008e94 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008df6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008df8:	89bb      	ldrh	r3, [r7, #12]
 8008dfa:	b2d9      	uxtb	r1, r3
 8008dfc:	89fb      	ldrh	r3, [r7, #14]
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e04:	400a      	ands	r2, r1
 8008e06:	b2d2      	uxtb	r2, r2
 8008e08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d13a      	bne.n	8008ea8 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e40:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	689a      	ldr	r2, [r3, #8]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f022 0201 	bic.w	r2, r2, #1
 8008e50:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2220      	movs	r2, #32
 8008e56:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d10f      	bne.n	8008e86 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0210 	bic.w	r2, r2, #16
 8008e74:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff fa96 	bl	80083b0 <HAL_UARTEx_RxEventCallback>
 8008e84:	e002      	b.n	8008e8c <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7f8 f8dc 	bl	8001044 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e92:	e009      	b.n	8008ea8 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	8b1b      	ldrh	r3, [r3, #24]
 8008e9a:	b29a      	uxth	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f042 0208 	orr.w	r2, r2, #8
 8008ea4:	b292      	uxth	r2, r2
 8008ea6:	831a      	strh	r2, [r3, #24]
}
 8008ea8:	bf00      	nop
 8008eaa:	3710      	adds	r7, #16
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ebe:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ec4:	2b22      	cmp	r3, #34	; 0x22
 8008ec6:	d151      	bne.n	8008f6c <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008ece:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ed4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ed6:	89ba      	ldrh	r2, [r7, #12]
 8008ed8:	89fb      	ldrh	r3, [r7, #14]
 8008eda:	4013      	ands	r3, r2
 8008edc:	b29a      	uxth	r2, r3
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ee6:	1c9a      	adds	r2, r3, #2
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d13a      	bne.n	8008f80 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008f18:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 0201 	bic.w	r2, r2, #1
 8008f28:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2220      	movs	r2, #32
 8008f2e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d10f      	bne.n	8008f5e <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f022 0210 	bic.w	r2, r2, #16
 8008f4c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008f54:	4619      	mov	r1, r3
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f7ff fa2a 	bl	80083b0 <HAL_UARTEx_RxEventCallback>
 8008f5c:	e002      	b.n	8008f64 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f7f8 f870 	bl	8001044 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f6a:	e009      	b.n	8008f80 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	8b1b      	ldrh	r3, [r3, #24]
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f042 0208 	orr.w	r2, r2, #8
 8008f7c:	b292      	uxth	r2, r2
 8008f7e:	831a      	strh	r2, [r3, #24]
}
 8008f80:	bf00      	nop
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008f90:	bf00      	nop
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f9c:	b084      	sub	sp, #16
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b084      	sub	sp, #16
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	f107 001c 	add.w	r0, r7, #28
 8008faa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fa24 	bl	8009408 <USB_CoreReset>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d106      	bne.n	8008fd8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8008fd6:	e005      	b.n	8008fe4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fdc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8008fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ff0:	b004      	add	sp, #16
 8008ff2:	4770      	bx	lr

08008ff4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f023 0201 	bic.w	r2, r3, #1
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	370c      	adds	r7, #12
 800900e:	46bd      	mov	sp, r7
 8009010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009014:	4770      	bx	lr

08009016 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b082      	sub	sp, #8
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
 800901e:	460b      	mov	r3, r1
 8009020:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800902e:	78fb      	ldrb	r3, [r7, #3]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d106      	bne.n	8009042 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	60da      	str	r2, [r3, #12]
 8009040:	e00b      	b.n	800905a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d106      	bne.n	8009056 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	60da      	str	r2, [r3, #12]
 8009054:	e001      	b.n	800905a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e003      	b.n	8009062 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800905a:	2032      	movs	r0, #50	; 0x32
 800905c:	f7f9 fc18 	bl	8002890 <HAL_Delay>

  return HAL_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3708      	adds	r7, #8
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}
	...

0800906c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800906c:	b084      	sub	sp, #16
 800906e:	b580      	push	{r7, lr}
 8009070:	b086      	sub	sp, #24
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
 8009076:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800907a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800907e:	2300      	movs	r3, #0
 8009080:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009086:	2300      	movs	r3, #0
 8009088:	613b      	str	r3, [r7, #16]
 800908a:	e009      	b.n	80090a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800908c:	687a      	ldr	r2, [r7, #4]
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	3340      	adds	r3, #64	; 0x40
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	2200      	movs	r2, #0
 8009098:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	3301      	adds	r3, #1
 800909e:	613b      	str	r3, [r7, #16]
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	2b0e      	cmp	r3, #14
 80090a4:	d9f2      	bls.n	800908c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80090a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d11c      	bne.n	80090e6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090ba:	f043 0302 	orr.w	r3, r3, #2
 80090be:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	e005      	b.n	80090f2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80090f8:	461a      	mov	r2, r3
 80090fa:	2300      	movs	r3, #0
 80090fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009104:	4619      	mov	r1, r3
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800910c:	461a      	mov	r2, r3
 800910e:	680b      	ldr	r3, [r1, #0]
 8009110:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009112:	2103      	movs	r1, #3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f93d 	bl	8009394 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800911a:	2110      	movs	r1, #16
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 f8f1 	bl	8009304 <USB_FlushTxFifo>
 8009122:	4603      	mov	r3, r0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d001      	beq.n	800912c <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 f90f 	bl	8009350 <USB_FlushRxFifo>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009142:	461a      	mov	r2, r3
 8009144:	2300      	movs	r3, #0
 8009146:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800914e:	461a      	mov	r2, r3
 8009150:	2300      	movs	r3, #0
 8009152:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800915a:	461a      	mov	r2, r3
 800915c:	2300      	movs	r3, #0
 800915e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009160:	2300      	movs	r3, #0
 8009162:	613b      	str	r3, [r7, #16]
 8009164:	e043      	b.n	80091ee <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	015a      	lsls	r2, r3, #5
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	4413      	add	r3, r2
 800916e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009178:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800917c:	d118      	bne.n	80091b0 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d10a      	bne.n	800919a <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	015a      	lsls	r2, r3, #5
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	4413      	add	r3, r2
 800918c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009190:	461a      	mov	r2, r3
 8009192:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009196:	6013      	str	r3, [r2, #0]
 8009198:	e013      	b.n	80091c2 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	015a      	lsls	r2, r3, #5
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	4413      	add	r3, r2
 80091a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a6:	461a      	mov	r2, r3
 80091a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80091ac:	6013      	str	r3, [r2, #0]
 80091ae:	e008      	b.n	80091c2 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091bc:	461a      	mov	r2, r3
 80091be:	2300      	movs	r3, #0
 80091c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	015a      	lsls	r2, r3, #5
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	4413      	add	r3, r2
 80091ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091ce:	461a      	mov	r2, r3
 80091d0:	2300      	movs	r3, #0
 80091d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e0:	461a      	mov	r2, r3
 80091e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	3301      	adds	r3, #1
 80091ec:	613b      	str	r3, [r7, #16]
 80091ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d3b7      	bcc.n	8009166 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091f6:	2300      	movs	r3, #0
 80091f8:	613b      	str	r3, [r7, #16]
 80091fa:	e043      	b.n	8009284 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	4413      	add	r3, r2
 8009204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800920e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009212:	d118      	bne.n	8009246 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10a      	bne.n	8009230 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	015a      	lsls	r2, r3, #5
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	4413      	add	r3, r2
 8009222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009226:	461a      	mov	r2, r3
 8009228:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800922c:	6013      	str	r3, [r2, #0]
 800922e:	e013      	b.n	8009258 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	015a      	lsls	r2, r3, #5
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4413      	add	r3, r2
 8009238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800923c:	461a      	mov	r2, r3
 800923e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009242:	6013      	str	r3, [r2, #0]
 8009244:	e008      	b.n	8009258 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	015a      	lsls	r2, r3, #5
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	4413      	add	r3, r2
 800924e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009252:	461a      	mov	r2, r3
 8009254:	2300      	movs	r3, #0
 8009256:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	015a      	lsls	r2, r3, #5
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009264:	461a      	mov	r2, r3
 8009266:	2300      	movs	r3, #0
 8009268:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	015a      	lsls	r2, r3, #5
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	4413      	add	r3, r2
 8009272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009276:	461a      	mov	r2, r3
 8009278:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800927c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	3301      	adds	r3, #1
 8009282:	613b      	str	r3, [r7, #16]
 8009284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	429a      	cmp	r2, r3
 800928a:	d3b7      	bcc.n	80091fc <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800929a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800929e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80092ac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	f043 0210 	orr.w	r2, r3, #16
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	699a      	ldr	r2, [r3, #24]
 80092be:	4b10      	ldr	r3, [pc, #64]	; (8009300 <USB_DevInit+0x294>)
 80092c0:	4313      	orrs	r3, r2
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80092c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d005      	beq.n	80092d8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	699b      	ldr	r3, [r3, #24]
 80092d0:	f043 0208 	orr.w	r2, r3, #8
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80092d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d107      	bne.n	80092ee <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	699b      	ldr	r3, [r3, #24]
 80092e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092e6:	f043 0304 	orr.w	r3, r3, #4
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3718      	adds	r7, #24
 80092f4:	46bd      	mov	sp, r7
 80092f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092fa:	b004      	add	sp, #16
 80092fc:	4770      	bx	lr
 80092fe:	bf00      	nop
 8009300:	803c3800 	.word	0x803c3800

08009304 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	019b      	lsls	r3, r3, #6
 8009316:	f043 0220 	orr.w	r2, r3, #32
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3301      	adds	r3, #1
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	4a09      	ldr	r2, [pc, #36]	; (800934c <USB_FlushTxFifo+0x48>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d901      	bls.n	8009330 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800932c:	2303      	movs	r3, #3
 800932e:	e006      	b.n	800933e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	f003 0320 	and.w	r3, r3, #32
 8009338:	2b20      	cmp	r3, #32
 800933a:	d0f0      	beq.n	800931e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	00030d40 	.word	0x00030d40

08009350 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009350:	b480      	push	{r7}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009358:	2300      	movs	r3, #0
 800935a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2210      	movs	r2, #16
 8009360:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	3301      	adds	r3, #1
 8009366:	60fb      	str	r3, [r7, #12]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	4a09      	ldr	r2, [pc, #36]	; (8009390 <USB_FlushRxFifo+0x40>)
 800936c:	4293      	cmp	r3, r2
 800936e:	d901      	bls.n	8009374 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009370:	2303      	movs	r3, #3
 8009372:	e006      	b.n	8009382 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	f003 0310 	and.w	r3, r3, #16
 800937c:	2b10      	cmp	r3, #16
 800937e:	d0f0      	beq.n	8009362 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3714      	adds	r7, #20
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	00030d40 	.word	0x00030d40

08009394 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	460b      	mov	r3, r1
 800939e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	78fb      	ldrb	r3, [r7, #3]
 80093ae:	68f9      	ldr	r1, [r7, #12]
 80093b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093b4:	4313      	orrs	r3, r2
 80093b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3714      	adds	r7, #20
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80093e0:	f023 0303 	bic.w	r3, r3, #3
 80093e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	68fa      	ldr	r2, [r7, #12]
 80093f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093f4:	f043 0302 	orr.w	r3, r3, #2
 80093f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093fa:	2300      	movs	r3, #0
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009410:	2300      	movs	r3, #0
 8009412:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3301      	adds	r3, #1
 8009418:	60fb      	str	r3, [r7, #12]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	4a13      	ldr	r2, [pc, #76]	; (800946c <USB_CoreReset+0x64>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d901      	bls.n	8009426 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e01b      	b.n	800945e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	2b00      	cmp	r3, #0
 800942c:	daf2      	bge.n	8009414 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800942e:	2300      	movs	r3, #0
 8009430:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	f043 0201 	orr.w	r2, r3, #1
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	3301      	adds	r3, #1
 8009442:	60fb      	str	r3, [r7, #12]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4a09      	ldr	r2, [pc, #36]	; (800946c <USB_CoreReset+0x64>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d901      	bls.n	8009450 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800944c:	2303      	movs	r3, #3
 800944e:	e006      	b.n	800945e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	f003 0301 	and.w	r3, r3, #1
 8009458:	2b01      	cmp	r3, #1
 800945a:	d0f0      	beq.n	800943e <USB_CoreReset+0x36>

  return HAL_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	4618      	mov	r0, r3
 8009460:	3714      	adds	r7, #20
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	00030d40 	.word	0x00030d40

08009470 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b08a      	sub	sp, #40	; 0x28
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8009478:	4b27      	ldr	r3, [pc, #156]	; (8009518 <I2Cx_MspInit+0xa8>)
 800947a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800947c:	4a26      	ldr	r2, [pc, #152]	; (8009518 <I2Cx_MspInit+0xa8>)
 800947e:	f043 0302 	orr.w	r3, r3, #2
 8009482:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009484:	4b24      	ldr	r3, [pc, #144]	; (8009518 <I2Cx_MspInit+0xa8>)
 8009486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009488:	f003 0302 	and.w	r3, r3, #2
 800948c:	613b      	str	r3, [r7, #16]
 800948e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8009490:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009494:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8009496:	2312      	movs	r3, #18
 8009498:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800949a:	2301      	movs	r3, #1
 800949c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800949e:	2303      	movs	r3, #3
 80094a0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80094a2:	2304      	movs	r3, #4
 80094a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80094a6:	f107 0314 	add.w	r3, r7, #20
 80094aa:	4619      	mov	r1, r3
 80094ac:	481b      	ldr	r0, [pc, #108]	; (800951c <I2Cx_MspInit+0xac>)
 80094ae:	f7f9 fcb3 	bl	8002e18 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80094b2:	f107 0314 	add.w	r3, r7, #20
 80094b6:	4619      	mov	r1, r3
 80094b8:	4818      	ldr	r0, [pc, #96]	; (800951c <I2Cx_MspInit+0xac>)
 80094ba:	f7f9 fcad 	bl	8002e18 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80094be:	4b16      	ldr	r3, [pc, #88]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094c2:	4a15      	ldr	r2, [pc, #84]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80094c8:	6593      	str	r3, [r2, #88]	; 0x58
 80094ca:	4b13      	ldr	r3, [pc, #76]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094d2:	60fb      	str	r3, [r7, #12]
 80094d4:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80094d6:	4b10      	ldr	r3, [pc, #64]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094da:	4a0f      	ldr	r2, [pc, #60]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80094e0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80094e2:	4b0d      	ldr	r3, [pc, #52]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e6:	4a0c      	ldr	r2, [pc, #48]	; (8009518 <I2Cx_MspInit+0xa8>)
 80094e8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80094ec:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80094ee:	2200      	movs	r2, #0
 80094f0:	210f      	movs	r1, #15
 80094f2:	2021      	movs	r0, #33	; 0x21
 80094f4:	f7f9 facc 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80094f8:	2021      	movs	r0, #33	; 0x21
 80094fa:	f7f9 fae5 	bl	8002ac8 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80094fe:	2200      	movs	r2, #0
 8009500:	210f      	movs	r1, #15
 8009502:	2022      	movs	r0, #34	; 0x22
 8009504:	f7f9 fac4 	bl	8002a90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8009508:	2022      	movs	r0, #34	; 0x22
 800950a:	f7f9 fadd 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
}
 800950e:	bf00      	nop
 8009510:	3728      	adds	r7, #40	; 0x28
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	40021000 	.word	0x40021000
 800951c:	48000400 	.word	0x48000400

08009520 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b082      	sub	sp, #8
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4a12      	ldr	r2, [pc, #72]	; (8009574 <I2Cx_Init+0x54>)
 800952c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a11      	ldr	r2, [pc, #68]	; (8009578 <I2Cx_Init+0x58>)
 8009532:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2201      	movs	r2, #1
 800953e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f7ff ff89 	bl	8009470 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7f9 ff40 	bl	80033e4 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8009564:	2100      	movs	r1, #0
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f7fa fc44 	bl	8003df4 <HAL_I2CEx_ConfigAnalogFilter>
}
 800956c:	bf00      	nop
 800956e:	3708      	adds	r7, #8
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}
 8009574:	40005800 	.word	0x40005800
 8009578:	00702681 	.word	0x00702681

0800957c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08a      	sub	sp, #40	; 0x28
 8009580:	af04      	add	r7, sp, #16
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	4608      	mov	r0, r1
 8009586:	4611      	mov	r1, r2
 8009588:	461a      	mov	r2, r3
 800958a:	4603      	mov	r3, r0
 800958c:	72fb      	strb	r3, [r7, #11]
 800958e:	460b      	mov	r3, r1
 8009590:	813b      	strh	r3, [r7, #8]
 8009592:	4613      	mov	r3, r2
 8009594:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800959a:	7afb      	ldrb	r3, [r7, #11]
 800959c:	b299      	uxth	r1, r3
 800959e:	88f8      	ldrh	r0, [r7, #6]
 80095a0:	893a      	ldrh	r2, [r7, #8]
 80095a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80095a6:	9302      	str	r3, [sp, #8]
 80095a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095aa:	9301      	str	r3, [sp, #4]
 80095ac:	6a3b      	ldr	r3, [r7, #32]
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	4603      	mov	r3, r0
 80095b2:	68f8      	ldr	r0, [r7, #12]
 80095b4:	f7fa f8e8 	bl	8003788 <HAL_I2C_Mem_Read>
 80095b8:	4603      	mov	r3, r0
 80095ba:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80095bc:	7dfb      	ldrb	r3, [r7, #23]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d004      	beq.n	80095cc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80095c2:	7afb      	ldrb	r3, [r7, #11]
 80095c4:	4619      	mov	r1, r3
 80095c6:	68f8      	ldr	r0, [r7, #12]
 80095c8:	f000 f832 	bl	8009630 <I2Cx_Error>
  }
  return status;
 80095cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3718      	adds	r7, #24
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b08a      	sub	sp, #40	; 0x28
 80095da:	af04      	add	r7, sp, #16
 80095dc:	60f8      	str	r0, [r7, #12]
 80095de:	4608      	mov	r0, r1
 80095e0:	4611      	mov	r1, r2
 80095e2:	461a      	mov	r2, r3
 80095e4:	4603      	mov	r3, r0
 80095e6:	72fb      	strb	r3, [r7, #11]
 80095e8:	460b      	mov	r3, r1
 80095ea:	813b      	strh	r3, [r7, #8]
 80095ec:	4613      	mov	r3, r2
 80095ee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80095f0:	2300      	movs	r3, #0
 80095f2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80095f4:	7afb      	ldrb	r3, [r7, #11]
 80095f6:	b299      	uxth	r1, r3
 80095f8:	88f8      	ldrh	r0, [r7, #6]
 80095fa:	893a      	ldrh	r2, [r7, #8]
 80095fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009600:	9302      	str	r3, [sp, #8]
 8009602:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009604:	9301      	str	r3, [sp, #4]
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	4603      	mov	r3, r0
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f7f9 ffa7 	bl	8003560 <HAL_I2C_Mem_Write>
 8009612:	4603      	mov	r3, r0
 8009614:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8009616:	7dfb      	ldrb	r3, [r7, #23]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d004      	beq.n	8009626 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800961c:	7afb      	ldrb	r3, [r7, #11]
 800961e:	4619      	mov	r1, r3
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f000 f805 	bl	8009630 <I2Cx_Error>
  }
  return status;
 8009626:	7dfb      	ldrb	r3, [r7, #23]
}
 8009628:	4618      	mov	r0, r3
 800962a:	3718      	adds	r7, #24
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	460b      	mov	r3, r1
 800963a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7f9 ff60 	bl	8003502 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff ff6c 	bl	8009520 <I2Cx_Init>
}
 8009648:	bf00      	nop
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8009654:	4802      	ldr	r0, [pc, #8]	; (8009660 <SENSOR_IO_Init+0x10>)
 8009656:	f7ff ff63 	bl	8009520 <I2Cx_Init>
}
 800965a:	bf00      	nop
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	20000c98 	.word	0x20000c98

08009664 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af02      	add	r7, sp, #8
 800966a:	4603      	mov	r3, r0
 800966c:	71fb      	strb	r3, [r7, #7]
 800966e:	460b      	mov	r3, r1
 8009670:	71bb      	strb	r3, [r7, #6]
 8009672:	4613      	mov	r3, r2
 8009674:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8009676:	79bb      	ldrb	r3, [r7, #6]
 8009678:	b29a      	uxth	r2, r3
 800967a:	79f9      	ldrb	r1, [r7, #7]
 800967c:	2301      	movs	r3, #1
 800967e:	9301      	str	r3, [sp, #4]
 8009680:	1d7b      	adds	r3, r7, #5
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	2301      	movs	r3, #1
 8009686:	4803      	ldr	r0, [pc, #12]	; (8009694 <SENSOR_IO_Write+0x30>)
 8009688:	f7ff ffa5 	bl	80095d6 <I2Cx_WriteMultiple>
}
 800968c:	bf00      	nop
 800968e:	3708      	adds	r7, #8
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}
 8009694:	20000c98 	.word	0x20000c98

08009698 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b086      	sub	sp, #24
 800969c:	af02      	add	r7, sp, #8
 800969e:	4603      	mov	r3, r0
 80096a0:	460a      	mov	r2, r1
 80096a2:	71fb      	strb	r3, [r7, #7]
 80096a4:	4613      	mov	r3, r2
 80096a6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80096ac:	79bb      	ldrb	r3, [r7, #6]
 80096ae:	b29a      	uxth	r2, r3
 80096b0:	79f9      	ldrb	r1, [r7, #7]
 80096b2:	2301      	movs	r3, #1
 80096b4:	9301      	str	r3, [sp, #4]
 80096b6:	f107 030f 	add.w	r3, r7, #15
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	2301      	movs	r3, #1
 80096be:	4804      	ldr	r0, [pc, #16]	; (80096d0 <SENSOR_IO_Read+0x38>)
 80096c0:	f7ff ff5c 	bl	800957c <I2Cx_ReadMultiple>

  return read_value;
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	20000c98 	.word	0x20000c98

080096d4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af02      	add	r7, sp, #8
 80096da:	603a      	str	r2, [r7, #0]
 80096dc:	461a      	mov	r2, r3
 80096de:	4603      	mov	r3, r0
 80096e0:	71fb      	strb	r3, [r7, #7]
 80096e2:	460b      	mov	r3, r1
 80096e4:	71bb      	strb	r3, [r7, #6]
 80096e6:	4613      	mov	r3, r2
 80096e8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80096ea:	79bb      	ldrb	r3, [r7, #6]
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	79f9      	ldrb	r1, [r7, #7]
 80096f0:	88bb      	ldrh	r3, [r7, #4]
 80096f2:	9301      	str	r3, [sp, #4]
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	2301      	movs	r3, #1
 80096fa:	4804      	ldr	r0, [pc, #16]	; (800970c <SENSOR_IO_ReadMultiple+0x38>)
 80096fc:	f7ff ff3e 	bl	800957c <I2Cx_ReadMultiple>
 8009700:	4603      	mov	r3, r0
 8009702:	b29b      	uxth	r3, r3
}
 8009704:	4618      	mov	r0, r3
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	20000c98 	.word	0x20000c98

08009710 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8009710:	b580      	push	{r7, lr}
 8009712:	b084      	sub	sp, #16
 8009714:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800971a:	2300      	movs	r3, #0
 800971c:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800971e:	4b19      	ldr	r3, [pc, #100]	; (8009784 <BSP_ACCELERO_Init+0x74>)
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	4798      	blx	r3
 8009724:	4603      	mov	r3, r0
 8009726:	2b6a      	cmp	r3, #106	; 0x6a
 8009728:	d002      	beq.n	8009730 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800972a:	2301      	movs	r3, #1
 800972c:	73fb      	strb	r3, [r7, #15]
 800972e:	e024      	b.n	800977a <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8009730:	4b15      	ldr	r3, [pc, #84]	; (8009788 <BSP_ACCELERO_Init+0x78>)
 8009732:	4a14      	ldr	r2, [pc, #80]	; (8009784 <BSP_ACCELERO_Init+0x74>)
 8009734:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8009736:	2330      	movs	r3, #48	; 0x30
 8009738:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800973e:	2300      	movs	r3, #0
 8009740:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8009742:	2340      	movs	r3, #64	; 0x40
 8009744:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8009746:	2300      	movs	r3, #0
 8009748:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800974a:	2300      	movs	r3, #0
 800974c:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800974e:	797a      	ldrb	r2, [r7, #5]
 8009750:	7abb      	ldrb	r3, [r7, #10]
 8009752:	4313      	orrs	r3, r2
 8009754:	b2db      	uxtb	r3, r3
 8009756:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8009758:	7a3b      	ldrb	r3, [r7, #8]
 800975a:	f043 0304 	orr.w	r3, r3, #4
 800975e:	b2db      	uxtb	r3, r3
 8009760:	021b      	lsls	r3, r3, #8
 8009762:	b21a      	sxth	r2, r3
 8009764:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009768:	4313      	orrs	r3, r2
 800976a:	b21b      	sxth	r3, r3
 800976c:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800976e:	4b06      	ldr	r3, [pc, #24]	; (8009788 <BSP_ACCELERO_Init+0x78>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	89ba      	ldrh	r2, [r7, #12]
 8009776:	4610      	mov	r0, r2
 8009778:	4798      	blx	r3
  }  

  return ret;
 800977a:	7bfb      	ldrb	r3, [r7, #15]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	2000001c 	.word	0x2000001c
 8009788:	20000ce4 	.word	0x20000ce4

0800978c <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b082      	sub	sp, #8
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8009794:	4b08      	ldr	r3, [pc, #32]	; (80097b8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d009      	beq.n	80097b0 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 800979c:	4b06      	ldr	r3, [pc, #24]	; (80097b8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d004      	beq.n	80097b0 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80097a6:	4b04      	ldr	r3, [pc, #16]	; (80097b8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	4798      	blx	r3
    }
  }
}
 80097b0:	bf00      	nop
 80097b2:	3708      	adds	r7, #8
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	20000ce4 	.word	0x20000ce4

080097bc <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	4603      	mov	r3, r0
 80097c4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80097c6:	2300      	movs	r3, #0
 80097c8:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80097ca:	2110      	movs	r1, #16
 80097cc:	20d4      	movs	r0, #212	; 0xd4
 80097ce:	f7ff ff63 	bl	8009698 <SENSOR_IO_Read>
 80097d2:	4603      	mov	r3, r0
 80097d4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80097da:	7bbb      	ldrb	r3, [r7, #14]
 80097dc:	f003 0303 	and.w	r3, r3, #3
 80097e0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80097e2:	7bba      	ldrb	r2, [r7, #14]
 80097e4:	7bfb      	ldrb	r3, [r7, #15]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80097ea:	7bbb      	ldrb	r3, [r7, #14]
 80097ec:	461a      	mov	r2, r3
 80097ee:	2110      	movs	r1, #16
 80097f0:	20d4      	movs	r0, #212	; 0xd4
 80097f2:	f7ff ff37 	bl	8009664 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80097f6:	2112      	movs	r1, #18
 80097f8:	20d4      	movs	r0, #212	; 0xd4
 80097fa:	f7ff ff4d 	bl	8009698 <SENSOR_IO_Read>
 80097fe:	4603      	mov	r3, r0
 8009800:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8009802:	88fb      	ldrh	r3, [r7, #6]
 8009804:	0a1b      	lsrs	r3, r3, #8
 8009806:	b29b      	uxth	r3, r3
 8009808:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800980a:	7bbb      	ldrb	r3, [r7, #14]
 800980c:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8009810:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8009812:	7bba      	ldrb	r2, [r7, #14]
 8009814:	7bfb      	ldrb	r3, [r7, #15]
 8009816:	4313      	orrs	r3, r2
 8009818:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800981a:	7bbb      	ldrb	r3, [r7, #14]
 800981c:	461a      	mov	r2, r3
 800981e:	2112      	movs	r1, #18
 8009820:	20d4      	movs	r0, #212	; 0xd4
 8009822:	f7ff ff1f 	bl	8009664 <SENSOR_IO_Write>
}
 8009826:	bf00      	nop
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b082      	sub	sp, #8
 8009832:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8009834:	2300      	movs	r3, #0
 8009836:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8009838:	2110      	movs	r1, #16
 800983a:	20d4      	movs	r0, #212	; 0xd4
 800983c:	f7ff ff2c 	bl	8009698 <SENSOR_IO_Read>
 8009840:	4603      	mov	r3, r0
 8009842:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8009844:	79fb      	ldrb	r3, [r7, #7]
 8009846:	f003 030f 	and.w	r3, r3, #15
 800984a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 800984c:	79fb      	ldrb	r3, [r7, #7]
 800984e:	461a      	mov	r2, r3
 8009850:	2110      	movs	r1, #16
 8009852:	20d4      	movs	r0, #212	; 0xd4
 8009854:	f7ff ff06 	bl	8009664 <SENSOR_IO_Write>
}
 8009858:	bf00      	nop
 800985a:	3708      	adds	r7, #8
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8009860:	b580      	push	{r7, lr}
 8009862:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8009864:	f7ff fef4 	bl	8009650 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8009868:	210f      	movs	r1, #15
 800986a:	20d4      	movs	r0, #212	; 0xd4
 800986c:	f7ff ff14 	bl	8009698 <SENSOR_IO_Read>
 8009870:	4603      	mov	r3, r0
}
 8009872:	4618      	mov	r0, r3
 8009874:	bd80      	pop	{r7, pc}

08009876 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b084      	sub	sp, #16
 800987a:	af00      	add	r7, sp, #0
 800987c:	4603      	mov	r3, r0
 800987e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8009880:	2300      	movs	r3, #0
 8009882:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8009884:	2115      	movs	r1, #21
 8009886:	20d4      	movs	r0, #212	; 0xd4
 8009888:	f7ff ff06 	bl	8009698 <SENSOR_IO_Read>
 800988c:	4603      	mov	r3, r0
 800988e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8009890:	7bfb      	ldrb	r3, [r7, #15]
 8009892:	f023 0310 	bic.w	r3, r3, #16
 8009896:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8009898:	88fb      	ldrh	r3, [r7, #6]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d003      	beq.n	80098a6 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800989e:	7bfb      	ldrb	r3, [r7, #15]
 80098a0:	f043 0310 	orr.w	r3, r3, #16
 80098a4:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80098a6:	7bfb      	ldrb	r3, [r7, #15]
 80098a8:	461a      	mov	r2, r3
 80098aa:	2115      	movs	r1, #21
 80098ac:	20d4      	movs	r0, #212	; 0xd4
 80098ae:	f7ff fed9 	bl	8009664 <SENSOR_IO_Write>
}
 80098b2:	bf00      	nop
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
	...

080098bc <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80098c4:	2300      	movs	r3, #0
 80098c6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80098c8:	2300      	movs	r3, #0
 80098ca:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80098cc:	f04f 0300 	mov.w	r3, #0
 80098d0:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80098d2:	2110      	movs	r1, #16
 80098d4:	20d4      	movs	r0, #212	; 0xd4
 80098d6:	f7ff fedf 	bl	8009698 <SENSOR_IO_Read>
 80098da:	4603      	mov	r3, r0
 80098dc:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80098de:	f107 0208 	add.w	r2, r7, #8
 80098e2:	2306      	movs	r3, #6
 80098e4:	2128      	movs	r1, #40	; 0x28
 80098e6:	20d4      	movs	r0, #212	; 0xd4
 80098e8:	f7ff fef4 	bl	80096d4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80098ec:	2300      	movs	r3, #0
 80098ee:	77fb      	strb	r3, [r7, #31]
 80098f0:	e01c      	b.n	800992c <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80098f2:	7ffb      	ldrb	r3, [r7, #31]
 80098f4:	005b      	lsls	r3, r3, #1
 80098f6:	3301      	adds	r3, #1
 80098f8:	3320      	adds	r3, #32
 80098fa:	443b      	add	r3, r7
 80098fc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8009900:	b29b      	uxth	r3, r3
 8009902:	021b      	lsls	r3, r3, #8
 8009904:	b29a      	uxth	r2, r3
 8009906:	7ffb      	ldrb	r3, [r7, #31]
 8009908:	005b      	lsls	r3, r3, #1
 800990a:	3320      	adds	r3, #32
 800990c:	443b      	add	r3, r7
 800990e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8009912:	b29b      	uxth	r3, r3
 8009914:	4413      	add	r3, r2
 8009916:	b29a      	uxth	r2, r3
 8009918:	7ffb      	ldrb	r3, [r7, #31]
 800991a:	b212      	sxth	r2, r2
 800991c:	005b      	lsls	r3, r3, #1
 800991e:	3320      	adds	r3, #32
 8009920:	443b      	add	r3, r7
 8009922:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8009926:	7ffb      	ldrb	r3, [r7, #31]
 8009928:	3301      	adds	r3, #1
 800992a:	77fb      	strb	r3, [r7, #31]
 800992c:	7ffb      	ldrb	r3, [r7, #31]
 800992e:	2b02      	cmp	r3, #2
 8009930:	d9df      	bls.n	80098f2 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8009932:	7dfb      	ldrb	r3, [r7, #23]
 8009934:	f003 030c 	and.w	r3, r3, #12
 8009938:	2b0c      	cmp	r3, #12
 800993a:	d829      	bhi.n	8009990 <LSM6DSL_AccReadXYZ+0xd4>
 800993c:	a201      	add	r2, pc, #4	; (adr r2, 8009944 <LSM6DSL_AccReadXYZ+0x88>)
 800993e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009942:	bf00      	nop
 8009944:	08009979 	.word	0x08009979
 8009948:	08009991 	.word	0x08009991
 800994c:	08009991 	.word	0x08009991
 8009950:	08009991 	.word	0x08009991
 8009954:	0800998b 	.word	0x0800998b
 8009958:	08009991 	.word	0x08009991
 800995c:	08009991 	.word	0x08009991
 8009960:	08009991 	.word	0x08009991
 8009964:	0800997f 	.word	0x0800997f
 8009968:	08009991 	.word	0x08009991
 800996c:	08009991 	.word	0x08009991
 8009970:	08009991 	.word	0x08009991
 8009974:	08009985 	.word	0x08009985
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8009978:	4b18      	ldr	r3, [pc, #96]	; (80099dc <LSM6DSL_AccReadXYZ+0x120>)
 800997a:	61bb      	str	r3, [r7, #24]
    break;
 800997c:	e008      	b.n	8009990 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800997e:	4b18      	ldr	r3, [pc, #96]	; (80099e0 <LSM6DSL_AccReadXYZ+0x124>)
 8009980:	61bb      	str	r3, [r7, #24]
    break;
 8009982:	e005      	b.n	8009990 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8009984:	4b17      	ldr	r3, [pc, #92]	; (80099e4 <LSM6DSL_AccReadXYZ+0x128>)
 8009986:	61bb      	str	r3, [r7, #24]
    break;
 8009988:	e002      	b.n	8009990 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800998a:	4b17      	ldr	r3, [pc, #92]	; (80099e8 <LSM6DSL_AccReadXYZ+0x12c>)
 800998c:	61bb      	str	r3, [r7, #24]
    break;    
 800998e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8009990:	2300      	movs	r3, #0
 8009992:	77fb      	strb	r3, [r7, #31]
 8009994:	e01a      	b.n	80099cc <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8009996:	7ffb      	ldrb	r3, [r7, #31]
 8009998:	005b      	lsls	r3, r3, #1
 800999a:	3320      	adds	r3, #32
 800999c:	443b      	add	r3, r7
 800999e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80099a2:	ee07 3a90 	vmov	s15, r3
 80099a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80099aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80099ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099b2:	7ffb      	ldrb	r3, [r7, #31]
 80099b4:	005b      	lsls	r3, r3, #1
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	4413      	add	r3, r2
 80099ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80099be:	ee17 2a90 	vmov	r2, s15
 80099c2:	b212      	sxth	r2, r2
 80099c4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80099c6:	7ffb      	ldrb	r3, [r7, #31]
 80099c8:	3301      	adds	r3, #1
 80099ca:	77fb      	strb	r3, [r7, #31]
 80099cc:	7ffb      	ldrb	r3, [r7, #31]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d9e1      	bls.n	8009996 <LSM6DSL_AccReadXYZ+0xda>
  }
}
 80099d2:	bf00      	nop
 80099d4:	bf00      	nop
 80099d6:	3720      	adds	r7, #32
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	3d79db23 	.word	0x3d79db23
 80099e0:	3df9db23 	.word	0x3df9db23
 80099e4:	3e79db23 	.word	0x3e79db23
 80099e8:	3ef9db23 	.word	0x3ef9db23

080099ec <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	4603      	mov	r3, r0
 80099f4:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 80099f6:	79fb      	ldrb	r3, [r7, #7]
 80099f8:	2b2f      	cmp	r3, #47	; 0x2f
 80099fa:	d906      	bls.n	8009a0a <Hex2Num+0x1e>
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	2b39      	cmp	r3, #57	; 0x39
 8009a00:	d803      	bhi.n	8009a0a <Hex2Num+0x1e>
        return a - '0';
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	3b30      	subs	r3, #48	; 0x30
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	e014      	b.n	8009a34 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8009a0a:	79fb      	ldrb	r3, [r7, #7]
 8009a0c:	2b60      	cmp	r3, #96	; 0x60
 8009a0e:	d906      	bls.n	8009a1e <Hex2Num+0x32>
 8009a10:	79fb      	ldrb	r3, [r7, #7]
 8009a12:	2b66      	cmp	r3, #102	; 0x66
 8009a14:	d803      	bhi.n	8009a1e <Hex2Num+0x32>
        return (a - 'a') + 10;
 8009a16:	79fb      	ldrb	r3, [r7, #7]
 8009a18:	3b57      	subs	r3, #87	; 0x57
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	e00a      	b.n	8009a34 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8009a1e:	79fb      	ldrb	r3, [r7, #7]
 8009a20:	2b40      	cmp	r3, #64	; 0x40
 8009a22:	d906      	bls.n	8009a32 <Hex2Num+0x46>
 8009a24:	79fb      	ldrb	r3, [r7, #7]
 8009a26:	2b46      	cmp	r3, #70	; 0x46
 8009a28:	d803      	bhi.n	8009a32 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8009a2a:	79fb      	ldrb	r3, [r7, #7]
 8009a2c:	3b37      	subs	r3, #55	; 0x37
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	e000      	b.n	8009a34 <Hex2Num+0x48>
    }

    return 0;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	370c      	adds	r7, #12
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr

08009a40 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8009a52:	e012      	b.n	8009a7a <ParseHexNumber+0x3a>
        sum <<= 4;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff ffc4 	bl	80099ec <Hex2Num>
 8009a64:	4603      	mov	r3, r0
 8009a66:	461a      	mov	r2, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	60fb      	str	r3, [r7, #12]
        ptr++;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	3301      	adds	r3, #1
 8009a72:	607b      	str	r3, [r7, #4]
        i++;
 8009a74:	7afb      	ldrb	r3, [r7, #11]
 8009a76:	3301      	adds	r3, #1
 8009a78:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	2b2f      	cmp	r3, #47	; 0x2f
 8009a80:	d903      	bls.n	8009a8a <ParseHexNumber+0x4a>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b39      	cmp	r3, #57	; 0x39
 8009a88:	d9e4      	bls.n	8009a54 <ParseHexNumber+0x14>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	2b60      	cmp	r3, #96	; 0x60
 8009a90:	d903      	bls.n	8009a9a <ParseHexNumber+0x5a>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	2b66      	cmp	r3, #102	; 0x66
 8009a98:	d9dc      	bls.n	8009a54 <ParseHexNumber+0x14>
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	2b40      	cmp	r3, #64	; 0x40
 8009aa0:	d903      	bls.n	8009aaa <ParseHexNumber+0x6a>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	2b46      	cmp	r3, #70	; 0x46
 8009aa8:	d9d4      	bls.n	8009a54 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d002      	beq.n	8009ab6 <ParseHexNumber+0x76>
        *cnt = i;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	7afa      	ldrb	r2, [r7, #11]
 8009ab4:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8009ab6:	68fb      	ldr	r3, [r7, #12]
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b085      	sub	sp, #20
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8009aca:	2300      	movs	r3, #0
 8009acc:	73fb      	strb	r3, [r7, #15]
 8009ace:	2300      	movs	r3, #0
 8009ad0:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	2b2d      	cmp	r3, #45	; 0x2d
 8009adc:	d119      	bne.n	8009b12 <ParseNumber+0x52>
        minus = 1;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	607b      	str	r3, [r7, #4]
        i++;
 8009ae8:	7bbb      	ldrb	r3, [r7, #14]
 8009aea:	3301      	adds	r3, #1
 8009aec:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8009aee:	e010      	b.n	8009b12 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8009af0:	68ba      	ldr	r2, [r7, #8]
 8009af2:	4613      	mov	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	005b      	lsls	r3, r3, #1
 8009afa:	461a      	mov	r2, r3
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	3b30      	subs	r3, #48	; 0x30
 8009b02:	4413      	add	r3, r2
 8009b04:	60bb      	str	r3, [r7, #8]
        ptr++;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	607b      	str	r3, [r7, #4]
        i++;
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	2b2f      	cmp	r3, #47	; 0x2f
 8009b18:	d903      	bls.n	8009b22 <ParseNumber+0x62>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	2b39      	cmp	r3, #57	; 0x39
 8009b20:	d9e6      	bls.n	8009af0 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d002      	beq.n	8009b2e <ParseNumber+0x6e>
        *cnt = i;
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	7bba      	ldrb	r2, [r7, #14]
 8009b2c:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8009b2e:	7bfb      	ldrb	r3, [r7, #15]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d002      	beq.n	8009b3a <ParseNumber+0x7a>
        return 0 - sum;
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	425b      	negs	r3, r3
 8009b38:	e000      	b.n	8009b3c <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8009b3a:	68bb      	ldr	r3, [r7, #8]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8009b52:	2300      	movs	r3, #0
 8009b54:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8009b56:	e019      	b.n	8009b8c <ParseMAC+0x44>
    hexcnt = 1;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	2b3a      	cmp	r3, #58	; 0x3a
 8009b62:	d00e      	beq.n	8009b82 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8009b64:	f107 030e 	add.w	r3, r7, #14
 8009b68:	4619      	mov	r1, r3
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff ff68 	bl	8009a40 <ParseHexNumber>
 8009b70:	4601      	mov	r1, r0
 8009b72:	7bfb      	ldrb	r3, [r7, #15]
 8009b74:	1c5a      	adds	r2, r3, #1
 8009b76:	73fa      	strb	r2, [r7, #15]
 8009b78:	461a      	mov	r2, r3
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	b2ca      	uxtb	r2, r1
 8009b80:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8009b82:	7bbb      	ldrb	r3, [r7, #14]
 8009b84:	461a      	mov	r2, r3
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4413      	add	r3, r2
 8009b8a:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d1e1      	bne.n	8009b58 <ParseMAC+0x10>
  }
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b084      	sub	sp, #16
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
 8009ba6:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8009bac:	e019      	b.n	8009be2 <ParseIP+0x44>
    hexcnt = 1;
 8009bae:	2301      	movs	r3, #1
 8009bb0:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8009bb8:	d00e      	beq.n	8009bd8 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8009bba:	f107 030e 	add.w	r3, r7, #14
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f7ff ff7d 	bl	8009ac0 <ParseNumber>
 8009bc6:	4601      	mov	r1, r0
 8009bc8:	7bfb      	ldrb	r3, [r7, #15]
 8009bca:	1c5a      	adds	r2, r3, #1
 8009bcc:	73fa      	strb	r2, [r7, #15]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	b2ca      	uxtb	r2, r1
 8009bd6:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8009bd8:	7bbb      	ldrb	r3, [r7, #14]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	4413      	add	r3, r2
 8009be0:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1e1      	bne.n	8009bae <ParseIP+0x10>
  }
}
 8009bea:	bf00      	nop
 8009bec:	bf00      	nop
 8009bee:	3710      	adds	r7, #16
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	3302      	adds	r3, #2
 8009c06:	4934      	ldr	r1, [pc, #208]	; (8009cd8 <AT_ParseInfo+0xe4>)
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f009 fb85 	bl	8013318 <strtok>
 8009c0e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8009c10:	e05a      	b.n	8009cc8 <AT_ParseInfo+0xd4>
    switch (num++) {
 8009c12:	7afb      	ldrb	r3, [r7, #11]
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	72fa      	strb	r2, [r7, #11]
 8009c18:	2b06      	cmp	r3, #6
 8009c1a:	d84f      	bhi.n	8009cbc <AT_ParseInfo+0xc8>
 8009c1c:	a201      	add	r2, pc, #4	; (adr r2, 8009c24 <AT_ParseInfo+0x30>)
 8009c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c22:	bf00      	nop
 8009c24:	08009c41 	.word	0x08009c41
 8009c28:	08009c4f 	.word	0x08009c4f
 8009c2c:	08009c5f 	.word	0x08009c5f
 8009c30:	08009c6f 	.word	0x08009c6f
 8009c34:	08009c7f 	.word	0x08009c7f
 8009c38:	08009c8f 	.word	0x08009c8f
 8009c3c:	08009ca3 	.word	0x08009ca3
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	68f9      	ldr	r1, [r7, #12]
 8009c46:	4618      	mov	r0, r3
 8009c48:	f009 fb3d 	bl	80132c6 <strncpy>
      break;
 8009c4c:	e037      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	3320      	adds	r3, #32
 8009c52:	2218      	movs	r2, #24
 8009c54:	68f9      	ldr	r1, [r7, #12]
 8009c56:	4618      	mov	r0, r3
 8009c58:	f009 fb35 	bl	80132c6 <strncpy>
      break;
 8009c5c:	e02f      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	3338      	adds	r3, #56	; 0x38
 8009c62:	2210      	movs	r2, #16
 8009c64:	68f9      	ldr	r1, [r7, #12]
 8009c66:	4618      	mov	r0, r3
 8009c68:	f009 fb2d 	bl	80132c6 <strncpy>
      break;
 8009c6c:	e027      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	3348      	adds	r3, #72	; 0x48
 8009c72:	2210      	movs	r2, #16
 8009c74:	68f9      	ldr	r1, [r7, #12]
 8009c76:	4618      	mov	r0, r3
 8009c78:	f009 fb25 	bl	80132c6 <strncpy>
      break;
 8009c7c:	e01f      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	3358      	adds	r3, #88	; 0x58
 8009c82:	2210      	movs	r2, #16
 8009c84:	68f9      	ldr	r1, [r7, #12]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f009 fb1d 	bl	80132c6 <strncpy>
      break;
 8009c8c:	e017      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8009c8e:	2100      	movs	r1, #0
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f7ff ff15 	bl	8009ac0 <ParseNumber>
 8009c96:	4603      	mov	r3, r0
 8009c98:	461a      	mov	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8009ca0:	e00d      	b.n	8009cbe <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8009ca2:	490e      	ldr	r1, [pc, #56]	; (8009cdc <AT_ParseInfo+0xe8>)
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f009 fb37 	bl	8013318 <strtok>
 8009caa:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	3368      	adds	r3, #104	; 0x68
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	68f9      	ldr	r1, [r7, #12]
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f009 fb06 	bl	80132c6 <strncpy>
      break;
 8009cba:	e000      	b.n	8009cbe <AT_ParseInfo+0xca>

    default: break;
 8009cbc:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8009cbe:	4906      	ldr	r1, [pc, #24]	; (8009cd8 <AT_ParseInfo+0xe4>)
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	f009 fb29 	bl	8013318 <strtok>
 8009cc6:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d1a1      	bne.n	8009c12 <AT_ParseInfo+0x1e>
  }
}
 8009cce:	bf00      	nop
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	0801459c 	.word	0x0801459c
 8009cdc:	080145a0 	.word	0x080145a0

08009ce0 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8009cea:	2300      	movs	r3, #0
 8009cec:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	3302      	adds	r3, #2
 8009cf2:	4952      	ldr	r1, [pc, #328]	; (8009e3c <AT_ParseConnSettings+0x15c>)
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f009 fb0f 	bl	8013318 <strtok>
 8009cfa:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8009cfc:	e095      	b.n	8009e2a <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8009cfe:	7bfb      	ldrb	r3, [r7, #15]
 8009d00:	1c5a      	adds	r2, r3, #1
 8009d02:	73fa      	strb	r2, [r7, #15]
 8009d04:	2b0b      	cmp	r3, #11
 8009d06:	d87f      	bhi.n	8009e08 <AT_ParseConnSettings+0x128>
 8009d08:	a201      	add	r2, pc, #4	; (adr r2, 8009d10 <AT_ParseConnSettings+0x30>)
 8009d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d0e:	bf00      	nop
 8009d10:	08009d41 	.word	0x08009d41
 8009d14:	08009d4f 	.word	0x08009d4f
 8009d18:	08009d5f 	.word	0x08009d5f
 8009d1c:	08009d73 	.word	0x08009d73
 8009d20:	08009d87 	.word	0x08009d87
 8009d24:	08009d9b 	.word	0x08009d9b
 8009d28:	08009da9 	.word	0x08009da9
 8009d2c:	08009db7 	.word	0x08009db7
 8009d30:	08009dc5 	.word	0x08009dc5
 8009d34:	08009dd3 	.word	0x08009dd3
 8009d38:	08009de1 	.word	0x08009de1
 8009d3c:	08009df5 	.word	0x08009df5
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	2221      	movs	r2, #33	; 0x21
 8009d44:	68b9      	ldr	r1, [r7, #8]
 8009d46:	4618      	mov	r0, r3
 8009d48:	f009 fabd 	bl	80132c6 <strncpy>
      break;
 8009d4c:	e05d      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	3321      	adds	r3, #33	; 0x21
 8009d52:	2221      	movs	r2, #33	; 0x21
 8009d54:	68b9      	ldr	r1, [r7, #8]
 8009d56:	4618      	mov	r0, r3
 8009d58:	f009 fab5 	bl	80132c6 <strncpy>
      break;
 8009d5c:	e055      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8009d5e:	2100      	movs	r1, #0
 8009d60:	68b8      	ldr	r0, [r7, #8]
 8009d62:	f7ff fead 	bl	8009ac0 <ParseNumber>
 8009d66:	4603      	mov	r3, r0
 8009d68:	b2da      	uxtb	r2, r3
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8009d70:	e04b      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8009d72:	2100      	movs	r1, #0
 8009d74:	68b8      	ldr	r0, [r7, #8]
 8009d76:	f7ff fea3 	bl	8009ac0 <ParseNumber>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8009d84:	e041      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8009d86:	2100      	movs	r1, #0
 8009d88:	68b8      	ldr	r0, [r7, #8]
 8009d8a:	f7ff fe99 	bl	8009ac0 <ParseNumber>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8009d98:	e037      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	3348      	adds	r3, #72	; 0x48
 8009d9e:	4619      	mov	r1, r3
 8009da0:	68b8      	ldr	r0, [r7, #8]
 8009da2:	f7ff fefc 	bl	8009b9e <ParseIP>
      break;
 8009da6:	e030      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	334c      	adds	r3, #76	; 0x4c
 8009dac:	4619      	mov	r1, r3
 8009dae:	68b8      	ldr	r0, [r7, #8]
 8009db0:	f7ff fef5 	bl	8009b9e <ParseIP>
      break;
 8009db4:	e029      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	3350      	adds	r3, #80	; 0x50
 8009dba:	4619      	mov	r1, r3
 8009dbc:	68b8      	ldr	r0, [r7, #8]
 8009dbe:	f7ff feee 	bl	8009b9e <ParseIP>
      break;
 8009dc2:	e022      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	3354      	adds	r3, #84	; 0x54
 8009dc8:	4619      	mov	r1, r3
 8009dca:	68b8      	ldr	r0, [r7, #8]
 8009dcc:	f7ff fee7 	bl	8009b9e <ParseIP>
      break;
 8009dd0:	e01b      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	3358      	adds	r3, #88	; 0x58
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	68b8      	ldr	r0, [r7, #8]
 8009dda:	f7ff fee0 	bl	8009b9e <ParseIP>
      break;
 8009dde:	e014      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8009de0:	2100      	movs	r1, #0
 8009de2:	68b8      	ldr	r0, [r7, #8]
 8009de4:	f7ff fe6c 	bl	8009ac0 <ParseNumber>
 8009de8:	4603      	mov	r3, r0
 8009dea:	b2da      	uxtb	r2, r3
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8009df2:	e00a      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8009df4:	2100      	movs	r1, #0
 8009df6:	68b8      	ldr	r0, [r7, #8]
 8009df8:	f7ff fe62 	bl	8009ac0 <ParseNumber>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8009e06:	e000      	b.n	8009e0a <AT_ParseConnSettings+0x12a>

    default:
      break;
 8009e08:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8009e0a:	490c      	ldr	r1, [pc, #48]	; (8009e3c <AT_ParseConnSettings+0x15c>)
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	f009 fa83 	bl	8013318 <strtok>
 8009e12:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d007      	beq.n	8009e2a <AT_ParseConnSettings+0x14a>
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	3b01      	subs	r3, #1
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	2b2c      	cmp	r3, #44	; 0x2c
 8009e22:	d102      	bne.n	8009e2a <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8009e24:	7bfb      	ldrb	r3, [r7, #15]
 8009e26:	3301      	adds	r3, #1
 8009e28:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f47f af66 	bne.w	8009cfe <AT_ParseConnSettings+0x1e>
    }
  }
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	3710      	adds	r7, #16
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}
 8009e3c:	0801459c 	.word	0x0801459c

08009e40 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	3302      	adds	r3, #2
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	2b31      	cmp	r3, #49	; 0x31
 8009e52:	bf0c      	ite	eq
 8009e54:	2301      	moveq	r3, #1
 8009e56:	2300      	movne	r3, #0
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	701a      	strb	r2, [r3, #0]
}
 8009e60:	bf00      	nop
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8009e6c:	b590      	push	{r4, r7, lr}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8009e86:	68b8      	ldr	r0, [r7, #8]
 8009e88:	f7f6 f9a2 	bl	80001d0 <strlen>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	b299      	uxth	r1, r3
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8009e96:	461a      	mov	r2, r3
 8009e98:	68b8      	ldr	r0, [r7, #8]
 8009e9a:	47a0      	blx	r4
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	dd3e      	ble.n	8009f24 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8009eb2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	4798      	blx	r3
 8009eba:	4603      	mov	r3, r0
 8009ebc:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8009ebe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	dd27      	ble.n	8009f16 <AT_ExecuteCommand+0xaa>
 8009ec6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009eca:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009ece:	dc22      	bgt.n	8009f16 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8009ed0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009ed4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009ed8:	d105      	bne.n	8009ee6 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8009eda:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	3b01      	subs	r3, #1
 8009ee2:	b29b      	uxth	r3, r3
 8009ee4:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8009ee6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	4413      	add	r3, r2
 8009eee:	2200      	movs	r2, #0
 8009ef0:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8009ef2:	490f      	ldr	r1, [pc, #60]	; (8009f30 <AT_ExecuteCommand+0xc4>)
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f009 f9f9 	bl	80132ec <strstr>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d001      	beq.n	8009f04 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	e010      	b.n	8009f26 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8009f04:	490b      	ldr	r1, [pc, #44]	; (8009f34 <AT_ExecuteCommand+0xc8>)
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f009 f9f0 	bl	80132ec <strstr>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d001      	beq.n	8009f16 <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8009f12:	2305      	movs	r3, #5
 8009f14:	e007      	b.n	8009f26 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8009f16:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009f1a:	f113 0f04 	cmn.w	r3, #4
 8009f1e:	d101      	bne.n	8009f24 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8009f20:	2306      	movs	r3, #6
 8009f22:	e000      	b.n	8009f26 <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8009f24:	2304      	movs	r3, #4
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	371c      	adds	r7, #28
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd90      	pop	{r4, r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	080145b0 	.word	0x080145b0
 8009f34:	080145bc 	.word	0x080145bc

08009f38 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	607a      	str	r2, [r7, #4]
 8009f44:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8009f46:	2300      	movs	r3, #0
 8009f48:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8009f52:	68b8      	ldr	r0, [r7, #8]
 8009f54:	f7f6 f93c 	bl	80001d0 <strlen>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8009f5c:	8a7b      	ldrh	r3, [r7, #18]
 8009f5e:	f003 0301 	and.w	r3, r3, #1
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d001      	beq.n	8009f6a <AT_RequestSendData+0x32>
 8009f66:	2302      	movs	r3, #2
 8009f68:	e053      	b.n	800a012 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8009f76:	8a79      	ldrh	r1, [r7, #18]
 8009f78:	68b8      	ldr	r0, [r7, #8]
 8009f7a:	4798      	blx	r3
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8009f80:	8a3a      	ldrh	r2, [r7, #16]
 8009f82:	8a7b      	ldrh	r3, [r7, #18]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d143      	bne.n	800a010 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8009f94:	8879      	ldrh	r1, [r7, #2]
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	4798      	blx	r3
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8009f9e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009fa2:	887b      	ldrh	r3, [r7, #2]
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d131      	bne.n	800a00c <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	6a38      	ldr	r0, [r7, #32]
 8009fb8:	4798      	blx	r3
 8009fba:	4603      	mov	r3, r0
 8009fbc:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8009fbe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	dd19      	ble.n	8009ffa <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8009fc6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009fca:	6a3a      	ldr	r2, [r7, #32]
 8009fcc:	4413      	add	r3, r2
 8009fce:	2200      	movs	r2, #0
 8009fd0:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8009fd2:	4912      	ldr	r1, [pc, #72]	; (800a01c <AT_RequestSendData+0xe4>)
 8009fd4:	6a38      	ldr	r0, [r7, #32]
 8009fd6:	f009 f989 	bl	80132ec <strstr>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d001      	beq.n	8009fe4 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	e016      	b.n	800a012 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8009fe4:	490e      	ldr	r1, [pc, #56]	; (800a020 <AT_RequestSendData+0xe8>)
 8009fe6:	6a38      	ldr	r0, [r7, #32]
 8009fe8:	f009 f980 	bl	80132ec <strstr>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d001      	beq.n	8009ff6 <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8009ff2:	2305      	movs	r3, #5
 8009ff4:	e00d      	b.n	800a012 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8009ff6:	2302      	movs	r3, #2
 8009ff8:	e00b      	b.n	800a012 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8009ffa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009ffe:	f113 0f04 	cmn.w	r3, #4
 800a002:	d101      	bne.n	800a008 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 800a004:	2306      	movs	r3, #6
 800a006:	e004      	b.n	800a012 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 800a008:	2302      	movs	r3, #2
 800a00a:	e002      	b.n	800a012 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 800a00c:	2302      	movs	r3, #2
 800a00e:	e000      	b.n	800a012 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800a010:	2304      	movs	r3, #4
}
 800a012:	4618      	mov	r0, r3
 800a014:	3718      	adds	r7, #24
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	080145b0 	.word	0x080145b0
 800a020:	080145bc 	.word	0x080145bc

0800a024 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 800a024:	b590      	push	{r4, r7, lr}
 800a026:	b087      	sub	sp, #28
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	60b9      	str	r1, [r7, #8]
 800a02e:	607a      	str	r2, [r7, #4]
 800a030:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a038:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800a040:	68b8      	ldr	r0, [r7, #8]
 800a042:	f7f6 f8c5 	bl	80001d0 <strlen>
 800a046:	4603      	mov	r3, r0
 800a048:	b299      	uxth	r1, r3
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800a050:	461a      	mov	r2, r3
 800a052:	68b8      	ldr	r0, [r7, #8]
 800a054:	47a0      	blx	r4
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	dd6f      	ble.n	800a13c <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800a068:	2100      	movs	r1, #0
 800a06a:	6938      	ldr	r0, [r7, #16]
 800a06c:	4798      	blx	r3
 800a06e:	4603      	mov	r3, r0
 800a070:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	2b0d      	cmp	r3, #13
 800a078:	d104      	bne.n	800a084 <AT_RequestReceiveData+0x60>
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	3301      	adds	r3, #1
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	2b0a      	cmp	r3, #10
 800a082:	d001      	beq.n	800a088 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 800a084:	2304      	movs	r3, #4
 800a086:	e05a      	b.n	800a13e <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	3b02      	subs	r3, #2
 800a08c:	617b      	str	r3, [r7, #20]
    p+=2;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	3302      	adds	r3, #2
 800a092:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	2b07      	cmp	r3, #7
 800a098:	d94a      	bls.n	800a130 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800a09a:	e002      	b.n	800a0a2 <AT_RequestReceiveData+0x7e>
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	3b01      	subs	r3, #1
 800a0a0:	617b      	str	r3, [r7, #20]
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d006      	beq.n	800a0b6 <AT_RequestReceiveData+0x92>
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	693a      	ldr	r2, [r7, #16]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	2b15      	cmp	r3, #21
 800a0b4:	d0f2      	beq.n	800a09c <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	4413      	add	r3, r2
 800a0bc:	2200      	movs	r2, #0
 800a0be:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	3b08      	subs	r3, #8
 800a0c4:	693a      	ldr	r2, [r7, #16]
 800a0c6:	4413      	add	r3, r2
 800a0c8:	491f      	ldr	r1, [pc, #124]	; (800a148 <AT_RequestReceiveData+0x124>)
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f009 f90e 	bl	80132ec <strstr>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d016      	beq.n	800a104 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	3b08      	subs	r3, #8
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e0:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800a0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e4:	881b      	ldrh	r3, [r3, #0]
 800a0e6:	887a      	ldrh	r2, [r7, #2]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d202      	bcs.n	800a0f2 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 800a0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ee:	887a      	ldrh	r2, [r7, #2]
 800a0f0:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800a0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f4:	881b      	ldrh	r3, [r3, #0]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	6939      	ldr	r1, [r7, #16]
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f008 fb91 	bl	8012822 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 800a100:	2300      	movs	r3, #0
 800a102:	e01c      	b.n	800a13e <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	3b04      	subs	r3, #4
 800a108:	693a      	ldr	r2, [r7, #16]
 800a10a:	4413      	add	r3, r2
 800a10c:	2204      	movs	r2, #4
 800a10e:	490f      	ldr	r1, [pc, #60]	; (800a14c <AT_RequestReceiveData+0x128>)
 800a110:	4618      	mov	r0, r3
 800a112:	f008 fb76 	bl	8012802 <memcmp>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d104      	bne.n	800a126 <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 800a11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11e:	2200      	movs	r2, #0
 800a120:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a122:	2305      	movs	r3, #5
 800a124:	e00b      	b.n	800a13e <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 800a126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a128:	2200      	movs	r2, #0
 800a12a:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800a12c:	2305      	movs	r3, #5
 800a12e:	e006      	b.n	800a13e <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	f113 0f04 	cmn.w	r3, #4
 800a136:	d101      	bne.n	800a13c <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 800a138:	2306      	movs	r3, #6
 800a13a:	e000      	b.n	800a13e <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 800a13c:	2304      	movs	r3, #4
}
 800a13e:	4618      	mov	r0, r3
 800a140:	371c      	adds	r7, #28
 800a142:	46bd      	mov	sp, r7
 800a144:	bd90      	pop	{r4, r7, pc}
 800a146:	bf00      	nop
 800a148:	080145b0 	.word	0x080145b0
 800a14c:	080145c4 	.word	0x080145c4

0800a150 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a158:	2302      	movs	r3, #2
 800a15a:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f247 5230 	movw	r2, #30000	; 0x7530
 800a162:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a16c:	2000      	movs	r0, #0
 800a16e:	4798      	blx	r3
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d113      	bne.n	800a19e <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a17c:	461a      	mov	r2, r3
 800a17e:	490a      	ldr	r1, [pc, #40]	; (800a1a8 <ES_WIFI_Init+0x58>)
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f7ff fe73 	bl	8009e6c <AT_ExecuteCommand>
 800a186:	4603      	mov	r3, r0
 800a188:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800a18a:	7bfb      	ldrb	r3, [r7, #15]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d106      	bne.n	800a19e <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a196:	4619      	mov	r1, r3
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f7ff fd2b 	bl	8009bf4 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 800a19e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	080145cc 	.word	0x080145cc

0800a1ac <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b085      	sub	sp, #20
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
 800a1b8:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d00b      	beq.n	800a1d8 <ES_WIFI_RegisterBusIO+0x2c>
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d008      	beq.n	800a1d8 <ES_WIFI_RegisterBusIO+0x2c>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d005      	beq.n	800a1d8 <ES_WIFI_RegisterBusIO+0x2c>
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d002      	beq.n	800a1d8 <ES_WIFI_RegisterBusIO+0x2c>
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d101      	bne.n	800a1dc <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800a1d8:	2302      	movs	r3, #2
 800a1da:	e014      	b.n	800a206 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	69ba      	ldr	r2, [r7, #24]
 800a1f0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	69fa      	ldr	r2, [r7, #28]
 800a1f8:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	683a      	ldr	r2, [r7, #0]
 800a200:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 800a204:	2300      	movs	r3, #0
}
 800a206:	4618      	mov	r0, r3
 800a208:	3714      	adds	r7, #20
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr
	...

0800a214 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af00      	add	r7, sp, #0
 800a21a:	60f8      	str	r0, [r7, #12]
 800a21c:	60b9      	str	r1, [r7, #8]
 800a21e:	607a      	str	r2, [r7, #4]
 800a220:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	4932      	ldr	r1, [pc, #200]	; (800a2f4 <ES_WIFI_Connect+0xe0>)
 800a22c:	4618      	mov	r0, r3
 800a22e:	f008 ffe7 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a23e:	461a      	mov	r2, r3
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	f7ff fe13 	bl	8009e6c <AT_ExecuteCommand>
 800a246:	4603      	mov	r3, r0
 800a248:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800a24a:	7dfb      	ldrb	r3, [r7, #23]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d14b      	bne.n	800a2e8 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	4927      	ldr	r1, [pc, #156]	; (800a2f8 <ES_WIFI_Connect+0xe4>)
 800a25a:	4618      	mov	r0, r3
 800a25c:	f008 ffd0 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a26c:	461a      	mov	r2, r3
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f7ff fdfc 	bl	8009e6c <AT_ExecuteCommand>
 800a274:	4603      	mov	r3, r0
 800a276:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800a278:	7dfb      	ldrb	r3, [r7, #23]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d134      	bne.n	800a2e8 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	78fa      	ldrb	r2, [r7, #3]
 800a282:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a28c:	78fa      	ldrb	r2, [r7, #3]
 800a28e:	491b      	ldr	r1, [pc, #108]	; (800a2fc <ES_WIFI_Connect+0xe8>)
 800a290:	4618      	mov	r0, r3
 800a292:	f008 ffb5 	bl	8013200 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	68f8      	ldr	r0, [r7, #12]
 800a2a6:	f7ff fde1 	bl	8009e6c <AT_ExecuteCommand>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800a2ae:	7dfb      	ldrb	r3, [r7, #23]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d119      	bne.n	800a2e8 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a2ba:	4911      	ldr	r1, [pc, #68]	; (800a300 <ES_WIFI_Connect+0xec>)
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f008 ff9f 	bl	8013200 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f7ff fdcb 	bl	8009e6c <AT_ExecuteCommand>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 800a2da:	7dfb      	ldrb	r3, [r7, #23]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d103      	bne.n	800a2e8 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800a2e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3718      	adds	r7, #24
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	080145e4 	.word	0x080145e4
 800a2f8:	080145ec 	.word	0x080145ec
 800a2fc:	080145f4 	.word	0x080145f4
 800a300:	080145fc 	.word	0x080145fc

0800a304 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b084      	sub	sp, #16
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a312:	4911      	ldr	r1, [pc, #68]	; (800a358 <ES_WIFI_IsConnected+0x54>)
 800a314:	4618      	mov	r0, r3
 800a316:	f008 ff73 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a326:	461a      	mov	r2, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f7ff fd9f 	bl	8009e6c <AT_ExecuteCommand>
 800a32e:	4603      	mov	r3, r0
 800a330:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800a332:	7bfb      	ldrb	r3, [r7, #15]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d108      	bne.n	800a34a <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	33d2      	adds	r3, #210	; 0xd2
 800a342:	4619      	mov	r1, r3
 800a344:	4610      	mov	r0, r2
 800a346:	f7ff fd7b 	bl	8009e40 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 800a350:	4618      	mov	r0, r3
 800a352:	3710      	adds	r7, #16
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}
 800a358:	08014600 	.word	0x08014600

0800a35c <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a36a:	4910      	ldr	r1, [pc, #64]	; (800a3ac <ES_WIFI_GetNetworkSettings+0x50>)
 800a36c:	4618      	mov	r0, r3
 800a36e:	f008 ff47 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a37e:	461a      	mov	r2, r3
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f7ff fd73 	bl	8009e6c <AT_ExecuteCommand>
 800a386:	4603      	mov	r3, r0
 800a388:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d108      	bne.n	800a3a2 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	338d      	adds	r3, #141	; 0x8d
 800a39a:	4619      	mov	r1, r3
 800a39c:	4610      	mov	r0, r2
 800a39e:	f7ff fc9f 	bl	8009ce0 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800a3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3710      	adds	r7, #16
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}
 800a3ac:	08014608 	.word	0x08014608

0800a3b0 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a3c0:	4912      	ldr	r1, [pc, #72]	; (800a40c <ES_WIFI_GetMACAddress+0x5c>)
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f008 ff1c 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7ff fd48 	bl	8009e6c <AT_ExecuteCommand>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800a3e0:	7bfb      	ldrb	r3, [r7, #15]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d10c      	bne.n	800a400 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a3ec:	3302      	adds	r3, #2
 800a3ee:	4908      	ldr	r1, [pc, #32]	; (800a410 <ES_WIFI_GetMACAddress+0x60>)
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f008 ff91 	bl	8013318 <strtok>
 800a3f6:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800a3f8:	6839      	ldr	r1, [r7, #0]
 800a3fa:	68b8      	ldr	r0, [r7, #8]
 800a3fc:	f7ff fba4 	bl	8009b48 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 800a400:	7bfb      	ldrb	r3, [r7, #15]
}
 800a402:	4618      	mov	r0, r3
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	08014658 	.word	0x08014658
 800a410:	0801465c 	.word	0x0801465c

0800a414 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800a414:	b590      	push	{r4, r7, lr}
 800a416:	b087      	sub	sp, #28
 800a418:	af02      	add	r7, sp, #8
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800a41e:	2300      	movs	r3, #0
 800a420:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d003      	beq.n	800a432 <ES_WIFI_StartClientConnection+0x1e>
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	2b03      	cmp	r3, #3
 800a430:	d105      	bne.n	800a43e <ES_WIFI_StartClientConnection+0x2a>
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	885b      	ldrh	r3, [r3, #2]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d101      	bne.n	800a43e <ES_WIFI_StartClientConnection+0x2a>
 800a43a:	2302      	movs	r3, #2
 800a43c:	e0c1      	b.n	800a5c2 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	785b      	ldrb	r3, [r3, #1]
 800a448:	461a      	mov	r2, r3
 800a44a:	4960      	ldr	r1, [pc, #384]	; (800a5cc <ES_WIFI_StartClientConnection+0x1b8>)
 800a44c:	f008 fed8 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a45c:	461a      	mov	r2, r3
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f7ff fd04 	bl	8009e6c <AT_ExecuteCommand>
 800a464:	4603      	mov	r3, r0
 800a466:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800a468:	7bfb      	ldrb	r3, [r7, #15]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d114      	bne.n	800a498 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	461a      	mov	r2, r3
 800a47a:	4955      	ldr	r1, [pc, #340]	; (800a5d0 <ES_WIFI_StartClientConnection+0x1bc>)
 800a47c:	f008 fec0 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a48c:	461a      	mov	r2, r3
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f7ff fcec 	bl	8009e6c <AT_ExecuteCommand>
 800a494:	4603      	mov	r3, r0
 800a496:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800a498:	7bfb      	ldrb	r3, [r7, #15]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d114      	bne.n	800a4c8 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	889b      	ldrh	r3, [r3, #4]
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	494a      	ldr	r1, [pc, #296]	; (800a5d4 <ES_WIFI_StartClientConnection+0x1c0>)
 800a4ac:	f008 fea8 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a4bc:	461a      	mov	r2, r3
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f7ff fcd4 	bl	8009e6c <AT_ExecuteCommand>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800a4c8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d11c      	bne.n	800a508 <ES_WIFI_StartClientConnection+0xf4>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d003      	beq.n	800a4de <ES_WIFI_StartClientConnection+0xca>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	2b03      	cmp	r3, #3
 800a4dc:	d114      	bne.n	800a508 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	885b      	ldrh	r3, [r3, #2]
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	493b      	ldr	r1, [pc, #236]	; (800a5d8 <ES_WIFI_StartClientConnection+0x1c4>)
 800a4ec:	f008 fe88 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f7ff fcb4 	bl	8009e6c <AT_ExecuteCommand>
 800a504:	4603      	mov	r3, r0
 800a506:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800a508:	7bfb      	ldrb	r3, [r7, #15]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d128      	bne.n	800a560 <ES_WIFI_StartClientConnection+0x14c>
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <ES_WIFI_StartClientConnection+0x10a>
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	2b03      	cmp	r3, #3
 800a51c:	d120      	bne.n	800a560 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	799b      	ldrb	r3, [r3, #6]
 800a528:	4619      	mov	r1, r3
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	79db      	ldrb	r3, [r3, #7]
 800a52e:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a534:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800a53a:	9301      	str	r3, [sp, #4]
 800a53c:	9200      	str	r2, [sp, #0]
 800a53e:	4623      	mov	r3, r4
 800a540:	460a      	mov	r2, r1
 800a542:	4926      	ldr	r1, [pc, #152]	; (800a5dc <ES_WIFI_StartClientConnection+0x1c8>)
 800a544:	f008 fe5c 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a554:	461a      	mov	r2, r3
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7ff fc88 	bl	8009e6c <AT_ExecuteCommand>
 800a55c:	4603      	mov	r3, r0
 800a55e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 800a560:	7bfb      	ldrb	r3, [r7, #15]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d116      	bne.n	800a594 <ES_WIFI_StartClientConnection+0x180>
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	2b03      	cmp	r3, #3
 800a56c:	d112      	bne.n	800a594 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a574:	491a      	ldr	r1, [pc, #104]	; (800a5e0 <ES_WIFI_StartClientConnection+0x1cc>)
 800a576:	4618      	mov	r0, r3
 800a578:	f008 fe42 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a588:	461a      	mov	r2, r3
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f7ff fc6e 	bl	8009e6c <AT_ExecuteCommand>
 800a590:	4603      	mov	r3, r0
 800a592:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800a594:	7bfb      	ldrb	r3, [r7, #15]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d112      	bne.n	800a5c0 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a5a0:	4910      	ldr	r1, [pc, #64]	; (800a5e4 <ES_WIFI_StartClientConnection+0x1d0>)
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f008 fe2c 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f7ff fc58 	bl	8009e6c <AT_ExecuteCommand>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 800a5c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3714      	adds	r7, #20
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd90      	pop	{r4, r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	080146c0 	.word	0x080146c0
 800a5d0:	080146c8 	.word	0x080146c8
 800a5d4:	080146d0 	.word	0x080146d0
 800a5d8:	080146d8 	.word	0x080146d8
 800a5dc:	080146e0 	.word	0x080146e0
 800a5e0:	080146f0 	.word	0x080146f0
 800a5e4:	080146f8 	.word	0x080146f8

0800a5e8 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b088      	sub	sp, #32
 800a5ec:	af02      	add	r7, sp, #8
 800a5ee:	60f8      	str	r0, [r7, #12]
 800a5f0:	607a      	str	r2, [r7, #4]
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	72fb      	strb	r3, [r7, #11]
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a5fc:	2302      	movs	r3, #2
 800a5fe:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800a600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a602:	2b00      	cmp	r3, #0
 800a604:	d102      	bne.n	800a60c <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800a606:	2301      	movs	r3, #1
 800a608:	617b      	str	r3, [r7, #20]
 800a60a:	e001      	b.n	800a610 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 800a610:	893b      	ldrh	r3, [r7, #8]
 800a612:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800a616:	d302      	bcc.n	800a61e <ES_WIFI_SendData+0x36>
 800a618:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800a61c:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 800a61e:	6a3b      	ldr	r3, [r7, #32]
 800a620:	893a      	ldrh	r2, [r7, #8]
 800a622:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a62a:	7afa      	ldrb	r2, [r7, #11]
 800a62c:	4942      	ldr	r1, [pc, #264]	; (800a738 <ES_WIFI_SendData+0x150>)
 800a62e:	4618      	mov	r0, r3
 800a630:	f008 fde6 	bl	8013200 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a640:	461a      	mov	r2, r3
 800a642:	68f8      	ldr	r0, [r7, #12]
 800a644:	f7ff fc12 	bl	8009e6c <AT_ExecuteCommand>
 800a648:	4603      	mov	r3, r0
 800a64a:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 800a64c:	7cfb      	ldrb	r3, [r7, #19]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d15e      	bne.n	800a710 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a658:	697a      	ldr	r2, [r7, #20]
 800a65a:	4938      	ldr	r1, [pc, #224]	; (800a73c <ES_WIFI_SendData+0x154>)
 800a65c:	4618      	mov	r0, r3
 800a65e:	f008 fdcf 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a66e:	461a      	mov	r2, r3
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f7ff fbfb 	bl	8009e6c <AT_ExecuteCommand>
 800a676:	4603      	mov	r3, r0
 800a678:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800a67a:	7cfb      	ldrb	r3, [r7, #19]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d13d      	bne.n	800a6fc <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a686:	893a      	ldrh	r2, [r7, #8]
 800a688:	492d      	ldr	r1, [pc, #180]	; (800a740 <ES_WIFI_SendData+0x158>)
 800a68a:	4618      	mov	r0, r3
 800a68c:	f008 fdb8 	bl	8013200 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a69c:	893a      	ldrh	r2, [r7, #8]
 800a69e:	9300      	str	r3, [sp, #0]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	68f8      	ldr	r0, [r7, #12]
 800a6a6:	f7ff fc47 	bl	8009f38 <AT_RequestSendData>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 800a6ae:	7cfb      	ldrb	r3, [r7, #19]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d119      	bne.n	800a6e8 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a6ba:	4922      	ldr	r1, [pc, #136]	; (800a744 <ES_WIFI_SendData+0x15c>)
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f008 fe15 	bl	80132ec <strstr>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d02c      	beq.n	800a722 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 800a6c8:	f640 0267 	movw	r2, #2151	; 0x867
 800a6cc:	491e      	ldr	r1, [pc, #120]	; (800a748 <ES_WIFI_SendData+0x160>)
 800a6ce:	481f      	ldr	r0, [pc, #124]	; (800a74c <ES_WIFI_SendData+0x164>)
 800a6d0:	f008 fc5a 	bl	8012f88 <iprintf>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a6da:	4619      	mov	r1, r3
 800a6dc:	481c      	ldr	r0, [pc, #112]	; (800a750 <ES_WIFI_SendData+0x168>)
 800a6de:	f008 fc53 	bl	8012f88 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800a6e2:	2302      	movs	r3, #2
 800a6e4:	74fb      	strb	r3, [r7, #19]
 800a6e6:	e01c      	b.n	800a722 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 800a6e8:	f640 026d 	movw	r2, #2157	; 0x86d
 800a6ec:	4916      	ldr	r1, [pc, #88]	; (800a748 <ES_WIFI_SendData+0x160>)
 800a6ee:	4817      	ldr	r0, [pc, #92]	; (800a74c <ES_WIFI_SendData+0x164>)
 800a6f0:	f008 fc4a 	bl	8012f88 <iprintf>
 800a6f4:	4817      	ldr	r0, [pc, #92]	; (800a754 <ES_WIFI_SendData+0x16c>)
 800a6f6:	f008 fccd 	bl	8013094 <puts>
 800a6fa:	e012      	b.n	800a722 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 800a6fc:	f640 0272 	movw	r2, #2162	; 0x872
 800a700:	4911      	ldr	r1, [pc, #68]	; (800a748 <ES_WIFI_SendData+0x160>)
 800a702:	4812      	ldr	r0, [pc, #72]	; (800a74c <ES_WIFI_SendData+0x164>)
 800a704:	f008 fc40 	bl	8012f88 <iprintf>
 800a708:	4813      	ldr	r0, [pc, #76]	; (800a758 <ES_WIFI_SendData+0x170>)
 800a70a:	f008 fcc3 	bl	8013094 <puts>
 800a70e:	e008      	b.n	800a722 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 800a710:	f640 0277 	movw	r2, #2167	; 0x877
 800a714:	490c      	ldr	r1, [pc, #48]	; (800a748 <ES_WIFI_SendData+0x160>)
 800a716:	480d      	ldr	r0, [pc, #52]	; (800a74c <ES_WIFI_SendData+0x164>)
 800a718:	f008 fc36 	bl	8012f88 <iprintf>
 800a71c:	480f      	ldr	r0, [pc, #60]	; (800a75c <ES_WIFI_SendData+0x174>)
 800a71e:	f008 fcb9 	bl	8013094 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 800a722:	7cfb      	ldrb	r3, [r7, #19]
 800a724:	2b02      	cmp	r3, #2
 800a726:	d102      	bne.n	800a72e <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800a728:	6a3b      	ldr	r3, [r7, #32]
 800a72a:	2200      	movs	r2, #0
 800a72c:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 800a72e:	7cfb      	ldrb	r3, [r7, #19]
}
 800a730:	4618      	mov	r0, r3
 800a732:	3718      	adds	r7, #24
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	080146c0 	.word	0x080146c0
 800a73c:	08014884 	.word	0x08014884
 800a740:	0801488c 	.word	0x0801488c
 800a744:	08014898 	.word	0x08014898
 800a748:	08014750 	.word	0x08014750
 800a74c:	08014778 	.word	0x08014778
 800a750:	080148a0 	.word	0x080148a0
 800a754:	080148bc 	.word	0x080148bc
 800a758:	080148d8 	.word	0x080148d8
 800a75c:	080148ec 	.word	0x080148ec

0800a760 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b088      	sub	sp, #32
 800a764:	af02      	add	r7, sp, #8
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	607a      	str	r2, [r7, #4]
 800a76a:	461a      	mov	r2, r3
 800a76c:	460b      	mov	r3, r1
 800a76e:	72fb      	strb	r3, [r7, #11]
 800a770:	4613      	mov	r3, r2
 800a772:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800a774:	2302      	movs	r3, #2
 800a776:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800a778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d102      	bne.n	800a784 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800a77e:	2301      	movs	r3, #1
 800a780:	617b      	str	r3, [r7, #20]
 800a782:	e001      	b.n	800a788 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800a784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a786:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800a788:	893b      	ldrh	r3, [r7, #8]
 800a78a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800a78e:	f200 808b 	bhi.w	800a8a8 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a798:	7afa      	ldrb	r2, [r7, #11]
 800a79a:	4946      	ldr	r1, [pc, #280]	; (800a8b4 <ES_WIFI_ReceiveData+0x154>)
 800a79c:	4618      	mov	r0, r3
 800a79e:	f008 fd2f 	bl	8013200 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	68f8      	ldr	r0, [r7, #12]
 800a7b2:	f7ff fb5b 	bl	8009e6c <AT_ExecuteCommand>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800a7ba:	7cfb      	ldrb	r3, [r7, #19]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d165      	bne.n	800a88c <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a7c6:	893a      	ldrh	r2, [r7, #8]
 800a7c8:	493b      	ldr	r1, [pc, #236]	; (800a8b8 <ES_WIFI_ReceiveData+0x158>)
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f008 fd18 	bl	8013200 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a7dc:	461a      	mov	r2, r3
 800a7de:	68f8      	ldr	r0, [r7, #12]
 800a7e0:	f7ff fb44 	bl	8009e6c <AT_ExecuteCommand>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 800a7e8:	7cfb      	ldrb	r3, [r7, #19]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d141      	bne.n	800a872 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a7f4:	697a      	ldr	r2, [r7, #20]
 800a7f6:	4931      	ldr	r1, [pc, #196]	; (800a8bc <ES_WIFI_ReceiveData+0x15c>)
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f008 fd01 	bl	8013200 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a80a:	461a      	mov	r2, r3
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f7ff fb2d 	bl	8009e6c <AT_ExecuteCommand>
 800a812:	4603      	mov	r3, r0
 800a814:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 800a816:	7cfb      	ldrb	r3, [r7, #19]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d120      	bne.n	800a85e <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800a822:	4927      	ldr	r1, [pc, #156]	; (800a8c0 <ES_WIFI_ReceiveData+0x160>)
 800a824:	4618      	mov	r0, r3
 800a826:	f008 fceb 	bl	8013200 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800a830:	893a      	ldrh	r2, [r7, #8]
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	4613      	mov	r3, r2
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f7ff fbf2 	bl	800a024 <AT_RequestReceiveData>
 800a840:	4603      	mov	r3, r0
 800a842:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 800a844:	7cfb      	ldrb	r3, [r7, #19]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d02e      	beq.n	800a8a8 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 800a84a:	f640 1208 	movw	r2, #2312	; 0x908
 800a84e:	491d      	ldr	r1, [pc, #116]	; (800a8c4 <ES_WIFI_ReceiveData+0x164>)
 800a850:	481d      	ldr	r0, [pc, #116]	; (800a8c8 <ES_WIFI_ReceiveData+0x168>)
 800a852:	f008 fb99 	bl	8012f88 <iprintf>
 800a856:	481d      	ldr	r0, [pc, #116]	; (800a8cc <ES_WIFI_ReceiveData+0x16c>)
 800a858:	f008 fc1c 	bl	8013094 <puts>
 800a85c:	e024      	b.n	800a8a8 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 800a85e:	f640 120d 	movw	r2, #2317	; 0x90d
 800a862:	4918      	ldr	r1, [pc, #96]	; (800a8c4 <ES_WIFI_ReceiveData+0x164>)
 800a864:	4818      	ldr	r0, [pc, #96]	; (800a8c8 <ES_WIFI_ReceiveData+0x168>)
 800a866:	f008 fb8f 	bl	8012f88 <iprintf>
 800a86a:	4819      	ldr	r0, [pc, #100]	; (800a8d0 <ES_WIFI_ReceiveData+0x170>)
 800a86c:	f008 fc12 	bl	8013094 <puts>
 800a870:	e01a      	b.n	800a8a8 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 800a872:	f640 1212 	movw	r2, #2322	; 0x912
 800a876:	4913      	ldr	r1, [pc, #76]	; (800a8c4 <ES_WIFI_ReceiveData+0x164>)
 800a878:	4813      	ldr	r0, [pc, #76]	; (800a8c8 <ES_WIFI_ReceiveData+0x168>)
 800a87a:	f008 fb85 	bl	8012f88 <iprintf>
 800a87e:	4815      	ldr	r0, [pc, #84]	; (800a8d4 <ES_WIFI_ReceiveData+0x174>)
 800a880:	f008 fc08 	bl	8013094 <puts>
        *Receivedlen = 0;
 800a884:	6a3b      	ldr	r3, [r7, #32]
 800a886:	2200      	movs	r2, #0
 800a888:	801a      	strh	r2, [r3, #0]
 800a88a:	e00d      	b.n	800a8a8 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 800a88c:	f640 1218 	movw	r2, #2328	; 0x918
 800a890:	490c      	ldr	r1, [pc, #48]	; (800a8c4 <ES_WIFI_ReceiveData+0x164>)
 800a892:	480d      	ldr	r0, [pc, #52]	; (800a8c8 <ES_WIFI_ReceiveData+0x168>)
 800a894:	f008 fb78 	bl	8012f88 <iprintf>
 800a898:	480f      	ldr	r0, [pc, #60]	; (800a8d8 <ES_WIFI_ReceiveData+0x178>)
 800a89a:	f008 fbfb 	bl	8013094 <puts>
      issue15++;
 800a89e:	4b0f      	ldr	r3, [pc, #60]	; (800a8dc <ES_WIFI_ReceiveData+0x17c>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	4a0d      	ldr	r2, [pc, #52]	; (800a8dc <ES_WIFI_ReceiveData+0x17c>)
 800a8a6:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 800a8a8:	7cfb      	ldrb	r3, [r7, #19]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3718      	adds	r7, #24
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}
 800a8b2:	bf00      	nop
 800a8b4:	080146c0 	.word	0x080146c0
 800a8b8:	08014910 	.word	0x08014910
 800a8bc:	08014918 	.word	0x08014918
 800a8c0:	08014920 	.word	0x08014920
 800a8c4:	08014750 	.word	0x08014750
 800a8c8:	08014778 	.word	0x08014778
 800a8cc:	08014924 	.word	0x08014924
 800a8d0:	08014944 	.word	0x08014944
 800a8d4:	0801495c 	.word	0x0801495c
 800a8d8:	0801497c 	.word	0x0801497c
 800a8dc:	20000ce8 	.word	0x20000ce8

0800a8e0 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b08c      	sub	sp, #48	; 0x30
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 800a8e8:	4b56      	ldr	r3, [pc, #344]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a8ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8ec:	4a55      	ldr	r2, [pc, #340]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a8ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8f2:	6593      	str	r3, [r2, #88]	; 0x58
 800a8f4:	4b53      	ldr	r3, [pc, #332]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a8f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8fc:	61bb      	str	r3, [r7, #24]
 800a8fe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a900:	4b50      	ldr	r3, [pc, #320]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a904:	4a4f      	ldr	r2, [pc, #316]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a906:	f043 0302 	orr.w	r3, r3, #2
 800a90a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a90c:	4b4d      	ldr	r3, [pc, #308]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a90e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a910:	f003 0302 	and.w	r3, r3, #2
 800a914:	617b      	str	r3, [r7, #20]
 800a916:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a918:	4b4a      	ldr	r3, [pc, #296]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a91a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a91c:	4a49      	ldr	r2, [pc, #292]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a91e:	f043 0304 	orr.w	r3, r3, #4
 800a922:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a924:	4b47      	ldr	r3, [pc, #284]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a928:	f003 0304 	and.w	r3, r3, #4
 800a92c:	613b      	str	r3, [r7, #16]
 800a92e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a930:	4b44      	ldr	r3, [pc, #272]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a934:	4a43      	ldr	r2, [pc, #268]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a936:	f043 0310 	orr.w	r3, r3, #16
 800a93a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a93c:	4b41      	ldr	r3, [pc, #260]	; (800aa44 <SPI_WIFI_MspInit+0x164>)
 800a93e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a940:	f003 0310 	and.w	r3, r3, #16
 800a944:	60fb      	str	r3, [r7, #12]
 800a946:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 800a948:	2200      	movs	r2, #0
 800a94a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a94e:	483e      	ldr	r0, [pc, #248]	; (800aa48 <SPI_WIFI_MspInit+0x168>)
 800a950:	f7f8 fd18 	bl	8003384 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 800a954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a958:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800a95a:	2301      	movs	r3, #1
 800a95c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800a95e:	2300      	movs	r3, #0
 800a960:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800a962:	2300      	movs	r3, #0
 800a964:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800a966:	f107 031c 	add.w	r3, r7, #28
 800a96a:	4619      	mov	r1, r3
 800a96c:	4836      	ldr	r0, [pc, #216]	; (800aa48 <SPI_WIFI_MspInit+0x168>)
 800a96e:	f7f8 fa53 	bl	8002e18 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 800a972:	2302      	movs	r3, #2
 800a974:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800a976:	4b35      	ldr	r3, [pc, #212]	; (800aa4c <SPI_WIFI_MspInit+0x16c>)
 800a978:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800a97a:	2300      	movs	r3, #0
 800a97c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800a97e:	2300      	movs	r3, #0
 800a980:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800a982:	f107 031c 	add.w	r3, r7, #28
 800a986:	4619      	mov	r1, r3
 800a988:	4831      	ldr	r0, [pc, #196]	; (800aa50 <SPI_WIFI_MspInit+0x170>)
 800a98a:	f7f8 fa45 	bl	8002e18 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 800a98e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a992:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800a994:	2301      	movs	r3, #1
 800a996:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800a998:	2300      	movs	r3, #0
 800a99a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800a99c:	2300      	movs	r3, #0
 800a99e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800a9a4:	f107 031c 	add.w	r3, r7, #28
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	4829      	ldr	r0, [pc, #164]	; (800aa50 <SPI_WIFI_MspInit+0x170>)
 800a9ac:	f7f8 fa34 	bl	8002e18 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	2101      	movs	r1, #1
 800a9b4:	4826      	ldr	r0, [pc, #152]	; (800aa50 <SPI_WIFI_MspInit+0x170>)
 800a9b6:	f7f8 fce5 	bl	8003384 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 800a9ca:	f107 031c 	add.w	r3, r7, #28
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	481f      	ldr	r0, [pc, #124]	; (800aa50 <SPI_WIFI_MspInit+0x170>)
 800a9d2:	f7f8 fa21 	bl	8002e18 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800a9d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9da:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800a9dc:	2302      	movs	r3, #2
 800a9de:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800a9e8:	2306      	movs	r3, #6
 800a9ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 800a9ec:	f107 031c 	add.w	r3, r7, #28
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	4818      	ldr	r0, [pc, #96]	; (800aa54 <SPI_WIFI_MspInit+0x174>)
 800a9f4:	f7f8 fa10 	bl	8002e18 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800a9f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a9fc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800a9fe:	2302      	movs	r3, #2
 800aa00:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800aa02:	2300      	movs	r3, #0
 800aa04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800aa06:	2301      	movs	r3, #1
 800aa08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800aa0a:	2306      	movs	r3, #6
 800aa0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 800aa0e:	f107 031c 	add.w	r3, r7, #28
 800aa12:	4619      	mov	r1, r3
 800aa14:	480f      	ldr	r0, [pc, #60]	; (800aa54 <SPI_WIFI_MspInit+0x174>)
 800aa16:	f7f8 f9ff 	bl	8002e18 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800aa1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa1e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800aa20:	2302      	movs	r3, #2
 800aa22:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 800aa24:	2301      	movs	r3, #1
 800aa26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800aa2c:	2306      	movs	r3, #6
 800aa2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800aa30:	f107 031c 	add.w	r3, r7, #28
 800aa34:	4619      	mov	r1, r3
 800aa36:	4807      	ldr	r0, [pc, #28]	; (800aa54 <SPI_WIFI_MspInit+0x174>)
 800aa38:	f7f8 f9ee 	bl	8002e18 <HAL_GPIO_Init>
}
 800aa3c:	bf00      	nop
 800aa3e:	3730      	adds	r7, #48	; 0x30
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	40021000 	.word	0x40021000
 800aa48:	48000400 	.word	0x48000400
 800aa4c:	10110000 	.word	0x10110000
 800aa50:	48001000 	.word	0x48001000
 800aa54:	48000800 	.word	0x48000800

0800aa58 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	4603      	mov	r3, r0
 800aa60:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 800aa66:	88fb      	ldrh	r3, [r7, #6]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d145      	bne.n	800aaf8 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 800aa6c:	4b27      	ldr	r3, [pc, #156]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa6e:	4a28      	ldr	r2, [pc, #160]	; (800ab10 <SPI_WIFI_Init+0xb8>)
 800aa70:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 800aa72:	4826      	ldr	r0, [pc, #152]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa74:	f7ff ff34 	bl	800a8e0 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 800aa78:	4b24      	ldr	r3, [pc, #144]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa7a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800aa7e:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 800aa80:	4b22      	ldr	r3, [pc, #136]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800aa86:	4b21      	ldr	r3, [pc, #132]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa88:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800aa8c:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800aa8e:	4b1f      	ldr	r3, [pc, #124]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa90:	2200      	movs	r2, #0
 800aa92:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800aa94:	4b1d      	ldr	r3, [pc, #116]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800aa9a:	4b1c      	ldr	r3, [pc, #112]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aa9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aaa0:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 800aaa2:	4b1a      	ldr	r3, [pc, #104]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aaa4:	2210      	movs	r2, #16
 800aaa6:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800aaa8:	4b18      	ldr	r3, [pc, #96]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aaaa:	2200      	movs	r2, #0
 800aaac:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800aaae:	4b17      	ldr	r3, [pc, #92]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aab0:	2200      	movs	r2, #0
 800aab2:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800aab4:	4b15      	ldr	r3, [pc, #84]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aab6:	2200      	movs	r2, #0
 800aab8:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 800aaba:	4b14      	ldr	r3, [pc, #80]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 800aac0:	4812      	ldr	r0, [pc, #72]	; (800ab0c <SPI_WIFI_Init+0xb4>)
 800aac2:	f7fb fabd 	bl	8006040 <HAL_SPI_Init>
 800aac6:	4603      	mov	r3, r0
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d002      	beq.n	800aad2 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 800aacc:	f04f 33ff 	mov.w	r3, #4294967295
 800aad0:	e018      	b.n	800ab04 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 800aad2:	2200      	movs	r2, #0
 800aad4:	2100      	movs	r1, #0
 800aad6:	2007      	movs	r0, #7
 800aad8:	f7f7 ffda 	bl	8002a90 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 800aadc:	2007      	movs	r0, #7
 800aade:	f7f7 fff3 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 800aae2:	2200      	movs	r2, #0
 800aae4:	2100      	movs	r1, #0
 800aae6:	2033      	movs	r0, #51	; 0x33
 800aae8:	f7f7 ffd2 	bl	8002a90 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 800aaec:	2033      	movs	r0, #51	; 0x33
 800aaee:	f7f7 ffeb 	bl	8002ac8 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800aaf2:	200a      	movs	r0, #10
 800aaf4:	f000 f9fe 	bl	800aef4 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 800aaf8:	f000 f80c 	bl	800ab14 <SPI_WIFI_ResetModule>
 800aafc:	4603      	mov	r3, r0
 800aafe:	73fb      	strb	r3, [r7, #15]

  return rc;
 800ab00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3710      	adds	r7, #16
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	20000cec 	.word	0x20000cec
 800ab10:	40003c00 	.word	0x40003c00

0800ab14 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800ab1a:	f7f7 fead 	bl	8002878 <HAL_GetTick>
 800ab1e:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 800ab20:	2300      	movs	r3, #0
 800ab22:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 800ab24:	2200      	movs	r2, #0
 800ab26:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ab2a:	4830      	ldr	r0, [pc, #192]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800ab2c:	f7f8 fc2a 	bl	8003384 <HAL_GPIO_WritePin>
 800ab30:	200a      	movs	r0, #10
 800ab32:	f7f7 fead 	bl	8002890 <HAL_Delay>
 800ab36:	2201      	movs	r2, #1
 800ab38:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ab3c:	482b      	ldr	r0, [pc, #172]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800ab3e:	f7f8 fc21 	bl	8003384 <HAL_GPIO_WritePin>
 800ab42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ab46:	f7f7 fea3 	bl	8002890 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	2101      	movs	r1, #1
 800ab4e:	4827      	ldr	r0, [pc, #156]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800ab50:	f7f8 fc18 	bl	8003384 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800ab54:	200f      	movs	r0, #15
 800ab56:	f000 f9cd 	bl	800aef4 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800ab5a:	e020      	b.n	800ab9e <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800ab5c:	7bfb      	ldrb	r3, [r7, #15]
 800ab5e:	463a      	mov	r2, r7
 800ab60:	18d1      	adds	r1, r2, r3
 800ab62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab66:	2201      	movs	r2, #1
 800ab68:	4821      	ldr	r0, [pc, #132]	; (800abf0 <SPI_WIFI_ResetModule+0xdc>)
 800ab6a:	f7fb fb34 	bl	80061d6 <HAL_SPI_Receive>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800ab72:	7bfb      	ldrb	r3, [r7, #15]
 800ab74:	3302      	adds	r3, #2
 800ab76:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 800ab78:	f7f7 fe7e 	bl	8002878 <HAL_GetTick>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	1ad3      	subs	r3, r2, r3
 800ab82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab86:	d202      	bcs.n	800ab8e <SPI_WIFI_ResetModule+0x7a>
 800ab88:	79fb      	ldrb	r3, [r7, #7]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d007      	beq.n	800ab9e <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800ab8e:	2201      	movs	r2, #1
 800ab90:	2101      	movs	r1, #1
 800ab92:	4816      	ldr	r0, [pc, #88]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800ab94:	f7f8 fbf6 	bl	8003384 <HAL_GPIO_WritePin>
      return -1;
 800ab98:	f04f 33ff 	mov.w	r3, #4294967295
 800ab9c:	e021      	b.n	800abe2 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800ab9e:	2102      	movs	r1, #2
 800aba0:	4812      	ldr	r0, [pc, #72]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800aba2:	f7f8 fbd7 	bl	8003354 <HAL_GPIO_ReadPin>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d0d7      	beq.n	800ab5c <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 800abac:	2201      	movs	r2, #1
 800abae:	2101      	movs	r1, #1
 800abb0:	480e      	ldr	r0, [pc, #56]	; (800abec <SPI_WIFI_ResetModule+0xd8>)
 800abb2:	f7f8 fbe7 	bl	8003384 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800abb6:	783b      	ldrb	r3, [r7, #0]
 800abb8:	2b15      	cmp	r3, #21
 800abba:	d10e      	bne.n	800abda <SPI_WIFI_ResetModule+0xc6>
 800abbc:	787b      	ldrb	r3, [r7, #1]
 800abbe:	2b15      	cmp	r3, #21
 800abc0:	d10b      	bne.n	800abda <SPI_WIFI_ResetModule+0xc6>
 800abc2:	78bb      	ldrb	r3, [r7, #2]
 800abc4:	2b0d      	cmp	r3, #13
 800abc6:	d108      	bne.n	800abda <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800abc8:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800abca:	2b0a      	cmp	r3, #10
 800abcc:	d105      	bne.n	800abda <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800abce:	793b      	ldrb	r3, [r7, #4]
 800abd0:	2b3e      	cmp	r3, #62	; 0x3e
 800abd2:	d102      	bne.n	800abda <SPI_WIFI_ResetModule+0xc6>
 800abd4:	797b      	ldrb	r3, [r7, #5]
 800abd6:	2b20      	cmp	r3, #32
 800abd8:	d002      	beq.n	800abe0 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800abda:	f04f 33ff 	mov.w	r3, #4294967295
 800abde:	e000      	b.n	800abe2 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 800abe0:	2300      	movs	r3, #0
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3710      	adds	r7, #16
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}
 800abea:	bf00      	nop
 800abec:	48001000 	.word	0x48001000
 800abf0:	20000cec 	.word	0x20000cec

0800abf4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 800abf8:	4802      	ldr	r0, [pc, #8]	; (800ac04 <SPI_WIFI_DeInit+0x10>)
 800abfa:	f7fb fac4 	bl	8006186 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 800abfe:	2300      	movs	r3, #0
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	20000cec 	.word	0x20000cec

0800ac08 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 800ac10:	f7f7 fe32 	bl	8002878 <HAL_GetTick>
 800ac14:	4603      	mov	r3, r0
 800ac16:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 800ac18:	e00a      	b.n	800ac30 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ac1a:	f7f7 fe2d 	bl	8002878 <HAL_GetTick>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	1ad2      	subs	r2, r2, r3
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	429a      	cmp	r2, r3
 800ac28:	d902      	bls.n	800ac30 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800ac2a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac2e:	e007      	b.n	800ac40 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 800ac30:	2102      	movs	r1, #2
 800ac32:	4805      	ldr	r0, [pc, #20]	; (800ac48 <wait_cmddata_rdy_high+0x40>)
 800ac34:	f7f8 fb8e 	bl	8003354 <HAL_GPIO_ReadPin>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d1ed      	bne.n	800ac1a <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800ac3e:	2300      	movs	r3, #0
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3710      	adds	r7, #16
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	48001000 	.word	0x48001000

0800ac4c <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800ac54:	f7f7 fe10 	bl	8002878 <HAL_GetTick>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800ac5c:	e00a      	b.n	800ac74 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ac5e:	f7f7 fe0b 	bl	8002878 <HAL_GetTick>
 800ac62:	4602      	mov	r2, r0
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	1ad2      	subs	r2, r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d902      	bls.n	800ac74 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800ac6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac72:	e004      	b.n	800ac7e <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 800ac74:	4b04      	ldr	r3, [pc, #16]	; (800ac88 <wait_cmddata_rdy_rising_event+0x3c>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d0f0      	beq.n	800ac5e <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800ac7c:	2300      	movs	r3, #0
#endif
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	20000d58 	.word	0x20000d58

0800ac8c <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800ac94:	f7f7 fdf0 	bl	8002878 <HAL_GetTick>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 800ac9c:	e00a      	b.n	800acb4 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800ac9e:	f7f7 fdeb 	bl	8002878 <HAL_GetTick>
 800aca2:	4602      	mov	r2, r0
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	1ad2      	subs	r2, r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	429a      	cmp	r2, r3
 800acac:	d902      	bls.n	800acb4 <wait_spi_rx_event+0x28>
    {
      return -1;
 800acae:	f04f 33ff 	mov.w	r3, #4294967295
 800acb2:	e004      	b.n	800acbe <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800acb4:	4b04      	ldr	r3, [pc, #16]	; (800acc8 <wait_spi_rx_event+0x3c>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d0f0      	beq.n	800ac9e <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 800acbc:	2300      	movs	r3, #0
#endif
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3710      	adds	r7, #16
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}
 800acc6:	bf00      	nop
 800acc8:	20000d50 	.word	0x20000d50

0800accc <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800acd4:	f7f7 fdd0 	bl	8002878 <HAL_GetTick>
 800acd8:	4603      	mov	r3, r0
 800acda:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 800acdc:	e00a      	b.n	800acf4 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800acde:	f7f7 fdcb 	bl	8002878 <HAL_GetTick>
 800ace2:	4602      	mov	r2, r0
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	1ad2      	subs	r2, r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	429a      	cmp	r2, r3
 800acec:	d902      	bls.n	800acf4 <wait_spi_tx_event+0x28>
    {
      return -1;
 800acee:	f04f 33ff 	mov.w	r3, #4294967295
 800acf2:	e004      	b.n	800acfe <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800acf4:	4b04      	ldr	r3, [pc, #16]	; (800ad08 <wait_spi_tx_event+0x3c>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d0f0      	beq.n	800acde <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 800acfc:	2300      	movs	r3, #0
#endif
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20000d54 	.word	0x20000d54

0800ad0c <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	460b      	mov	r3, r1
 800ad16:	607a      	str	r2, [r7, #4]
 800ad18:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 800ad1e:	2201      	movs	r2, #1
 800ad20:	2101      	movs	r1, #1
 800ad22:	4834      	ldr	r0, [pc, #208]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800ad24:	f7f8 fb2e 	bl	8003384 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 800ad28:	2003      	movs	r0, #3
 800ad2a:	f000 f8e3 	bl	800aef4 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7ff ff8b 	bl	800ac4c <wait_cmddata_rdy_rising_event>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	da02      	bge.n	800ad42 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 800ad3c:	f06f 0302 	mvn.w	r3, #2
 800ad40:	e054      	b.n	800adec <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800ad42:	2200      	movs	r2, #0
 800ad44:	2101      	movs	r1, #1
 800ad46:	482b      	ldr	r0, [pc, #172]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800ad48:	f7f8 fb1c 	bl	8003384 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800ad4c:	200f      	movs	r0, #15
 800ad4e:	f000 f8d1 	bl	800aef4 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800ad52:	e03d      	b.n	800add0 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 800ad54:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800ad58:	897b      	ldrh	r3, [r7, #10]
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	db02      	blt.n	800ad64 <SPI_WIFI_ReceiveData+0x58>
 800ad5e:	897b      	ldrh	r3, [r7, #10]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d13c      	bne.n	800adde <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 800ad64:	4b24      	ldr	r3, [pc, #144]	; (800adf8 <SPI_WIFI_ReceiveData+0xec>)
 800ad66:	2201      	movs	r2, #1
 800ad68:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800ad6a:	f107 0314 	add.w	r3, r7, #20
 800ad6e:	2201      	movs	r2, #1
 800ad70:	4619      	mov	r1, r3
 800ad72:	4822      	ldr	r0, [pc, #136]	; (800adfc <SPI_WIFI_ReceiveData+0xf0>)
 800ad74:	f7fb fe00 	bl	8006978 <HAL_SPI_Receive_IT>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d007      	beq.n	800ad8e <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800ad7e:	2201      	movs	r2, #1
 800ad80:	2101      	movs	r1, #1
 800ad82:	481c      	ldr	r0, [pc, #112]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800ad84:	f7f8 fafe 	bl	8003384 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800ad88:	f04f 33ff 	mov.w	r3, #4294967295
 800ad8c:	e02e      	b.n	800adec <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7ff ff7b 	bl	800ac8c <wait_spi_rx_event>

      pData[0] = tmp[0];
 800ad96:	7d3a      	ldrb	r2, [r7, #20]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	7d7a      	ldrb	r2, [r7, #21]
 800ada2:	701a      	strb	r2, [r3, #0]
      length += 2;
 800ada4:	8afb      	ldrh	r3, [r7, #22]
 800ada6:	3302      	adds	r3, #2
 800ada8:	b29b      	uxth	r3, r3
 800adaa:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	3302      	adds	r3, #2
 800adb0:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800adb2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800adb6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800adba:	db09      	blt.n	800add0 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 800adbc:	2201      	movs	r2, #1
 800adbe:	2101      	movs	r1, #1
 800adc0:	480c      	ldr	r0, [pc, #48]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800adc2:	f7f8 fadf 	bl	8003384 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800adc6:	f7ff fea5 	bl	800ab14 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800adca:	f06f 0303 	mvn.w	r3, #3
 800adce:	e00d      	b.n	800adec <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800add0:	2102      	movs	r1, #2
 800add2:	4808      	ldr	r0, [pc, #32]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800add4:	f7f8 fabe 	bl	8003354 <HAL_GPIO_ReadPin>
 800add8:	4603      	mov	r3, r0
 800adda:	2b01      	cmp	r3, #1
 800addc:	d0ba      	beq.n	800ad54 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800adde:	2201      	movs	r2, #1
 800ade0:	2101      	movs	r1, #1
 800ade2:	4804      	ldr	r0, [pc, #16]	; (800adf4 <SPI_WIFI_ReceiveData+0xe8>)
 800ade4:	f7f8 face 	bl	8003384 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800ade8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	48001000 	.word	0x48001000
 800adf8:	20000d50 	.word	0x20000d50
 800adfc:	20000cec 	.word	0x20000cec

0800ae00 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b086      	sub	sp, #24
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	460b      	mov	r3, r1
 800ae0a:	607a      	str	r2, [r7, #4]
 800ae0c:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7ff fef9 	bl	800ac08 <wait_cmddata_rdy_high>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	da02      	bge.n	800ae22 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 800ae1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae20:	e04f      	b.n	800aec2 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800ae22:	4b2a      	ldr	r3, [pc, #168]	; (800aecc <SPI_WIFI_SendData+0xcc>)
 800ae24:	2201      	movs	r2, #1
 800ae26:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800ae28:	2200      	movs	r2, #0
 800ae2a:	2101      	movs	r1, #1
 800ae2c:	4828      	ldr	r0, [pc, #160]	; (800aed0 <SPI_WIFI_SendData+0xd0>)
 800ae2e:	f7f8 faa9 	bl	8003384 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800ae32:	200f      	movs	r0, #15
 800ae34:	f000 f85e 	bl	800aef4 <SPI_WIFI_DelayUs>
  if (len > 1)
 800ae38:	897b      	ldrh	r3, [r7, #10]
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d919      	bls.n	800ae72 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 800ae3e:	4b25      	ldr	r3, [pc, #148]	; (800aed4 <SPI_WIFI_SendData+0xd4>)
 800ae40:	2201      	movs	r2, #1
 800ae42:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 800ae44:	897b      	ldrh	r3, [r7, #10]
 800ae46:	085b      	lsrs	r3, r3, #1
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	68f9      	ldr	r1, [r7, #12]
 800ae4e:	4822      	ldr	r0, [pc, #136]	; (800aed8 <SPI_WIFI_SendData+0xd8>)
 800ae50:	f7fb fd04 	bl	800685c <HAL_SPI_Transmit_IT>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d007      	beq.n	800ae6a <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	2101      	movs	r1, #1
 800ae5e:	481c      	ldr	r0, [pc, #112]	; (800aed0 <SPI_WIFI_SendData+0xd0>)
 800ae60:	f7f8 fa90 	bl	8003384 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800ae64:	f04f 33ff 	mov.w	r3, #4294967295
 800ae68:	e02b      	b.n	800aec2 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7ff ff2d 	bl	800accc <wait_spi_tx_event>
  }
  
  if ( len & 1)
 800ae72:	897b      	ldrh	r3, [r7, #10]
 800ae74:	f003 0301 	and.w	r3, r3, #1
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d020      	beq.n	800aebe <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 800ae7c:	897b      	ldrh	r3, [r7, #10]
 800ae7e:	3b01      	subs	r3, #1
 800ae80:	68fa      	ldr	r2, [r7, #12]
 800ae82:	4413      	add	r3, r2
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800ae88:	230a      	movs	r3, #10
 800ae8a:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 800ae8c:	4b11      	ldr	r3, [pc, #68]	; (800aed4 <SPI_WIFI_SendData+0xd4>)
 800ae8e:	2201      	movs	r2, #1
 800ae90:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800ae92:	f107 0314 	add.w	r3, r7, #20
 800ae96:	2201      	movs	r2, #1
 800ae98:	4619      	mov	r1, r3
 800ae9a:	480f      	ldr	r0, [pc, #60]	; (800aed8 <SPI_WIFI_SendData+0xd8>)
 800ae9c:	f7fb fcde 	bl	800685c <HAL_SPI_Transmit_IT>
 800aea0:	4603      	mov	r3, r0
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d007      	beq.n	800aeb6 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800aea6:	2201      	movs	r2, #1
 800aea8:	2101      	movs	r1, #1
 800aeaa:	4809      	ldr	r0, [pc, #36]	; (800aed0 <SPI_WIFI_SendData+0xd0>)
 800aeac:	f7f8 fa6a 	bl	8003384 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800aeb0:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb4:	e005      	b.n	800aec2 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7ff ff07 	bl	800accc <wait_spi_tx_event>
    
  }
  return len;
 800aebe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3718      	adds	r7, #24
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	20000d58 	.word	0x20000d58
 800aed0:	48001000 	.word	0x48001000
 800aed4:	20000d54 	.word	0x20000d54
 800aed8:	20000cec 	.word	0x20000cec

0800aedc <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7f7 fcd3 	bl	8002890 <HAL_Delay>
}
 800aeea:	bf00      	nop
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
	...

0800aef4 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b086      	sub	sp, #24
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 800aefc:	2300      	movs	r3, #0
 800aefe:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 800af00:	2300      	movs	r3, #0
 800af02:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 800af04:	4b20      	ldr	r3, [pc, #128]	; (800af88 <SPI_WIFI_DelayUs+0x94>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d122      	bne.n	800af52 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 800af0c:	4b1f      	ldr	r3, [pc, #124]	; (800af8c <SPI_WIFI_DelayUs+0x98>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a1f      	ldr	r2, [pc, #124]	; (800af90 <SPI_WIFI_DelayUs+0x9c>)
 800af12:	fba2 2303 	umull	r2, r3, r2, r3
 800af16:	099b      	lsrs	r3, r3, #6
 800af18:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 800af1a:	2300      	movs	r3, #0
 800af1c:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800af22:	f7f7 fca9 	bl	8002878 <HAL_GetTick>
 800af26:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 800af28:	e002      	b.n	800af30 <SPI_WIFI_DelayUs+0x3c>
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	3b01      	subs	r3, #1
 800af2e:	60bb      	str	r3, [r7, #8]
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1f9      	bne.n	800af2a <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800af36:	f7f7 fc9f 	bl	8002878 <HAL_GetTick>
 800af3a:	4602      	mov	r2, r0
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	1ad3      	subs	r3, r2, r3
 800af40:	4a11      	ldr	r2, [pc, #68]	; (800af88 <SPI_WIFI_DelayUs+0x94>)
 800af42:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800af44:	4b10      	ldr	r3, [pc, #64]	; (800af88 <SPI_WIFI_DelayUs+0x94>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d102      	bne.n	800af52 <SPI_WIFI_DelayUs+0x5e>
 800af4c:	4b0e      	ldr	r3, [pc, #56]	; (800af88 <SPI_WIFI_DelayUs+0x94>)
 800af4e:	2201      	movs	r2, #1
 800af50:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800af52:	4b0e      	ldr	r3, [pc, #56]	; (800af8c <SPI_WIFI_DelayUs+0x98>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a0f      	ldr	r2, [pc, #60]	; (800af94 <SPI_WIFI_DelayUs+0xa0>)
 800af58:	fba2 2303 	umull	r2, r3, r2, r3
 800af5c:	0c9a      	lsrs	r2, r3, #18
 800af5e:	4b0a      	ldr	r3, [pc, #40]	; (800af88 <SPI_WIFI_DelayUs+0x94>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	fbb2 f3f3 	udiv	r3, r2, r3
 800af66:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	697a      	ldr	r2, [r7, #20]
 800af6c:	fb02 f303 	mul.w	r3, r2, r3
 800af70:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800af72:	e002      	b.n	800af7a <SPI_WIFI_DelayUs+0x86>
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	3b01      	subs	r3, #1
 800af78:	60bb      	str	r3, [r7, #8]
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1f9      	bne.n	800af74 <SPI_WIFI_DelayUs+0x80>
  return;
 800af80:	bf00      	nop
}
 800af82:	3718      	adds	r7, #24
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}
 800af88:	20000d5c 	.word	0x20000d5c
 800af8c:	20000010 	.word	0x20000010
 800af90:	10624dd3 	.word	0x10624dd3
 800af94:	431bde83 	.word	0x431bde83

0800af98 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800af98:	b480      	push	{r7}
 800af9a:	b083      	sub	sp, #12
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 800afa0:	4b06      	ldr	r3, [pc, #24]	; (800afbc <HAL_SPI_RxCpltCallback+0x24>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d002      	beq.n	800afae <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800afa8:	4b04      	ldr	r3, [pc, #16]	; (800afbc <HAL_SPI_RxCpltCallback+0x24>)
 800afaa:	2200      	movs	r2, #0
 800afac:	601a      	str	r2, [r3, #0]
  }
}
 800afae:	bf00      	nop
 800afb0:	370c      	adds	r7, #12
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr
 800afba:	bf00      	nop
 800afbc:	20000d50 	.word	0x20000d50

0800afc0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800afc0:	b480      	push	{r7}
 800afc2:	b083      	sub	sp, #12
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800afc8:	4b06      	ldr	r3, [pc, #24]	; (800afe4 <HAL_SPI_TxCpltCallback+0x24>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d002      	beq.n	800afd6 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800afd0:	4b04      	ldr	r3, [pc, #16]	; (800afe4 <HAL_SPI_TxCpltCallback+0x24>)
 800afd2:	2200      	movs	r2, #0
 800afd4:	601a      	str	r2, [r3, #0]
  }
}
 800afd6:	bf00      	nop
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr
 800afe2:	bf00      	nop
 800afe4:	20000d54 	.word	0x20000d54

0800afe8 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 800afe8:	b480      	push	{r7}
 800afea:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 800afec:	4b05      	ldr	r3, [pc, #20]	; (800b004 <SPI_WIFI_ISR+0x1c>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d102      	bne.n	800affa <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800aff4:	4b03      	ldr	r3, [pc, #12]	; (800b004 <SPI_WIFI_ISR+0x1c>)
 800aff6:	2200      	movs	r2, #0
 800aff8:	601a      	str	r2, [r3, #0]
   }
}
 800affa:	bf00      	nop
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr
 800b004:	20000d58 	.word	0x20000d58

0800b008 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b084      	sub	sp, #16
 800b00c:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800b012:	4b0d      	ldr	r3, [pc, #52]	; (800b048 <WIFI_Init+0x40>)
 800b014:	9301      	str	r3, [sp, #4]
 800b016:	4b0d      	ldr	r3, [pc, #52]	; (800b04c <WIFI_Init+0x44>)
 800b018:	9300      	str	r3, [sp, #0]
 800b01a:	4b0d      	ldr	r3, [pc, #52]	; (800b050 <WIFI_Init+0x48>)
 800b01c:	4a0d      	ldr	r2, [pc, #52]	; (800b054 <WIFI_Init+0x4c>)
 800b01e:	490e      	ldr	r1, [pc, #56]	; (800b058 <WIFI_Init+0x50>)
 800b020:	480e      	ldr	r0, [pc, #56]	; (800b05c <WIFI_Init+0x54>)
 800b022:	f7ff f8c3 	bl	800a1ac <ES_WIFI_RegisterBusIO>
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d107      	bne.n	800b03c <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800b02c:	480b      	ldr	r0, [pc, #44]	; (800b05c <WIFI_Init+0x54>)
 800b02e:	f7ff f88f 	bl	800a150 <ES_WIFI_Init>
 800b032:	4603      	mov	r3, r0
 800b034:	2b00      	cmp	r3, #0
 800b036:	d101      	bne.n	800b03c <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 800b038:	2300      	movs	r3, #0
 800b03a:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 800b03c:	79fb      	ldrb	r3, [r7, #7]
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3708      	adds	r7, #8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop
 800b048:	0800ad0d 	.word	0x0800ad0d
 800b04c:	0800ae01 	.word	0x0800ae01
 800b050:	0800aedd 	.word	0x0800aedd
 800b054:	0800abf5 	.word	0x0800abf5
 800b058:	0800aa59 	.word	0x0800aa59
 800b05c:	20000d60 	.word	0x20000d60

0800b060 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b086      	sub	sp, #24
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	4613      	mov	r3, r2
 800b06c:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b06e:	2301      	movs	r3, #1
 800b070:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800b072:	79fb      	ldrb	r3, [r7, #7]
 800b074:	68ba      	ldr	r2, [r7, #8]
 800b076:	68f9      	ldr	r1, [r7, #12]
 800b078:	4809      	ldr	r0, [pc, #36]	; (800b0a0 <WIFI_Connect+0x40>)
 800b07a:	f7ff f8cb 	bl	800a214 <ES_WIFI_Connect>
 800b07e:	4603      	mov	r3, r0
 800b080:	2b00      	cmp	r3, #0
 800b082:	d107      	bne.n	800b094 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800b084:	4806      	ldr	r0, [pc, #24]	; (800b0a0 <WIFI_Connect+0x40>)
 800b086:	f7ff f969 	bl	800a35c <ES_WIFI_GetNetworkSettings>
 800b08a:	4603      	mov	r3, r0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800b090:	2300      	movs	r3, #0
 800b092:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800b094:	7dfb      	ldrb	r3, [r7, #23]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3718      	adds	r7, #24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	20000d60 	.word	0x20000d60

0800b0a4 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 800b0b0:	6879      	ldr	r1, [r7, #4]
 800b0b2:	4806      	ldr	r0, [pc, #24]	; (800b0cc <WIFI_GetMAC_Address+0x28>)
 800b0b4:	f7ff f97c 	bl	800a3b0 <ES_WIFI_GetMACAddress>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d101      	bne.n	800b0c2 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800b0c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3710      	adds	r7, #16
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	20000d60 	.word	0x20000d60

0800b0d0 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 800b0dc:	4809      	ldr	r0, [pc, #36]	; (800b104 <WIFI_GetIP_Address+0x34>)
 800b0de:	f7ff f911 	bl	800a304 <ES_WIFI_IsConnected>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d107      	bne.n	800b0f8 <WIFI_GetIP_Address+0x28>
 800b0e8:	4b06      	ldr	r3, [pc, #24]	; (800b104 <WIFI_GetIP_Address+0x34>)
 800b0ea:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 800b0ee:	461a      	mov	r2, r3
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800b0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	20000d60 	.word	0x20000d60

0800b108 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b08a      	sub	sp, #40	; 0x28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	607a      	str	r2, [r7, #4]
 800b112:	603b      	str	r3, [r7, #0]
 800b114:	460b      	mov	r3, r1
 800b116:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	b2db      	uxtb	r3, r3
 800b122:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800b124:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b126:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 800b128:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b12a:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800b12c:	7afb      	ldrb	r3, [r7, #11]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	bf14      	ite	ne
 800b132:	2301      	movne	r3, #1
 800b134:	2300      	moveq	r3, #0
 800b136:	b2db      	uxtb	r3, r3
 800b138:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	785b      	ldrb	r3, [r3, #1]
 800b144:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	789b      	ldrb	r3, [r3, #2]
 800b14a:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	78db      	ldrb	r3, [r3, #3]
 800b150:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800b152:	f107 0310 	add.w	r3, r7, #16
 800b156:	4619      	mov	r1, r3
 800b158:	4807      	ldr	r0, [pc, #28]	; (800b178 <WIFI_OpenClientConnection+0x70>)
 800b15a:	f7ff f95b 	bl	800a414 <ES_WIFI_StartClientConnection>
 800b15e:	4603      	mov	r3, r0
 800b160:	2b00      	cmp	r3, #0
 800b162:	d102      	bne.n	800b16a <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800b164:	2300      	movs	r3, #0
 800b166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800b16a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3728      	adds	r7, #40	; 0x28
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	20000d60 	.word	0x20000d60

0800b17c <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b08a      	sub	sp, #40	; 0x28
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800b18c:	2300      	movs	r3, #0
 800b18e:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800b190:	2300      	movs	r3, #0
 800b192:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d106      	bne.n	800b1a8 <sendMessageVector+0x2c>
 800b19a:	4b64      	ldr	r3, [pc, #400]	; (800b32c <sendMessageVector+0x1b0>)
 800b19c:	4a64      	ldr	r2, [pc, #400]	; (800b330 <sendMessageVector+0x1b4>)
 800b19e:	f240 21f2 	movw	r1, #754	; 0x2f2
 800b1a2:	4864      	ldr	r0, [pc, #400]	; (800b334 <sendMessageVector+0x1b8>)
 800b1a4:	f007 f9da 	bl	801255c <__assert_func>
    assert( pIoVec != NULL );
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d106      	bne.n	800b1bc <sendMessageVector+0x40>
 800b1ae:	4b62      	ldr	r3, [pc, #392]	; (800b338 <sendMessageVector+0x1bc>)
 800b1b0:	4a5f      	ldr	r2, [pc, #380]	; (800b330 <sendMessageVector+0x1b4>)
 800b1b2:	f240 21f3 	movw	r1, #755	; 0x2f3
 800b1b6:	485f      	ldr	r0, [pc, #380]	; (800b334 <sendMessageVector+0x1b8>)
 800b1b8:	f007 f9d0 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d106      	bne.n	800b1d2 <sendMessageVector+0x56>
 800b1c4:	4b5d      	ldr	r3, [pc, #372]	; (800b33c <sendMessageVector+0x1c0>)
 800b1c6:	4a5a      	ldr	r2, [pc, #360]	; (800b330 <sendMessageVector+0x1b4>)
 800b1c8:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 800b1cc:	4859      	ldr	r0, [pc, #356]	; (800b334 <sendMessageVector+0x1b8>)
 800b1ce:	f007 f9c5 	bl	801255c <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	695b      	ldr	r3, [r3, #20]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d106      	bne.n	800b1e8 <sendMessageVector+0x6c>
 800b1da:	4b59      	ldr	r3, [pc, #356]	; (800b340 <sendMessageVector+0x1c4>)
 800b1dc:	4a54      	ldr	r2, [pc, #336]	; (800b330 <sendMessageVector+0x1b4>)
 800b1de:	f240 21f6 	movw	r1, #758	; 0x2f6
 800b1e2:	4854      	ldr	r0, [pc, #336]	; (800b334 <sendMessageVector+0x1b8>)
 800b1e4:	f007 f9ba 	bl	801255c <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	623b      	str	r3, [r7, #32]
 800b1ec:	e007      	b.n	800b1fe <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800b1ee:	6a3b      	ldr	r3, [r7, #32]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	69ba      	ldr	r2, [r7, #24]
 800b1f4:	4413      	add	r3, r2
 800b1f6:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b1f8:	6a3b      	ldr	r3, [r7, #32]
 800b1fa:	3308      	adds	r3, #8
 800b1fc:	623b      	str	r3, [r7, #32]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b204:	3b01      	subs	r3, #1
 800b206:	00db      	lsls	r3, r3, #3
 800b208:	68ba      	ldr	r2, [r7, #8]
 800b20a:	4413      	add	r3, r2
 800b20c:	6a3a      	ldr	r2, [r7, #32]
 800b20e:	429a      	cmp	r2, r3
 800b210:	d9ed      	bls.n	800b1ee <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	623b      	str	r3, [r7, #32]

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b21a:	4798      	blx	r3
 800b21c:	4603      	mov	r3, r0
 800b21e:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800b222:	3320      	adds	r3, #32
 800b224:	613b      	str	r3, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b226:	e073      	b.n	800b310 <sendMessageVector+0x194>
    {
        if( pContext->transportInterface.writev != NULL )
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	699b      	ldr	r3, [r3, #24]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d008      	beq.n	800b242 <sendMessageVector+0xc6>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	699b      	ldr	r3, [r3, #24]
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	69d0      	ldr	r0, [r2, #28]
 800b238:	69fa      	ldr	r2, [r7, #28]
 800b23a:	6a39      	ldr	r1, [r7, #32]
 800b23c:	4798      	blx	r3
 800b23e:	6278      	str	r0, [r7, #36]	; 0x24
 800b240:	e009      	b.n	800b256 <sendMessageVector+0xda>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	695b      	ldr	r3, [r3, #20]
 800b246:	68fa      	ldr	r2, [r7, #12]
 800b248:	69d0      	ldr	r0, [r2, #28]
 800b24a:	6a3a      	ldr	r2, [r7, #32]
 800b24c:	6811      	ldr	r1, [r2, #0]
 800b24e:	6a3a      	ldr	r2, [r7, #32]
 800b250:	6852      	ldr	r2, [r2, #4]
 800b252:	4798      	blx	r3
 800b254:	6278      	str	r0, [r7, #36]	; 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800b256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b258:	2b00      	cmp	r3, #0
 800b25a:	dd17      	ble.n	800b28c <sendMessageVector+0x110>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b25c:	69ba      	ldr	r2, [r7, #24]
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b264:	429a      	cmp	r2, r3
 800b266:	dd06      	ble.n	800b276 <sendMessageVector+0xfa>
 800b268:	4b36      	ldr	r3, [pc, #216]	; (800b344 <sendMessageVector+0x1c8>)
 800b26a:	4a31      	ldr	r2, [pc, #196]	; (800b330 <sendMessageVector+0x1b4>)
 800b26c:	f240 3117 	movw	r1, #791	; 0x317
 800b270:	4830      	ldr	r0, [pc, #192]	; (800b334 <sendMessageVector+0x1b8>)
 800b272:	f007 f973 	bl	801255c <__assert_func>

            bytesSentOrError += sendResult;
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b27a:	4413      	add	r3, r2
 800b27c:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b282:	4798      	blx	r3
 800b284:	4602      	mov	r2, r0
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	635a      	str	r2, [r3, #52]	; 0x34
 800b28a:	e004      	b.n	800b296 <sendMessageVector+0x11a>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b28e:	2b00      	cmp	r3, #0
 800b290:	da01      	bge.n	800b296 <sendMessageVector+0x11a>
        {
            bytesSentOrError = sendResult;
 800b292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b294:	617b      	str	r3, [r7, #20]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b29a:	4798      	blx	r3
 800b29c:	4602      	mov	r2, r0
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d93d      	bls.n	800b320 <sendMessageVector+0x1a4>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b2a4:	e00b      	b.n	800b2be <sendMessageVector+0x142>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800b2a6:	6a3b      	ldr	r3, [r7, #32]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ae:	1a9b      	subs	r3, r3, r2
 800b2b0:	627b      	str	r3, [r7, #36]	; 0x24
            pIoVectIterator++;
 800b2b2:	6a3b      	ldr	r3, [r7, #32]
 800b2b4:	3308      	adds	r3, #8
 800b2b6:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800b2b8:	69fb      	ldr	r3, [r7, #28]
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	00db      	lsls	r3, r3, #3
 800b2c8:	68ba      	ldr	r2, [r7, #8]
 800b2ca:	4413      	add	r3, r2
 800b2cc:	6a3a      	ldr	r2, [r7, #32]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d805      	bhi.n	800b2de <sendMessageVector+0x162>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800b2d2:	6a3b      	ldr	r3, [r7, #32]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	dae3      	bge.n	800b2a6 <sendMessageVector+0x12a>
        }

        /* Some of the bytes from this vector were sent as well, update the length
         * and the pointer to data in this vector. */
        if( ( sendResult > 0 ) &&
 800b2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	dd15      	ble.n	800b310 <sendMessageVector+0x194>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) )
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	00db      	lsls	r3, r3, #3
 800b2ee:	68ba      	ldr	r2, [r7, #8]
 800b2f0:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800b2f2:	6a3a      	ldr	r2, [r7, #32]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d80b      	bhi.n	800b310 <sendMessageVector+0x194>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800b2f8:	6a3b      	ldr	r3, [r7, #32]
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2fe:	441a      	add	r2, r3
 800b300:	6a3b      	ldr	r3, [r7, #32]
 800b302:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800b304:	6a3b      	ldr	r3, [r7, #32]
 800b306:	685a      	ldr	r2, [r3, #4]
 800b308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b30a:	1ad2      	subs	r2, r2, r3
 800b30c:	6a3b      	ldr	r3, [r7, #32]
 800b30e:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	429a      	cmp	r2, r3
 800b316:	da04      	bge.n	800b322 <sendMessageVector+0x1a6>
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	da84      	bge.n	800b228 <sendMessageVector+0xac>
 800b31e:	e000      	b.n	800b322 <sendMessageVector+0x1a6>
            break;
 800b320:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b322:	697b      	ldr	r3, [r7, #20]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3728      	adds	r7, #40	; 0x28
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}
 800b32c:	08014b24 	.word	0x08014b24
 800b330:	080156ac 	.word	0x080156ac
 800b334:	08014a48 	.word	0x08014a48
 800b338:	08014b38 	.word	0x08014b38
 800b33c:	08014b48 	.word	0x08014b48
 800b340:	08014b64 	.word	0x08014b64
 800b344:	08014b90 	.word	0x08014b90

0800b348 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b088      	sub	sp, #32
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	60f8      	str	r0, [r7, #12]
 800b350:	60b9      	str	r1, [r7, #8]
 800b352:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t timeoutMs;
    int32_t bytesSentOrError = 0;
 800b354:	2300      	movs	r3, #0
 800b356:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d106      	bne.n	800b370 <sendBuffer+0x28>
 800b362:	4b39      	ldr	r3, [pc, #228]	; (800b448 <sendBuffer+0x100>)
 800b364:	4a39      	ldr	r2, [pc, #228]	; (800b44c <sendBuffer+0x104>)
 800b366:	f240 3153 	movw	r1, #851	; 0x353
 800b36a:	4839      	ldr	r0, [pc, #228]	; (800b450 <sendBuffer+0x108>)
 800b36c:	f007 f8f6 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b374:	2b00      	cmp	r3, #0
 800b376:	d106      	bne.n	800b386 <sendBuffer+0x3e>
 800b378:	4b36      	ldr	r3, [pc, #216]	; (800b454 <sendBuffer+0x10c>)
 800b37a:	4a34      	ldr	r2, [pc, #208]	; (800b44c <sendBuffer+0x104>)
 800b37c:	f44f 7155 	mov.w	r1, #852	; 0x354
 800b380:	4833      	ldr	r0, [pc, #204]	; (800b450 <sendBuffer+0x108>)
 800b382:	f007 f8eb 	bl	801255c <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	695b      	ldr	r3, [r3, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d106      	bne.n	800b39c <sendBuffer+0x54>
 800b38e:	4b32      	ldr	r3, [pc, #200]	; (800b458 <sendBuffer+0x110>)
 800b390:	4a2e      	ldr	r2, [pc, #184]	; (800b44c <sendBuffer+0x104>)
 800b392:	f240 3155 	movw	r1, #853	; 0x355
 800b396:	482e      	ldr	r0, [pc, #184]	; (800b450 <sendBuffer+0x108>)
 800b398:	f007 f8e0 	bl	801255c <__assert_func>
    assert( pIndex != NULL );
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d106      	bne.n	800b3b0 <sendBuffer+0x68>
 800b3a2:	4b2e      	ldr	r3, [pc, #184]	; (800b45c <sendBuffer+0x114>)
 800b3a4:	4a29      	ldr	r2, [pc, #164]	; (800b44c <sendBuffer+0x104>)
 800b3a6:	f240 3156 	movw	r1, #854	; 0x356
 800b3aa:	4829      	ldr	r0, [pc, #164]	; (800b450 <sendBuffer+0x108>)
 800b3ac:	f007 f8d6 	bl	801255c <__assert_func>

    /* Set the timeout. */
    timeoutMs = pContext->getTime() + MQTT_SEND_TIMEOUT_MS;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b4:	4798      	blx	r3
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800b3bc:	3320      	adds	r3, #32
 800b3be:	617b      	str	r3, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b3c0:	e034      	b.n	800b42c <sendBuffer+0xe4>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	695b      	ldr	r3, [r3, #20]
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800b3ca:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b3cc:	6879      	ldr	r1, [r7, #4]
 800b3ce:	1a8a      	subs	r2, r1, r2
 800b3d0:	69b9      	ldr	r1, [r7, #24]
 800b3d2:	4798      	blx	r3
 800b3d4:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	dd1b      	ble.n	800b414 <sendBuffer+0xcc>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	69fb      	ldr	r3, [r7, #28]
 800b3e0:	1ad3      	subs	r3, r2, r3
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	dd06      	ble.n	800b3f6 <sendBuffer+0xae>
 800b3e8:	4b1d      	ldr	r3, [pc, #116]	; (800b460 <sendBuffer+0x118>)
 800b3ea:	4a18      	ldr	r2, [pc, #96]	; (800b44c <sendBuffer+0x104>)
 800b3ec:	f240 3165 	movw	r1, #869	; 0x365
 800b3f0:	4817      	ldr	r0, [pc, #92]	; (800b450 <sendBuffer+0x108>)
 800b3f2:	f007 f8b3 	bl	801255c <__assert_func>

            bytesSentOrError += sendResult;
 800b3f6:	69fa      	ldr	r2, [r7, #28]
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	4413      	add	r3, r2
 800b3fc:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	69ba      	ldr	r2, [r7, #24]
 800b402:	4413      	add	r3, r2
 800b404:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40a:	4798      	blx	r3
 800b40c:	4602      	mov	r2, r0
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	635a      	str	r2, [r3, #52]	; 0x34
 800b412:	e004      	b.n	800b41e <sendBuffer+0xd6>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	da01      	bge.n	800b41e <sendBuffer+0xd6>
        {
            bytesSentOrError = sendResult;
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	61fb      	str	r3, [r7, #28]
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( pContext->getTime() >= timeoutMs )
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b422:	4798      	blx	r3
 800b424:	4602      	mov	r2, r0
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	4293      	cmp	r3, r2
 800b42a:	d907      	bls.n	800b43c <sendBuffer+0xf4>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	69fa      	ldr	r2, [r7, #28]
 800b430:	429a      	cmp	r2, r3
 800b432:	da04      	bge.n	800b43e <sendBuffer+0xf6>
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	2b00      	cmp	r3, #0
 800b438:	dac3      	bge.n	800b3c2 <sendBuffer+0x7a>
 800b43a:	e000      	b.n	800b43e <sendBuffer+0xf6>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800b43c:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b43e:	69fb      	ldr	r3, [r7, #28]
}
 800b440:	4618      	mov	r0, r3
 800b442:	3720      	adds	r7, #32
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	08014b24 	.word	0x08014b24
 800b44c:	080156c0 	.word	0x080156c0
 800b450:	08014a48 	.word	0x08014a48
 800b454:	08014b48 	.word	0x08014b48
 800b458:	08014b64 	.word	0x08014b64
 800b45c:	08014bd0 	.word	0x08014bd0
 800b460:	08014b90 	.word	0x08014b90

0800b464 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
    return later - start;
 800b46e:	687a      	ldr	r2, [r7, #4]
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	1ad3      	subs	r3, r2, r3
}
 800b474:	4618      	mov	r0, r3
 800b476:	370c      	adds	r7, #12
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b084      	sub	sp, #16
 800b484:	af00      	add	r7, sp, #0
 800b486:	4603      	mov	r3, r0
 800b488:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800b48a:	2300      	movs	r3, #0
 800b48c:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800b48e:	79fb      	ldrb	r3, [r7, #7]
 800b490:	2b62      	cmp	r3, #98	; 0x62
 800b492:	d00c      	beq.n	800b4ae <getAckFromPacketType+0x2e>
 800b494:	2b62      	cmp	r3, #98	; 0x62
 800b496:	dc0d      	bgt.n	800b4b4 <getAckFromPacketType+0x34>
 800b498:	2b40      	cmp	r3, #64	; 0x40
 800b49a:	d002      	beq.n	800b4a2 <getAckFromPacketType+0x22>
 800b49c:	2b50      	cmp	r3, #80	; 0x50
 800b49e:	d003      	beq.n	800b4a8 <getAckFromPacketType+0x28>
 800b4a0:	e008      	b.n	800b4b4 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	73fb      	strb	r3, [r7, #15]
            break;
 800b4a6:	e012      	b.n	800b4ce <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	73fb      	strb	r3, [r7, #15]
            break;
 800b4ac:	e00f      	b.n	800b4ce <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800b4ae:	2302      	movs	r3, #2
 800b4b0:	73fb      	strb	r3, [r7, #15]
            break;
 800b4b2:	e00c      	b.n	800b4ce <getAckFromPacketType+0x4e>
        case MQTT_PACKET_TYPE_PUBCOMP:
        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800b4b4:	79fb      	ldrb	r3, [r7, #7]
 800b4b6:	2b70      	cmp	r3, #112	; 0x70
 800b4b8:	d006      	beq.n	800b4c8 <getAckFromPacketType+0x48>
 800b4ba:	4b07      	ldr	r3, [pc, #28]	; (800b4d8 <getAckFromPacketType+0x58>)
 800b4bc:	4a07      	ldr	r2, [pc, #28]	; (800b4dc <getAckFromPacketType+0x5c>)
 800b4be:	f240 31a7 	movw	r1, #935	; 0x3a7
 800b4c2:	4807      	ldr	r0, [pc, #28]	; (800b4e0 <getAckFromPacketType+0x60>)
 800b4c4:	f007 f84a 	bl	801255c <__assert_func>
            ackType = MQTTPubcomp;
 800b4c8:	2303      	movs	r3, #3
 800b4ca:	73fb      	strb	r3, [r7, #15]
            break;
 800b4cc:	bf00      	nop
    }

    return ackType;
 800b4ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3710      	adds	r7, #16
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}
 800b4d8:	08014be0 	.word	0x08014be0
 800b4dc:	080156cc 	.word	0x080156cc
 800b4e0:	08014a48 	.word	0x08014a48

0800b4e4 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( const MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08c      	sub	sp, #48	; 0x30
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t bytesRemaining = bytesToRecv;
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	623b      	str	r3, [r7, #32]
 800b4fe:	2300      	movs	r3, #0
 800b500:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800b502:	2300      	movs	r3, #0
 800b504:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b506:	2300      	movs	r3, #0
 800b508:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b50a:	2300      	movs	r3, #0
 800b50c:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d106      	bne.n	800b522 <recvExact+0x3e>
 800b514:	4b44      	ldr	r3, [pc, #272]	; (800b628 <recvExact+0x144>)
 800b516:	4a45      	ldr	r2, [pc, #276]	; (800b62c <recvExact+0x148>)
 800b518:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800b51c:	4844      	ldr	r0, [pc, #272]	; (800b630 <recvExact+0x14c>)
 800b51e:	f007 f81d 	bl	801255c <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b526:	683a      	ldr	r2, [r7, #0]
 800b528:	429a      	cmp	r2, r3
 800b52a:	d906      	bls.n	800b53a <recvExact+0x56>
 800b52c:	4b41      	ldr	r3, [pc, #260]	; (800b634 <recvExact+0x150>)
 800b52e:	4a3f      	ldr	r2, [pc, #252]	; (800b62c <recvExact+0x148>)
 800b530:	f240 31bd 	movw	r1, #957	; 0x3bd
 800b534:	483e      	ldr	r0, [pc, #248]	; (800b630 <recvExact+0x14c>)
 800b536:	f007 f811 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d106      	bne.n	800b550 <recvExact+0x6c>
 800b542:	4b3d      	ldr	r3, [pc, #244]	; (800b638 <recvExact+0x154>)
 800b544:	4a39      	ldr	r2, [pc, #228]	; (800b62c <recvExact+0x148>)
 800b546:	f240 31be 	movw	r1, #958	; 0x3be
 800b54a:	4839      	ldr	r0, [pc, #228]	; (800b630 <recvExact+0x14c>)
 800b54c:	f007 f806 	bl	801255c <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d106      	bne.n	800b566 <recvExact+0x82>
 800b558:	4b38      	ldr	r3, [pc, #224]	; (800b63c <recvExact+0x158>)
 800b55a:	4a34      	ldr	r2, [pc, #208]	; (800b62c <recvExact+0x148>)
 800b55c:	f240 31bf 	movw	r1, #959	; 0x3bf
 800b560:	4833      	ldr	r0, [pc, #204]	; (800b630 <recvExact+0x14c>)
 800b562:	f006 fffb 	bl	801255c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6a1b      	ldr	r3, [r3, #32]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d106      	bne.n	800b57c <recvExact+0x98>
 800b56e:	4b34      	ldr	r3, [pc, #208]	; (800b640 <recvExact+0x15c>)
 800b570:	4a2e      	ldr	r2, [pc, #184]	; (800b62c <recvExact+0x148>)
 800b572:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800b576:	482e      	ldr	r0, [pc, #184]	; (800b630 <recvExact+0x14c>)
 800b578:	f006 fff0 	bl	801255c <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6a1b      	ldr	r3, [r3, #32]
 800b580:	62fb      	str	r3, [r7, #44]	; 0x2c
    recvFunc = pContext->transportInterface.recv;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	691b      	ldr	r3, [r3, #16]
 800b586:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b58c:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	4798      	blx	r3
 800b592:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b594:	e039      	b.n	800b60a <recvExact+0x126>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	69d8      	ldr	r0, [r3, #28]
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b59e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b5a0:	4798      	blx	r3
 800b5a2:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	da04      	bge.n	800b5b4 <recvExact+0xd0>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	627b      	str	r3, [r7, #36]	; 0x24
            receiveError = true;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	77fb      	strb	r3, [r7, #31]
 800b5b2:	e02a      	b.n	800b60a <recvExact+0x126>
        }
        else if( bytesRecvd > 0 )
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	dd1a      	ble.n	800b5f0 <recvExact+0x10c>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	4798      	blx	r3
 800b5be:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d206      	bcs.n	800b5d6 <recvExact+0xf2>
 800b5c8:	4b1e      	ldr	r3, [pc, #120]	; (800b644 <recvExact+0x160>)
 800b5ca:	4a18      	ldr	r2, [pc, #96]	; (800b62c <recvExact+0x148>)
 800b5cc:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 800b5d0:	4817      	ldr	r0, [pc, #92]	; (800b630 <recvExact+0x14c>)
 800b5d2:	f006 ffc3 	bl	801255c <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5da:	1ad3      	subs	r3, r2, r3
 800b5dc:	62bb      	str	r3, [r7, #40]	; 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800b5de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	627b      	str	r3, [r7, #36]	; 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b5ea:	4413      	add	r3, r2
 800b5ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5ee:	e00c      	b.n	800b60a <recvExact+0x126>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	4798      	blx	r3
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	6a39      	ldr	r1, [r7, #32]
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7ff ff33 	bl	800b464 <calculateElapsedTime>
 800b5fe:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800b600:	69bb      	ldr	r3, [r7, #24]
 800b602:	2b09      	cmp	r3, #9
 800b604:	d901      	bls.n	800b60a <recvExact+0x126>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800b606:	2301      	movs	r3, #1
 800b608:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d005      	beq.n	800b61c <recvExact+0x138>
 800b610:	7ffb      	ldrb	r3, [r7, #31]
 800b612:	f083 0301 	eor.w	r3, r3, #1
 800b616:	b2db      	uxtb	r3, r3
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1bc      	bne.n	800b596 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800b61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3730      	adds	r7, #48	; 0x30
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	08014b24 	.word	0x08014b24
 800b62c:	080156e4 	.word	0x080156e4
 800b630:	08014a48 	.word	0x08014a48
 800b634:	08014c08 	.word	0x08014c08
 800b638:	08014b48 	.word	0x08014b48
 800b63c:	08014c34 	.word	0x08014c34
 800b640:	08014c60 	.word	0x08014c60
 800b644:	08014c88 	.word	0x08014c88

0800b648 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( const MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b08c      	sub	sp, #48	; 0x30
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800b654:	2304      	movs	r3, #4
 800b656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int32_t bytesReceived = 0;
 800b65a:	2300      	movs	r3, #0
 800b65c:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800b65e:	2300      	movs	r3, #0
 800b660:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t totalBytesReceived = 0U;
 800b662:	2300      	movs	r3, #0
 800b664:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t entryTimeMs = 0U;
 800b666:	2300      	movs	r3, #0
 800b668:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800b66a:	2300      	movs	r3, #0
 800b66c:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b66e:	2300      	movs	r3, #0
 800b670:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b672:	2300      	movs	r3, #0
 800b674:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    assert( pContext != NULL );
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d106      	bne.n	800b68c <discardPacket+0x44>
 800b67e:	4b2f      	ldr	r3, [pc, #188]	; (800b73c <discardPacket+0xf4>)
 800b680:	4a2f      	ldr	r2, [pc, #188]	; (800b740 <discardPacket+0xf8>)
 800b682:	f240 410b 	movw	r1, #1035	; 0x40b
 800b686:	482f      	ldr	r0, [pc, #188]	; (800b744 <discardPacket+0xfc>)
 800b688:	f006 ff68 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b690:	2b00      	cmp	r3, #0
 800b692:	d106      	bne.n	800b6a2 <discardPacket+0x5a>
 800b694:	4b2c      	ldr	r3, [pc, #176]	; (800b748 <discardPacket+0x100>)
 800b696:	4a2a      	ldr	r2, [pc, #168]	; (800b740 <discardPacket+0xf8>)
 800b698:	f240 410c 	movw	r1, #1036	; 0x40c
 800b69c:	4829      	ldr	r0, [pc, #164]	; (800b744 <discardPacket+0xfc>)
 800b69e:	f006 ff5d 	bl	801255c <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6a6:	62bb      	str	r3, [r7, #40]	; 0x28
    getTimeStampMs = pContext->getTime;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ac:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	4798      	blx	r3
 800b6b2:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b6b4:	e029      	b.n	800b70a <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ba:	1ad3      	subs	r3, r2, r3
 800b6bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d903      	bls.n	800b6ca <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b6c2:	68ba      	ldr	r2, [r7, #8]
 800b6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c6:	1ad3      	subs	r3, r2, r3
 800b6c8:	62bb      	str	r3, [r7, #40]	; 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b6ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f7ff ff09 	bl	800b4e4 <recvExact>
 800b6d2:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b6d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6d6:	69fa      	ldr	r2, [r7, #28]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d003      	beq.n	800b6e4 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800b6e2:	e012      	b.n	800b70a <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b6e4:	69fb      	ldr	r3, [r7, #28]
 800b6e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6e8:	4413      	add	r3, r2
 800b6ea:	627b      	str	r3, [r7, #36]	; 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	4798      	blx	r3
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	69b9      	ldr	r1, [r7, #24]
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7ff feb5 	bl	800b464 <calculateElapsedTime>
 800b6fa:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	429a      	cmp	r2, r3
 800b702:	d302      	bcc.n	800b70a <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800b704:	2301      	movs	r3, #1
 800b706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b70a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d206      	bcs.n	800b720 <discardPacket+0xd8>
 800b712:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b716:	f083 0301 	eor.w	r3, r3, #1
 800b71a:	b2db      	uxtb	r3, r3
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d1ca      	bne.n	800b6b6 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800b720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	429a      	cmp	r2, r3
 800b726:	d102      	bne.n	800b72e <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800b728:	2307      	movs	r3, #7
 800b72a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 800b72e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b732:	4618      	mov	r0, r3
 800b734:	3730      	adds	r7, #48	; 0x30
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	08014b24 	.word	0x08014b24
 800b740:	080156f0 	.word	0x080156f0
 800b744:	08014a48 	.word	0x08014a48
 800b748:	08014b48 	.word	0x08014b48

0800b74c <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b08a      	sub	sp, #40	; 0x28
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800b756:	2304      	movs	r3, #4
 800b758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t bytesReceived = 0;
 800b75c:	2300      	movs	r3, #0
 800b75e:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800b760:	2300      	movs	r3, #0
 800b762:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800b764:	2300      	movs	r3, #0
 800b766:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800b768:	2300      	movs	r3, #0
 800b76a:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800b76c:	2300      	movs	r3, #0
 800b76e:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d106      	bne.n	800b784 <discardStoredPacket+0x38>
 800b776:	4b34      	ldr	r3, [pc, #208]	; (800b848 <discardStoredPacket+0xfc>)
 800b778:	4a34      	ldr	r2, [pc, #208]	; (800b84c <discardStoredPacket+0x100>)
 800b77a:	f240 414b 	movw	r1, #1099	; 0x44b
 800b77e:	4834      	ldr	r0, [pc, #208]	; (800b850 <discardStoredPacket+0x104>)
 800b780:	f006 feec 	bl	801255c <__assert_func>
    assert( pPacketInfo != NULL );
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d106      	bne.n	800b798 <discardStoredPacket+0x4c>
 800b78a:	4b32      	ldr	r3, [pc, #200]	; (800b854 <discardStoredPacket+0x108>)
 800b78c:	4a2f      	ldr	r2, [pc, #188]	; (800b84c <discardStoredPacket+0x100>)
 800b78e:	f240 414c 	movw	r1, #1100	; 0x44c
 800b792:	482f      	ldr	r0, [pc, #188]	; (800b850 <discardStoredPacket+0x104>)
 800b794:	f006 fee2 	bl	801255c <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	689a      	ldr	r2, [r3, #8]
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	68db      	ldr	r3, [r3, #12]
 800b7a0:	4413      	add	r3, r2
 800b7a2:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a8:	693a      	ldr	r2, [r7, #16]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d806      	bhi.n	800b7bc <discardStoredPacket+0x70>
 800b7ae:	4b2a      	ldr	r3, [pc, #168]	; (800b858 <discardStoredPacket+0x10c>)
 800b7b0:	4a26      	ldr	r2, [pc, #152]	; (800b84c <discardStoredPacket+0x100>)
 800b7b2:	f240 4152 	movw	r1, #1106	; 0x452
 800b7b6:	4826      	ldr	r0, [pc, #152]	; (800b850 <discardStoredPacket+0x104>)
 800b7b8:	f006 fed0 	bl	801255c <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c0:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7c6:	693a      	ldr	r2, [r7, #16]
 800b7c8:	1ad3      	subs	r3, r2, r3
 800b7ca:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b7cc:	e019      	b.n	800b802 <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b7ce:	68fa      	ldr	r2, [r7, #12]
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	1ad3      	subs	r3, r2, r3
 800b7d4:	6a3a      	ldr	r2, [r7, #32]
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	d903      	bls.n	800b7e2 <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b7e2:	6a39      	ldr	r1, [r7, #32]
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f7ff fe7d 	bl	800b4e4 <recvExact>
 800b7ea:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b7ec:	6a3b      	ldr	r3, [r7, #32]
 800b7ee:	697a      	ldr	r2, [r7, #20]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d002      	beq.n	800b7fa <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	76fb      	strb	r3, [r7, #27]
 800b7f8:	e003      	b.n	800b802 <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	69fa      	ldr	r2, [r7, #28]
 800b7fe:	4413      	add	r3, r2
 800b800:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b802:	69fa      	ldr	r2, [r7, #28]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	429a      	cmp	r2, r3
 800b808:	d205      	bcs.n	800b816 <discardStoredPacket+0xca>
 800b80a:	7efb      	ldrb	r3, [r7, #27]
 800b80c:	f083 0301 	eor.w	r3, r3, #1
 800b810:	b2db      	uxtb	r3, r3
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1db      	bne.n	800b7ce <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800b816:	69fa      	ldr	r2, [r7, #28]
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d102      	bne.n	800b824 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800b81e:	2307      	movs	r3, #7
 800b820:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6a18      	ldr	r0, [r3, #32]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b82c:	461a      	mov	r2, r3
 800b82e:	2100      	movs	r1, #0
 800b830:	f007 f81f 	bl	8012872 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	641a      	str	r2, [r3, #64]	; 0x40

    return status;
 800b83a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3728      	adds	r7, #40	; 0x28
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	08014b24 	.word	0x08014b24
 800b84c:	08015700 	.word	0x08015700
 800b850:	08014a48 	.word	0x08014a48
 800b854:	08014cb0 	.word	0x08014cb0
 800b858:	08014cc4 	.word	0x08014cc4

0800b85c <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( const MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800b85c:	b084      	sub	sp, #16
 800b85e:	b580      	push	{r7, lr}
 800b860:	b086      	sub	sp, #24
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
 800b866:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b86a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800b86e:	2300      	movs	r3, #0
 800b870:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800b872:	2300      	movs	r3, #0
 800b874:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800b876:	2300      	movs	r3, #0
 800b878:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d106      	bne.n	800b88e <receivePacket+0x32>
 800b880:	4b1a      	ldr	r3, [pc, #104]	; (800b8ec <receivePacket+0x90>)
 800b882:	4a1b      	ldr	r2, [pc, #108]	; (800b8f0 <receivePacket+0x94>)
 800b884:	f240 418e 	movw	r1, #1166	; 0x48e
 800b888:	481a      	ldr	r0, [pc, #104]	; (800b8f4 <receivePacket+0x98>)
 800b88a:	f006 fe67 	bl	801255c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6a1b      	ldr	r3, [r3, #32]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d106      	bne.n	800b8a4 <receivePacket+0x48>
 800b896:	4b18      	ldr	r3, [pc, #96]	; (800b8f8 <receivePacket+0x9c>)
 800b898:	4a15      	ldr	r2, [pc, #84]	; (800b8f0 <receivePacket+0x94>)
 800b89a:	f240 418f 	movw	r1, #1167	; 0x48f
 800b89e:	4815      	ldr	r0, [pc, #84]	; (800b8f4 <receivePacket+0x98>)
 800b8a0:	f006 fe5c 	bl	801255c <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800b8a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8aa:	429a      	cmp	r2, r3
 800b8ac:	d908      	bls.n	800b8c0 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800b8ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f7ff fec7 	bl	800b648 <discardPacket>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	75fb      	strb	r3, [r7, #23]
 800b8be:	e00c      	b.n	800b8da <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800b8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c2:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800b8c4:	68f9      	ldr	r1, [r7, #12]
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f7ff fe0c 	bl	800b4e4 <recvExact>
 800b8cc:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d001      	beq.n	800b8da <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800b8d6:	2304      	movs	r3, #4
 800b8d8:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b8da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3718      	adds	r7, #24
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8e6:	b004      	add	sp, #16
 800b8e8:	4770      	bx	lr
 800b8ea:	bf00      	nop
 800b8ec:	08014b24 	.word	0x08014b24
 800b8f0:	08015714 	.word	0x08015714
 800b8f4:	08014a48 	.word	0x08014a48
 800b8f8:	08014c60 	.word	0x08014c60

0800b8fc <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b085      	sub	sp, #20
 800b900:	af00      	add	r7, sp, #0
 800b902:	4603      	mov	r3, r0
 800b904:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800b906:	2300      	movs	r3, #0
 800b908:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800b90a:	79fb      	ldrb	r3, [r7, #7]
 800b90c:	3b02      	subs	r3, #2
 800b90e:	2b03      	cmp	r3, #3
 800b910:	d816      	bhi.n	800b940 <getAckTypeToSend+0x44>
 800b912:	a201      	add	r2, pc, #4	; (adr r2, 800b918 <getAckTypeToSend+0x1c>)
 800b914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b918:	0800b929 	.word	0x0800b929
 800b91c:	0800b92f 	.word	0x0800b92f
 800b920:	0800b935 	.word	0x0800b935
 800b924:	0800b93b 	.word	0x0800b93b
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800b928:	2340      	movs	r3, #64	; 0x40
 800b92a:	73fb      	strb	r3, [r7, #15]
            break;
 800b92c:	e009      	b.n	800b942 <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800b92e:	2350      	movs	r3, #80	; 0x50
 800b930:	73fb      	strb	r3, [r7, #15]
            break;
 800b932:	e006      	b.n	800b942 <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800b934:	2362      	movs	r3, #98	; 0x62
 800b936:	73fb      	strb	r3, [r7, #15]
            break;
 800b938:	e003      	b.n	800b942 <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800b93a:	2370      	movs	r3, #112	; 0x70
 800b93c:	73fb      	strb	r3, [r7, #15]
            break;
 800b93e:	e000      	b.n	800b942 <getAckTypeToSend+0x46>
        case MQTTPublishDone:
        case MQTTPublishSend:
        case MQTTStateNull:
        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800b940:	bf00      	nop
    }

    return packetTypeByte;
 800b942:	7bfb      	ldrb	r3, [r7, #15]
}
 800b944:	4618      	mov	r0, r3
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b08a      	sub	sp, #40	; 0x28
 800b954:	af02      	add	r7, sp, #8
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	460b      	mov	r3, r1
 800b95a:	807b      	strh	r3, [r7, #2]
 800b95c:	4613      	mov	r3, r2
 800b95e:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800b960:	2300      	movs	r3, #0
 800b962:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800b964:	2300      	movs	r3, #0
 800b966:	757b      	strb	r3, [r7, #21]
    int32_t sendResult = 0;
 800b968:	2300      	movs	r3, #0
 800b96a:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800b96c:	2300      	movs	r3, #0
 800b96e:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800b970:	f107 0308 	add.w	r3, r7, #8
 800b974:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800b976:	2304      	movs	r3, #4
 800b978:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d106      	bne.n	800b98e <sendPublishAcks+0x3e>
 800b980:	4b21      	ldr	r3, [pc, #132]	; (800ba08 <sendPublishAcks+0xb8>)
 800b982:	4a22      	ldr	r2, [pc, #136]	; (800ba0c <sendPublishAcks+0xbc>)
 800b984:	f240 41ec 	movw	r1, #1260	; 0x4ec
 800b988:	4821      	ldr	r0, [pc, #132]	; (800ba10 <sendPublishAcks+0xc0>)
 800b98a:	f006 fde7 	bl	801255c <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800b98e:	787b      	ldrb	r3, [r7, #1]
 800b990:	4618      	mov	r0, r3
 800b992:	f7ff ffb3 	bl	800b8fc <getAckTypeToSend>
 800b996:	4603      	mov	r3, r0
 800b998:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800b99a:	7dfb      	ldrb	r3, [r7, #23]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d02d      	beq.n	800b9fc <sendPublishAcks+0xac>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800b9a0:	7dfb      	ldrb	r3, [r7, #23]
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f7ff fd6c 	bl	800b480 <getAckFromPacketType>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800b9ac:	887a      	ldrh	r2, [r7, #2]
 800b9ae:	7df9      	ldrb	r1, [r7, #23]
 800b9b0:	f107 030c 	add.w	r3, r7, #12
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f002 f8f1 	bl	800db9c <MQTT_SerializeAck>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800b9be:	7ffb      	ldrb	r3, [r7, #31]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d106      	bne.n	800b9d2 <sendPublishAcks+0x82>
            MQTT_PRE_SEND_HOOK( pContext );

            /* Here, we are not using the vector approach for efficiency. There is just one buffer
             * to be sent which can be achieved with a normal send call. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800b9c4:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800b9c6:	2204      	movs	r2, #4
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7ff fcbc 	bl	800b348 <sendBuffer>
 800b9d0:	61b8      	str	r0, [r7, #24]
                                     MQTT_PUBLISH_ACK_PACKET_SIZE );

            MQTT_POST_SEND_HOOK( pContext );
        }

        if( sendResult == ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b9d2:	69bb      	ldr	r3, [r7, #24]
 800b9d4:	2b04      	cmp	r3, #4
 800b9d6:	d10f      	bne.n	800b9f8 <sendPublishAcks+0xa8>
        {
            pContext->controlPacketSent = true;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800b9e0:	7dba      	ldrb	r2, [r7, #22]
 800b9e2:	8879      	ldrh	r1, [r7, #2]
 800b9e4:	f107 0315 	add.w	r3, r7, #21
 800b9e8:	9300      	str	r3, [sp, #0]
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f002 ffa1 	bl	800e934 <MQTT_UpdateStateAck>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	77fb      	strb	r3, [r7, #31]
 800b9f6:	e001      	b.n	800b9fc <sendPublishAcks+0xac>
        {
            LogError( ( "Failed to send ACK packet: PacketType=%02x, SentBytes=%ld, "
                        "PacketSize=%lu.",
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
            status = MQTTSendFailed;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	77fb      	strb	r3, [r7, #31]
        }
    }

    return status;
 800b9fc:	7ffb      	ldrb	r3, [r7, #31]
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3720      	adds	r7, #32
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	08014b24 	.word	0x08014b24
 800ba0c:	08015724 	.word	0x08015724
 800ba10:	08014a48 	.word	0x08014a48

0800ba14 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b086      	sub	sp, #24
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	75fb      	strb	r3, [r7, #23]
    uint32_t now = 0U;
 800ba20:	2300      	movs	r3, #0
 800ba22:	60fb      	str	r3, [r7, #12]
    uint32_t packetTxTimeoutMs = 0U;
 800ba24:	2300      	movs	r3, #0
 800ba26:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d106      	bne.n	800ba3c <handleKeepAlive+0x28>
 800ba2e:	4b33      	ldr	r3, [pc, #204]	; (800bafc <handleKeepAlive+0xe8>)
 800ba30:	4a33      	ldr	r2, [pc, #204]	; (800bb00 <handleKeepAlive+0xec>)
 800ba32:	f240 512e 	movw	r1, #1326	; 0x52e
 800ba36:	4833      	ldr	r0, [pc, #204]	; (800bb04 <handleKeepAlive+0xf0>)
 800ba38:	f006 fd90 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d106      	bne.n	800ba52 <handleKeepAlive+0x3e>
 800ba44:	4b30      	ldr	r3, [pc, #192]	; (800bb08 <handleKeepAlive+0xf4>)
 800ba46:	4a2e      	ldr	r2, [pc, #184]	; (800bb00 <handleKeepAlive+0xec>)
 800ba48:	f240 512f 	movw	r1, #1327	; 0x52f
 800ba4c:	482d      	ldr	r0, [pc, #180]	; (800bb04 <handleKeepAlive+0xf0>)
 800ba4e:	f006 fd85 	bl	801255c <__assert_func>

    now = pContext->getTime();
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba56:	4798      	blx	r3
 800ba58:	60f8      	str	r0, [r7, #12]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ba60:	461a      	mov	r2, r3
 800ba62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ba66:	fb02 f303 	mul.w	r3, r2, r3
 800ba6a:	613b      	str	r3, [r7, #16]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	f247 5230 	movw	r2, #30000	; 0x7530
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d902      	bls.n	800ba7c <handleKeepAlive+0x68>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800ba76:	f247 5330 	movw	r3, #30000	; 0x7530
 800ba7a:	613b      	str	r3, [r7, #16]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d00d      	beq.n	800baa2 <handleKeepAlive+0x8e>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba8a:	4619      	mov	r1, r3
 800ba8c:	68f8      	ldr	r0, [r7, #12]
 800ba8e:	f7ff fce9 	bl	800b464 <calculateElapsedTime>
 800ba92:	4603      	mov	r3, r0
 800ba94:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d929      	bls.n	800baf0 <handleKeepAlive+0xdc>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800ba9c:	230a      	movs	r3, #10
 800ba9e:	75fb      	strb	r3, [r7, #23]
 800baa0:	e026      	b.n	800baf0 <handleKeepAlive+0xdc>
        }
    }
    else
    {
        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, pContext->lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d00f      	beq.n	800bac8 <handleKeepAlive+0xb4>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baac:	4619      	mov	r1, r3
 800baae:	68f8      	ldr	r0, [r7, #12]
 800bab0:	f7ff fcd8 	bl	800b464 <calculateElapsedTime>
 800bab4:	4602      	mov	r2, r0
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	4293      	cmp	r3, r2
 800baba:	d805      	bhi.n	800bac8 <handleKeepAlive+0xb4>
        {
            status = MQTT_Ping( pContext );
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f001 f8c7 	bl	800cc50 <MQTT_Ping>
 800bac2:	4603      	mov	r3, r0
 800bac4:	75fb      	strb	r3, [r7, #23]
 800bac6:	e013      	b.n	800baf0 <handleKeepAlive+0xdc>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bacc:	4619      	mov	r1, r3
 800bace:	68f8      	ldr	r0, [r7, #12]
 800bad0:	f7ff fcc8 	bl	800b464 <calculateElapsedTime>
 800bad4:	60b8      	str	r0, [r7, #8]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d009      	beq.n	800baf0 <handleKeepAlive+0xdc>
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	f247 522f 	movw	r2, #29999	; 0x752f
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d904      	bls.n	800baf0 <handleKeepAlive+0xdc>
            {
                status = MQTT_Ping( pContext );
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f001 f8b2 	bl	800cc50 <MQTT_Ping>
 800baec:	4603      	mov	r3, r0
 800baee:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return status;
 800baf0:	7dfb      	ldrb	r3, [r7, #23]
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3718      	adds	r7, #24
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	08014b24 	.word	0x08014b24
 800bb00:	08015734 	.word	0x08015734
 800bb04:	08014a48 	.word	0x08014a48
 800bb08:	08014b48 	.word	0x08014b48

0800bb0c <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b08e      	sub	sp, #56	; 0x38
 800bb10:	af02      	add	r7, sp, #8
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadParameter;
 800bb16:	2301      	movs	r3, #1
 800bb18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint16_t packetIdentifier = 0U;
 800bb22:	2300      	movs	r3, #0
 800bb24:	857b      	strh	r3, [r7, #42]	; 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800bb26:	2300      	movs	r3, #0
 800bb28:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    assert( pContext != NULL );
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d106      	bne.n	800bb40 <handleIncomingPublish+0x34>
 800bb32:	4b43      	ldr	r3, [pc, #268]	; (800bc40 <handleIncomingPublish+0x134>)
 800bb34:	4a43      	ldr	r2, [pc, #268]	; (800bc44 <handleIncomingPublish+0x138>)
 800bb36:	f240 5164 	movw	r1, #1380	; 0x564
 800bb3a:	4843      	ldr	r0, [pc, #268]	; (800bc48 <handleIncomingPublish+0x13c>)
 800bb3c:	f006 fd0e 	bl	801255c <__assert_func>
    assert( pIncomingPacket != NULL );
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d106      	bne.n	800bb54 <handleIncomingPublish+0x48>
 800bb46:	4b41      	ldr	r3, [pc, #260]	; (800bc4c <handleIncomingPublish+0x140>)
 800bb48:	4a3e      	ldr	r2, [pc, #248]	; (800bc44 <handleIncomingPublish+0x138>)
 800bb4a:	f240 5165 	movw	r1, #1381	; 0x565
 800bb4e:	483e      	ldr	r0, [pc, #248]	; (800bc48 <handleIncomingPublish+0x13c>)
 800bb50:	f006 fd04 	bl	801255c <__assert_func>
    assert( pContext->appCallback != NULL );
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d106      	bne.n	800bb6a <handleIncomingPublish+0x5e>
 800bb5c:	4b3c      	ldr	r3, [pc, #240]	; (800bc50 <handleIncomingPublish+0x144>)
 800bb5e:	4a39      	ldr	r2, [pc, #228]	; (800bc44 <handleIncomingPublish+0x138>)
 800bb60:	f240 5166 	movw	r1, #1382	; 0x566
 800bb64:	4838      	ldr	r0, [pc, #224]	; (800bc48 <handleIncomingPublish+0x13c>)
 800bb66:	f006 fcf9 	bl	801255c <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800bb6a:	f107 0214 	add.w	r2, r7, #20
 800bb6e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800bb72:	4619      	mov	r1, r3
 800bb74:	6838      	ldr	r0, [r7, #0]
 800bb76:	f002 f8a8 	bl	800dcca <MQTT_DeserializePublish>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800bb80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d109      	bne.n	800bb9c <handleIncomingPublish+0x90>
        ( pContext->incomingPublishRecords == NULL ) &&
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d105      	bne.n	800bb9c <handleIncomingPublish+0x90>
        ( publishInfo.qos > MQTTQoS0 ) )
 800bb90:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d002      	beq.n	800bb9c <handleIncomingPublish+0x90>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800bb96:	2304      	movs	r3, #4
 800bb98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800bb9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d122      	bne.n	800bbea <handleIncomingPublish+0xde>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800bba4:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 800bba6:	7d3a      	ldrb	r2, [r7, #20]
 800bba8:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 800bbac:	9300      	str	r3, [sp, #0]
 800bbae:	4613      	mov	r3, r2
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f002 fe4b 	bl	800e84e <MQTT_UpdateStatePublish>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800bbbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d011      	beq.n	800bbea <handleIncomingPublish+0xde>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800bbc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bbca:	2b09      	cmp	r3, #9
 800bbcc:	d10d      	bne.n	800bbea <handleIncomingPublish+0xde>
        {
            status = MQTTSuccess;
 800bbce:	2300      	movs	r3, #0
 800bbd0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            duplicatePublish = true;
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800bbda:	7d3b      	ldrb	r3, [r7, #20]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	2001      	movs	r0, #1
 800bbe0:	f002 fe06 	bl	800e7f0 <MQTT_CalculateStatePublish>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800bbea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d11f      	bne.n	800bc32 <handleIncomingPublish+0x126>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800bbf2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800bbf4:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800bbf6:	f107 0314 	add.w	r3, r7, #20
 800bbfa:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800bbfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bc00:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800bc02:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bc06:	f083 0301 	eor.w	r3, r3, #1
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d006      	beq.n	800bc1e <handleIncomingPublish+0x112>
        {
            pContext->appCallback( pContext,
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc14:	f107 0208 	add.w	r2, r7, #8
 800bc18:	6839      	ldr	r1, [r7, #0]
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800bc1e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800bc20:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800bc24:	4619      	mov	r1, r3
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f7ff fe92 	bl	800b950 <sendPublishAcks>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800bc32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3730      	adds	r7, #48	; 0x30
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	08014b24 	.word	0x08014b24
 800bc44:	08015744 	.word	0x08015744
 800bc48:	08014a48 	.word	0x08014a48
 800bc4c:	08014cf4 	.word	0x08014cf4
 800bc50:	08014d0c 	.word	0x08014d0c

0800bc54 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b08a      	sub	sp, #40	; 0x28
 800bc58:	af02      	add	r7, sp, #8
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTBadResponse;
 800bc5e:	2305      	movs	r3, #5
 800bc60:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800bc62:	2300      	movs	r3, #0
 800bc64:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d106      	bne.n	800bc7a <handlePublishAcks+0x26>
 800bc6c:	4b2c      	ldr	r3, [pc, #176]	; (800bd20 <handlePublishAcks+0xcc>)
 800bc6e:	4a2d      	ldr	r2, [pc, #180]	; (800bd24 <handlePublishAcks+0xd0>)
 800bc70:	f240 51e5 	movw	r1, #1509	; 0x5e5
 800bc74:	482c      	ldr	r0, [pc, #176]	; (800bd28 <handlePublishAcks+0xd4>)
 800bc76:	f006 fc71 	bl	801255c <__assert_func>
    assert( pIncomingPacket != NULL );
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d106      	bne.n	800bc8e <handlePublishAcks+0x3a>
 800bc80:	4b2a      	ldr	r3, [pc, #168]	; (800bd2c <handlePublishAcks+0xd8>)
 800bc82:	4a28      	ldr	r2, [pc, #160]	; (800bd24 <handlePublishAcks+0xd0>)
 800bc84:	f240 51e6 	movw	r1, #1510	; 0x5e6
 800bc88:	4827      	ldr	r0, [pc, #156]	; (800bd28 <handlePublishAcks+0xd4>)
 800bc8a:	f006 fc67 	bl	801255c <__assert_func>
    assert( pContext->appCallback != NULL );
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d106      	bne.n	800bca4 <handlePublishAcks+0x50>
 800bc96:	4b26      	ldr	r3, [pc, #152]	; (800bd30 <handlePublishAcks+0xdc>)
 800bc98:	4a22      	ldr	r2, [pc, #136]	; (800bd24 <handlePublishAcks+0xd0>)
 800bc9a:	f240 51e7 	movw	r1, #1511	; 0x5e7
 800bc9e:	4822      	ldr	r0, [pc, #136]	; (800bd28 <handlePublishAcks+0xd4>)
 800bca0:	f006 fc5c 	bl	801255c <__assert_func>

    appCallback = pContext->appCallback;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bca8:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7ff fbe6 	bl	800b480 <getAckFromPacketType>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800bcb8:	f107 0314 	add.w	r3, r7, #20
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	6838      	ldr	r0, [r7, #0]
 800bcc2:	f002 f832 	bl	800dd2a <MQTT_DeserializeAck>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800bcca:	7ffb      	ldrb	r3, [r7, #31]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10a      	bne.n	800bce6 <handlePublishAcks+0x92>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800bcd0:	8ab9      	ldrh	r1, [r7, #20]
 800bcd2:	7dfa      	ldrb	r2, [r7, #23]
 800bcd4:	f107 0316 	add.w	r3, r7, #22
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	2301      	movs	r3, #1
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f002 fe29 	bl	800e934 <MQTT_UpdateStateAck>
 800bce2:	4603      	mov	r3, r0
 800bce4:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800bce6:	7ffb      	ldrb	r3, [r7, #31]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d113      	bne.n	800bd14 <handlePublishAcks+0xc0>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800bcec:	8abb      	ldrh	r3, [r7, #20]
 800bcee:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800bcf0:	7ffb      	ldrb	r3, [r7, #31]
 800bcf2:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800bcf8:	f107 0208 	add.w	r2, r7, #8
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	6839      	ldr	r1, [r7, #0]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800bd04:	8abb      	ldrh	r3, [r7, #20]
 800bd06:	7dba      	ldrb	r2, [r7, #22]
 800bd08:	4619      	mov	r1, r3
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f7ff fe20 	bl	800b950 <sendPublishAcks>
 800bd10:	4603      	mov	r3, r0
 800bd12:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800bd14:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3720      	adds	r7, #32
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	08014b24 	.word	0x08014b24
 800bd24:	0801575c 	.word	0x0801575c
 800bd28:	08014a48 	.word	0x08014a48
 800bd2c:	08014cf4 	.word	0x08014cf4
 800bd30:	08014d0c 	.word	0x08014d0c

0800bd34 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b08a      	sub	sp, #40	; 0x28
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	4613      	mov	r3, r2
 800bd40:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800bd42:	2305      	movs	r3, #5
 800bd44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    MQTTEventCallback_t appCallback = NULL;
 800bd52:	2300      	movs	r3, #0
 800bd54:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d106      	bne.n	800bd6a <handleIncomingAck+0x36>
 800bd5c:	4b54      	ldr	r3, [pc, #336]	; (800beb0 <handleIncomingAck+0x17c>)
 800bd5e:	4a55      	ldr	r2, [pc, #340]	; (800beb4 <handleIncomingAck+0x180>)
 800bd60:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 800bd64:	4854      	ldr	r0, [pc, #336]	; (800beb8 <handleIncomingAck+0x184>)
 800bd66:	f006 fbf9 	bl	801255c <__assert_func>
    assert( pIncomingPacket != NULL );
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d106      	bne.n	800bd7e <handleIncomingAck+0x4a>
 800bd70:	4b52      	ldr	r3, [pc, #328]	; (800bebc <handleIncomingAck+0x188>)
 800bd72:	4a50      	ldr	r2, [pc, #320]	; (800beb4 <handleIncomingAck+0x180>)
 800bd74:	f240 6131 	movw	r1, #1585	; 0x631
 800bd78:	484f      	ldr	r0, [pc, #316]	; (800beb8 <handleIncomingAck+0x184>)
 800bd7a:	f006 fbef 	bl	801255c <__assert_func>
    assert( pContext->appCallback != NULL );
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d106      	bne.n	800bd94 <handleIncomingAck+0x60>
 800bd86:	4b4e      	ldr	r3, [pc, #312]	; (800bec0 <handleIncomingAck+0x18c>)
 800bd88:	4a4a      	ldr	r2, [pc, #296]	; (800beb4 <handleIncomingAck+0x180>)
 800bd8a:	f240 6132 	movw	r1, #1586	; 0x632
 800bd8e:	484a      	ldr	r0, [pc, #296]	; (800beb8 <handleIncomingAck+0x184>)
 800bd90:	f006 fbe4 	bl	801255c <__assert_func>

    appCallback = pContext->appCallback;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd98:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	2bd0      	cmp	r3, #208	; 0xd0
 800bda0:	d01d      	beq.n	800bdde <handleIncomingAck+0xaa>
 800bda2:	2bd0      	cmp	r3, #208	; 0xd0
 800bda4:	dc64      	bgt.n	800be70 <handleIncomingAck+0x13c>
 800bda6:	2bb0      	cmp	r3, #176	; 0xb0
 800bda8:	d044      	beq.n	800be34 <handleIncomingAck+0x100>
 800bdaa:	2bb0      	cmp	r3, #176	; 0xb0
 800bdac:	dc60      	bgt.n	800be70 <handleIncomingAck+0x13c>
 800bdae:	2b90      	cmp	r3, #144	; 0x90
 800bdb0:	d040      	beq.n	800be34 <handleIncomingAck+0x100>
 800bdb2:	2b90      	cmp	r3, #144	; 0x90
 800bdb4:	dc5c      	bgt.n	800be70 <handleIncomingAck+0x13c>
 800bdb6:	2b70      	cmp	r3, #112	; 0x70
 800bdb8:	d009      	beq.n	800bdce <handleIncomingAck+0x9a>
 800bdba:	2b70      	cmp	r3, #112	; 0x70
 800bdbc:	dc58      	bgt.n	800be70 <handleIncomingAck+0x13c>
 800bdbe:	2b62      	cmp	r3, #98	; 0x62
 800bdc0:	d005      	beq.n	800bdce <handleIncomingAck+0x9a>
 800bdc2:	2b62      	cmp	r3, #98	; 0x62
 800bdc4:	dc54      	bgt.n	800be70 <handleIncomingAck+0x13c>
 800bdc6:	2b40      	cmp	r3, #64	; 0x40
 800bdc8:	d001      	beq.n	800bdce <handleIncomingAck+0x9a>
 800bdca:	2b50      	cmp	r3, #80	; 0x50
 800bdcc:	d150      	bne.n	800be70 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800bdce:	68b9      	ldr	r1, [r7, #8]
 800bdd0:	68f8      	ldr	r0, [r7, #12]
 800bdd2:	f7ff ff3f 	bl	800bc54 <handlePublishAcks>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            break;
 800bddc:	e04d      	b.n	800be7a <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800bdde:	f107 031e 	add.w	r3, r7, #30
 800bde2:	2200      	movs	r2, #0
 800bde4:	4619      	mov	r1, r3
 800bde6:	68b8      	ldr	r0, [r7, #8]
 800bde8:	f001 ff9f 	bl	800dd2a <MQTT_DeserializeAck>
 800bdec:	4603      	mov	r3, r0
 800bdee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800bdf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d107      	bne.n	800be0a <handleIncomingAck+0xd6>
 800bdfa:	79fb      	ldrb	r3, [r7, #7]
 800bdfc:	f083 0301 	eor.w	r3, r3, #1
 800be00:	b2db      	uxtb	r3, r3
 800be02:	2b00      	cmp	r3, #0
 800be04:	d001      	beq.n	800be0a <handleIncomingAck+0xd6>
 800be06:	2301      	movs	r3, #1
 800be08:	e000      	b.n	800be0c <handleIncomingAck+0xd8>
 800be0a:	2300      	movs	r3, #0
 800be0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800be10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800be14:	f003 0301 	and.w	r3, r3, #1
 800be18:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800be1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800be20:	2b00      	cmp	r3, #0
 800be22:	d129      	bne.n	800be78 <handleIncomingAck+0x144>
 800be24:	79fb      	ldrb	r3, [r7, #7]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d026      	beq.n	800be78 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            }

            break;
 800be32:	e021      	b.n	800be78 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800be34:	f107 031e 	add.w	r3, r7, #30
 800be38:	2200      	movs	r2, #0
 800be3a:	4619      	mov	r1, r3
 800be3c:	68b8      	ldr	r0, [r7, #8]
 800be3e:	f001 ff74 	bl	800dd2a <MQTT_DeserializeAck>
 800be42:	4603      	mov	r3, r0
 800be44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800be48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d003      	beq.n	800be58 <handleIncomingAck+0x124>
 800be50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800be54:	2b06      	cmp	r3, #6
 800be56:	d101      	bne.n	800be5c <handleIncomingAck+0x128>
 800be58:	2301      	movs	r3, #1
 800be5a:	e000      	b.n	800be5e <handleIncomingAck+0x12a>
 800be5c:	2300      	movs	r3, #0
 800be5e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800be62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800be66:	f003 0301 	and.w	r3, r3, #1
 800be6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            break;
 800be6e:	e004      	b.n	800be7a <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800be70:	2305      	movs	r3, #5
 800be72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800be76:	e000      	b.n	800be7a <handleIncomingAck+0x146>
            break;
 800be78:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800be7a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d00f      	beq.n	800bea2 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800be82:	8bfb      	ldrh	r3, [r7, #30]
 800be84:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800be86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800be8a:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800be8c:	2300      	movs	r3, #0
 800be8e:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800be90:	f107 0210 	add.w	r2, r7, #16
 800be94:	6a3b      	ldr	r3, [r7, #32]
 800be96:	68b9      	ldr	r1, [r7, #8]
 800be98:	68f8      	ldr	r0, [r7, #12]
 800be9a:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800be9c:	2300      	movs	r3, #0
 800be9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800bea2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800bea6:	4618      	mov	r0, r3
 800bea8:	3728      	adds	r7, #40	; 0x28
 800beaa:	46bd      	mov	sp, r7
 800beac:	bd80      	pop	{r7, pc}
 800beae:	bf00      	nop
 800beb0:	08014b24 	.word	0x08014b24
 800beb4:	08015770 	.word	0x08015770
 800beb8:	08014a48 	.word	0x08014a48
 800bebc:	08014cf4 	.word	0x08014cf4
 800bec0:	08014d0c 	.word	0x08014d0c

0800bec4 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800bec4:	b590      	push	{r4, r7, lr}
 800bec6:	b08b      	sub	sp, #44	; 0x2c
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
 800becc:	460b      	mov	r3, r1
 800bece:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800bed0:	2300      	movs	r3, #0
 800bed2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800bed6:	f107 0308 	add.w	r3, r7, #8
 800beda:	2200      	movs	r2, #0
 800bedc:	601a      	str	r2, [r3, #0]
 800bede:	605a      	str	r2, [r3, #4]
 800bee0:	609a      	str	r2, [r3, #8]
 800bee2:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800bee4:	2300      	movs	r3, #0
 800bee6:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d106      	bne.n	800befc <receiveSingleIteration+0x38>
 800beee:	4b67      	ldr	r3, [pc, #412]	; (800c08c <receiveSingleIteration+0x1c8>)
 800bef0:	4a67      	ldr	r2, [pc, #412]	; (800c090 <receiveSingleIteration+0x1cc>)
 800bef2:	f240 6176 	movw	r1, #1654	; 0x676
 800bef6:	4867      	ldr	r0, [pc, #412]	; (800c094 <receiveSingleIteration+0x1d0>)
 800bef8:	f006 fb30 	bl	801255c <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6a1b      	ldr	r3, [r3, #32]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d106      	bne.n	800bf12 <receiveSingleIteration+0x4e>
 800bf04:	4b64      	ldr	r3, [pc, #400]	; (800c098 <receiveSingleIteration+0x1d4>)
 800bf06:	4a62      	ldr	r2, [pc, #392]	; (800c090 <receiveSingleIteration+0x1cc>)
 800bf08:	f240 6177 	movw	r1, #1655	; 0x677
 800bf0c:	4861      	ldr	r0, [pc, #388]	; (800c094 <receiveSingleIteration+0x1d0>)
 800bf0e:	f006 fb25 	bl	801255c <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	687a      	ldr	r2, [r7, #4]
 800bf18:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	6a11      	ldr	r1, [r2, #32]
 800bf1e:	687a      	ldr	r2, [r7, #4]
 800bf20:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bf22:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	6c12      	ldr	r2, [r2, #64]	; 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800bf2c:	1a8a      	subs	r2, r1, r2
 800bf2e:	4621      	mov	r1, r4
 800bf30:	4798      	blx	r3
 800bf32:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800bf34:	69fb      	ldr	r3, [r7, #28]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	da03      	bge.n	800bf42 <receiveSingleIteration+0x7e>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800bf3a:	2304      	movs	r3, #4
 800bf3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bf40:	e020      	b.n	800bf84 <receiveSingleIteration+0xc0>
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800bf42:	69fb      	ldr	r3, [r7, #28]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d107      	bne.n	800bf58 <receiveSingleIteration+0x94>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <receiveSingleIteration+0x94>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800bf50:	2307      	movs	r3, #7
 800bf52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bf56:	e015      	b.n	800bf84 <receiveSingleIteration+0xc0>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bf5c:	69fb      	ldr	r3, [r7, #28]
 800bf5e:	441a      	add	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	641a      	str	r2, [r3, #64]	; 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6a18      	ldr	r0, [r3, #32]
                                                          &pContext->index,
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	3340      	adds	r3, #64	; 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800bf6c:	f107 0208 	add.w	r2, r7, #8
 800bf70:	4619      	mov	r1, r3
 800bf72:	f001 ff93 	bl	800de9c <MQTT_ProcessIncomingPacketTypeAndLength>
 800bf76:	4603      	mov	r3, r0
 800bf78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800bf7c:	693a      	ldr	r2, [r7, #16]
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	4413      	add	r3, r2
 800bf82:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800bf84:	69fb      	ldr	r3, [r7, #28]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d112      	bne.n	800bfb0 <receiveSingleIteration+0xec>
    {
        if( manageKeepAlive == true )
 800bf8a:	78fb      	ldrb	r3, [r7, #3]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00f      	beq.n	800bfb0 <receiveSingleIteration+0xec>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800bf90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bf94:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f7ff fd3c 	bl	800ba14 <handleKeepAlive>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if( status == MQTTSuccess )
 800bfa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d102      	bne.n	800bfb0 <receiveSingleIteration+0xec>
            {
                /* Reset the status. */
                status = statusCopy;
 800bfaa:	7efb      	ldrb	r3, [r7, #27]
 800bfac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800bfb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfb4:	2b0b      	cmp	r3, #11
 800bfb6:	d01e      	beq.n	800bff6 <receiveSingleIteration+0x132>
 800bfb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfbc:	2b07      	cmp	r3, #7
 800bfbe:	d01a      	beq.n	800bff6 <receiveSingleIteration+0x132>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800bfc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d116      	bne.n	800bff6 <receiveSingleIteration+0x132>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfcc:	6a3a      	ldr	r2, [r7, #32]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d909      	bls.n	800bfe6 <receiveSingleIteration+0x122>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800bfd2:	f107 0308 	add.w	r3, r7, #8
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f7ff fbb7 	bl	800b74c <discardStoredPacket>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bfe4:	e007      	b.n	800bff6 <receiveSingleIteration+0x132>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfea:	6a3a      	ldr	r2, [r7, #32]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d902      	bls.n	800bff6 <receiveSingleIteration+0x132>
    {
        status = MQTTNeedMoreBytes;
 800bff0:	230b      	movs	r3, #11
 800bff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800bff6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d138      	bne.n	800c070 <receiveSingleIteration+0x1ac>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6a1a      	ldr	r2, [r3, #32]
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	4413      	add	r3, r2
 800c006:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800c008:	7a3b      	ldrb	r3, [r7, #8]
 800c00a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c00e:	2b30      	cmp	r3, #48	; 0x30
 800c010:	d109      	bne.n	800c026 <receiveSingleIteration+0x162>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800c012:	f107 0308 	add.w	r3, r7, #8
 800c016:	4619      	mov	r1, r3
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f7ff fd77 	bl	800bb0c <handleIncomingPublish>
 800c01e:	4603      	mov	r3, r0
 800c020:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c024:	e009      	b.n	800c03a <receiveSingleIteration+0x176>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800c026:	78fa      	ldrb	r2, [r7, #3]
 800c028:	f107 0308 	add.w	r3, r7, #8
 800c02c:	4619      	mov	r1, r3
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7ff fe80 	bl	800bd34 <handleIncomingAck>
 800c034:	4603      	mov	r3, r0
 800c036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c03e:	6a3b      	ldr	r3, [r7, #32]
 800c040:	1ad2      	subs	r2, r2, r3
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	641a      	str	r2, [r3, #64]	; 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6a1a      	ldr	r2, [r3, #32]
 800c04e:	6a3b      	ldr	r3, [r7, #32]
 800c050:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c056:	461a      	mov	r2, r3
 800c058:	f006 fbf1 	bl	801283e <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800c05c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c060:	2b00      	cmp	r3, #0
 800c062:	d105      	bne.n	800c070 <receiveSingleIteration+0x1ac>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c068:	4798      	blx	r3
 800c06a:	4602      	mov	r2, r0
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	639a      	str	r2, [r3, #56]	; 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800c070:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c074:	2b07      	cmp	r3, #7
 800c076:	d102      	bne.n	800c07e <receiveSingleIteration+0x1ba>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800c078:	2300      	movs	r3, #0
 800c07a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return status;
 800c07e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c082:	4618      	mov	r0, r3
 800c084:	372c      	adds	r7, #44	; 0x2c
 800c086:	46bd      	mov	sp, r7
 800c088:	bd90      	pop	{r4, r7, pc}
 800c08a:	bf00      	nop
 800c08c:	08014b24 	.word	0x08014b24
 800c090:	08015784 	.word	0x08015784
 800c094:	08014a48 	.word	0x08014a48
 800c098:	08014c60 	.word	0x08014c60

0800c09c <validateSubscribeUnsubscribeParams>:

static MQTTStatus_t validateSubscribeUnsubscribeParams( const MQTTContext_t * pContext,
                                                        const MQTTSubscribeInfo_t * pSubscriptionList,
                                                        size_t subscriptionCount,
                                                        uint16_t packetId )
{
 800c09c:	b480      	push	{r7}
 800c09e:	b087      	sub	sp, #28
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	607a      	str	r2, [r7, #4]
 800c0a8:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	75fb      	strb	r3, [r7, #23]
    size_t iterator;

    /* Validate all the parameters. */
    if( ( pContext == NULL ) || ( pSubscriptionList == NULL ) )
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d002      	beq.n	800c0ba <validateSubscribeUnsubscribeParams+0x1e>
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d102      	bne.n	800c0c0 <validateSubscribeUnsubscribeParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pSubscriptionList=%p.",
                    ( void * ) pContext,
                    ( void * ) pSubscriptionList ) );
        status = MQTTBadParameter;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	75fb      	strb	r3, [r7, #23]
 800c0be:	e020      	b.n	800c102 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( subscriptionCount == 0UL )
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d102      	bne.n	800c0cc <validateSubscribeUnsubscribeParams+0x30>
    {
        LogError( ( "Subscription count is 0." ) );
        status = MQTTBadParameter;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	75fb      	strb	r3, [r7, #23]
 800c0ca:	e01a      	b.n	800c102 <validateSubscribeUnsubscribeParams+0x66>
    }
    else if( packetId == 0U )
 800c0cc:	887b      	ldrh	r3, [r7, #2]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d102      	bne.n	800c0d8 <validateSubscribeUnsubscribeParams+0x3c>
    {
        LogError( ( "Packet Id for subscription packet is 0." ) );
        status = MQTTBadParameter;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	75fb      	strb	r3, [r7, #23]
 800c0d6:	e014      	b.n	800c102 <validateSubscribeUnsubscribeParams+0x66>
    }
    else
    {
        if( pContext->incomingPublishRecords == NULL )
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d110      	bne.n	800c102 <validateSubscribeUnsubscribeParams+0x66>
        {
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	613b      	str	r3, [r7, #16]
 800c0e4:	e009      	b.n	800c0fa <validateSubscribeUnsubscribeParams+0x5e>
            {
                if( pSubscriptionList->qos > MQTTQoS0 )
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d002      	beq.n	800c0f4 <validateSubscribeUnsubscribeParams+0x58>
                {
                    LogError( ( "The incoming publish record list is not "
                                "initialised for QoS1/QoS2 records. Please call "
                                " MQTT_InitStatefulQoS to enable use of QoS1 and "
                                " QoS2 packets." ) );
                    status = MQTTBadParameter;
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	75fb      	strb	r3, [r7, #23]
                    break;
 800c0f2:	e006      	b.n	800c102 <validateSubscribeUnsubscribeParams+0x66>
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	613b      	str	r3, [r7, #16]
 800c0fa:	693a      	ldr	r2, [r7, #16]
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d3f1      	bcc.n	800c0e6 <validateSubscribeUnsubscribeParams+0x4a>
                }
            }
        }
    }

    return status;
 800c102:	7dfb      	ldrb	r3, [r7, #23]
}
 800c104:	4618      	mov	r0, r3
 800c106:	371c      	adds	r7, #28
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serailizedLength[ 2 ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b088      	sub	sp, #32
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	603b      	str	r3, [r7, #0]
 800c11c:	4613      	mov	r3, r2
 800c11e:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800c120:	2300      	movs	r3, #0
 800c122:	61fb      	str	r3, [r7, #28]
    const size_t seralizedLengthFieldSize = 2U;
 800c124:	2302      	movs	r3, #2
 800c126:	617b      	str	r3, [r7, #20]
    TransportOutVector_t * pLocalIterator = iterator;
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	613b      	str	r3, [r7, #16]
    /* This function always adds 2 vectors. */
    size_t vectorsAdded = 0U;
 800c12c:	2300      	movs	r3, #0
 800c12e:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) == ( string != NULL ) );
 800c130:	88fb      	ldrh	r3, [r7, #6]
 800c132:	2b00      	cmp	r3, #0
 800c134:	bf0c      	ite	eq
 800c136:	2301      	moveq	r3, #1
 800c138:	2300      	movne	r3, #0
 800c13a:	b2da      	uxtb	r2, r3
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	bf14      	ite	ne
 800c142:	2301      	movne	r3, #1
 800c144:	2300      	moveq	r3, #0
 800c146:	b2db      	uxtb	r3, r3
 800c148:	4053      	eors	r3, r2
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d106      	bne.n	800c15e <addEncodedStringToVector+0x4e>
 800c150:	4b1e      	ldr	r3, [pc, #120]	; (800c1cc <addEncodedStringToVector+0xbc>)
 800c152:	4a1f      	ldr	r2, [pc, #124]	; (800c1d0 <addEncodedStringToVector+0xc0>)
 800c154:	f240 7139 	movw	r1, #1849	; 0x739
 800c158:	481e      	ldr	r0, [pc, #120]	; (800c1d4 <addEncodedStringToVector+0xc4>)
 800c15a:	f006 f9ff 	bl	801255c <__assert_func>

    serailizedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800c15e:	88fb      	ldrh	r3, [r7, #6]
 800c160:	0a1b      	lsrs	r3, r3, #8
 800c162:	b29b      	uxth	r3, r3
 800c164:	b2da      	uxtb	r2, r3
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	701a      	strb	r2, [r3, #0]
    serailizedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	3301      	adds	r3, #1
 800c16e:	88fa      	ldrh	r2, [r7, #6]
 800c170:	b2d2      	uxtb	r2, r2
 800c172:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serailizedLength;
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	68fa      	ldr	r2, [r7, #12]
 800c178:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = seralizedLengthFieldSize;
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	697a      	ldr	r2, [r7, #20]
 800c17e:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	3301      	adds	r3, #1
 800c184:	61bb      	str	r3, [r7, #24]
    packetLength = seralizedLengthFieldSize;
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d011      	beq.n	800c1b4 <addEncodedStringToVector+0xa4>
 800c190:	88fb      	ldrh	r3, [r7, #6]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d00e      	beq.n	800c1b4 <addEncodedStringToVector+0xa4>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	3308      	adds	r3, #8
 800c19a:	68ba      	ldr	r2, [r7, #8]
 800c19c:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	3308      	adds	r3, #8
 800c1a2:	88fa      	ldrh	r2, [r7, #6]
 800c1a4:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800c1a6:	69bb      	ldr	r3, [r7, #24]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800c1ac:	88fb      	ldrh	r3, [r7, #6]
 800c1ae:	69fa      	ldr	r2, [r7, #28]
 800c1b0:	4413      	add	r3, r2
 800c1b2:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800c1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b6:	681a      	ldr	r2, [r3, #0]
 800c1b8:	69fb      	ldr	r3, [r7, #28]
 800c1ba:	441a      	add	r2, r3
 800c1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1be:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800c1c0:	69bb      	ldr	r3, [r7, #24]
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	3720      	adds	r7, #32
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	bd80      	pop	{r7, pc}
 800c1ca:	bf00      	nop
 800c1cc:	08014d2c 	.word	0x08014d2c
 800c1d0:	0801579c 	.word	0x0801579c
 800c1d4:	08014a48 	.word	0x08014a48

0800c1d8 <sendSubscribeWithoutCopy>:
static MQTTStatus_t sendSubscribeWithoutCopy( MQTTContext_t * pContext,
                                              const MQTTSubscribeInfo_t * pSubscriptionList,
                                              size_t subscriptionCount,
                                              uint16_t packetId,
                                              size_t remainingLength )
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b09c      	sub	sp, #112	; 0x70
 800c1dc:	af02      	add	r7, sp, #8
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
 800c1e4:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    uint8_t subscribeheader[ 7 ];
    uint8_t * pIndex;
    TransportOutVector_t pIoVector[ MQTT_SUB_UNSUB_MAX_VECTORS ];
    TransportOutVector_t * pIterator;
    uint8_t serializedTopicFieldLength[ MQTT_SUB_UNSUB_MAX_VECTORS ][ 2 ];
    size_t totalPacketLength = 0U;
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	617b      	str	r3, [r7, #20]
    size_t ioVectorLength = 0U;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	65fb      	str	r3, [r7, #92]	; 0x5c
    size_t subscriptionsSent = 0U;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	65bb      	str	r3, [r7, #88]	; 0x58
    /* For subscribe, only three vector slots are required per topic string. */
    const size_t subscriptionStringVectorSlots = 3U;
 800c1f8:	2303      	movs	r3, #3
 800c1fa:	653b      	str	r3, [r7, #80]	; 0x50
    size_t vectorsAdded;
    size_t topicFieldLengthIndex;

    /* The vector array should be at least three element long as the topic
     * string needs these many vector elements to be stored. */
    assert( MQTT_SUB_UNSUB_MAX_VECTORS >= subscriptionStringVectorSlots );
 800c1fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c1fe:	2b04      	cmp	r3, #4
 800c200:	d906      	bls.n	800c210 <sendSubscribeWithoutCopy+0x38>
 800c202:	4b4f      	ldr	r3, [pc, #316]	; (800c340 <sendSubscribeWithoutCopy+0x168>)
 800c204:	4a4f      	ldr	r2, [pc, #316]	; (800c344 <sendSubscribeWithoutCopy+0x16c>)
 800c206:	f240 716c 	movw	r1, #1900	; 0x76c
 800c20a:	484f      	ldr	r0, [pc, #316]	; (800c348 <sendSubscribeWithoutCopy+0x170>)
 800c20c:	f006 f9a6 	bl	801255c <__assert_func>

    pIndex = subscribeheader;
 800c210:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c214:	64fb      	str	r3, [r7, #76]	; 0x4c
    pIterator = pIoVector;
 800c216:	f107 0320 	add.w	r3, r7, #32
 800c21a:	663b      	str	r3, [r7, #96]	; 0x60

    pIndex = MQTT_SerializeSubscribeHeader( remainingLength,
 800c21c:	887b      	ldrh	r3, [r7, #2]
 800c21e:	461a      	mov	r2, r3
 800c220:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c222:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c224:	f001 fc62 	bl	800daec <MQTT_SerializeSubscribeHeader>
 800c228:	64f8      	str	r0, [r7, #76]	; 0x4c
                                            pIndex,
                                            packetId );

    /* The header is to be sent first. */
    pIterator->iov_base = subscribeheader;
 800c22a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c22c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c230:	601a      	str	r2, [r3, #0]
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
    /* coverity[misra_c_2012_rule_18_2_violation] */
    /* coverity[misra_c_2012_rule_10_8_violation] */
    pIterator->iov_len = ( size_t ) ( pIndex - subscribeheader );
 800c232:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c236:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c238:	1ad3      	subs	r3, r2, r3
 800c23a:	461a      	mov	r2, r3
 800c23c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c23e:	605a      	str	r2, [r3, #4]
    totalPacketLength += pIterator->iov_len;
 800c240:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c242:	685a      	ldr	r2, [r3, #4]
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	4413      	add	r3, r2
 800c248:	617b      	str	r3, [r7, #20]
    pIterator++;
 800c24a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c24c:	3308      	adds	r3, #8
 800c24e:	663b      	str	r3, [r7, #96]	; 0x60
    ioVectorLength++;
 800c250:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c252:	3301      	adds	r3, #1
 800c254:	65fb      	str	r3, [r7, #92]	; 0x5c

    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800c256:	e065      	b.n	800c324 <sendSubscribeWithoutCopy+0x14c>
    {
        /* Reset the index for next iteration. */
        topicFieldLengthIndex = 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	657b      	str	r3, [r7, #84]	; 0x54

        /* Check whether the subscription topic (with QoS) will fit in the
         * given vector. */
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - subscriptionStringVectorSlots ) ) &&
 800c25c:	e043      	b.n	800c2e6 <sendSubscribeWithoutCopy+0x10e>
               ( subscriptionsSent < subscriptionCount ) )
        {
            /* The topic filter gets sent next. */
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800c25e:	f107 0218 	add.w	r2, r7, #24
 800c262:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c264:	005b      	lsls	r3, r3, #1
 800c266:	18d0      	adds	r0, r2, r3
                                                     pSubscriptionList[ subscriptionsSent ].pTopicFilter,
 800c268:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c26a:	4613      	mov	r3, r2
 800c26c:	005b      	lsls	r3, r3, #1
 800c26e:	4413      	add	r3, r2
 800c270:	009b      	lsls	r3, r3, #2
 800c272:	461a      	mov	r2, r3
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	4413      	add	r3, r2
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800c278:	6859      	ldr	r1, [r3, #4]
                                                     pSubscriptionList[ subscriptionsSent ].topicFilterLength,
 800c27a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c27c:	4613      	mov	r3, r2
 800c27e:	005b      	lsls	r3, r3, #1
 800c280:	4413      	add	r3, r2
 800c282:	009b      	lsls	r3, r3, #2
 800c284:	461a      	mov	r2, r3
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	4413      	add	r3, r2
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800c28a:	891a      	ldrh	r2, [r3, #8]
 800c28c:	f107 0314 	add.w	r3, r7, #20
 800c290:	9300      	str	r3, [sp, #0]
 800c292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c294:	f7ff ff3c 	bl	800c110 <addEncodedStringToVector>
 800c298:	64b8      	str	r0, [r7, #72]	; 0x48
                                                     pIterator,
                                                     &totalPacketLength );

            /* Update the pointer after the above operation. */
            pIterator = &pIterator[ vectorsAdded ];
 800c29a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c29c:	00db      	lsls	r3, r3, #3
 800c29e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c2a0:	4413      	add	r3, r2
 800c2a2:	663b      	str	r3, [r7, #96]	; 0x60

            /* Lastly, the QoS gets sent. */
            pIterator->iov_base = &( pSubscriptionList[ subscriptionsSent ].qos );
 800c2a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c2a6:	4613      	mov	r3, r2
 800c2a8:	005b      	lsls	r3, r3, #1
 800c2aa:	4413      	add	r3, r2
 800c2ac:	009b      	lsls	r3, r3, #2
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	4413      	add	r3, r2
 800c2b4:	461a      	mov	r2, r3
 800c2b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c2b8:	601a      	str	r2, [r3, #0]
            pIterator->iov_len = 1U;
 800c2ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c2bc:	2201      	movs	r2, #1
 800c2be:	605a      	str	r2, [r3, #4]
            totalPacketLength += pIterator->iov_len;
 800c2c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c2c2:	685a      	ldr	r2, [r3, #4]
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	617b      	str	r3, [r7, #20]

            /* Increment the pointer. */
            pIterator++;
 800c2ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c2cc:	3308      	adds	r3, #8
 800c2ce:	663b      	str	r3, [r7, #96]	; 0x60

            /* Two slots get used by the topic string length and topic string.
             * One slot gets used by the quality of service. */
            ioVectorLength += vectorsAdded + 1U;
 800c2d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c2d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c2d4:	4413      	add	r3, r2
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	65fb      	str	r3, [r7, #92]	; 0x5c

            subscriptionsSent++;
 800c2da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c2dc:	3301      	adds	r3, #1
 800c2de:	65bb      	str	r3, [r7, #88]	; 0x58

            /* The index needs to be updated for next iteration. */
            topicFieldLengthIndex++;
 800c2e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	657b      	str	r3, [r7, #84]	; 0x54
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - subscriptionStringVectorSlots ) ) &&
 800c2e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2e8:	f1c3 0304 	rsb	r3, r3, #4
 800c2ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	d803      	bhi.n	800c2fa <sendSubscribeWithoutCopy+0x122>
 800c2f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	429a      	cmp	r2, r3
 800c2f8:	d3b1      	bcc.n	800c25e <sendSubscribeWithoutCopy+0x86>
        }

        if( sendMessageVector( pContext,
 800c2fa:	f107 0320 	add.w	r3, r7, #32
 800c2fe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c300:	4619      	mov	r1, r3
 800c302:	68f8      	ldr	r0, [r7, #12]
 800c304:	f7fe ff3a 	bl	800b17c <sendMessageVector>
 800c308:	4603      	mov	r3, r0
                               pIoVector,
                               ioVectorLength ) != ( int32_t ) totalPacketLength )
 800c30a:	697a      	ldr	r2, [r7, #20]
        if( sendMessageVector( pContext,
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d002      	beq.n	800c316 <sendSubscribeWithoutCopy+0x13e>
        {
            status = MQTTSendFailed;
 800c310:	2303      	movs	r3, #3
 800c312:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        }

        /* Update the iterator for the next potential loop iteration. */
        pIterator = pIoVector;
 800c316:	f107 0320 	add.w	r3, r7, #32
 800c31a:	663b      	str	r3, [r7, #96]	; 0x60
        /* Reset the vector length for the next potential loop iteration. */
        ioVectorLength = 0U;
 800c31c:	2300      	movs	r3, #0
 800c31e:	65fb      	str	r3, [r7, #92]	; 0x5c
        /* Reset the packet length for the next potential loop iteration. */
        totalPacketLength = 0U;
 800c320:	2300      	movs	r3, #0
 800c322:	617b      	str	r3, [r7, #20]
    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800c324:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d103      	bne.n	800c334 <sendSubscribeWithoutCopy+0x15c>
 800c32c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	429a      	cmp	r2, r3
 800c332:	d391      	bcc.n	800c258 <sendSubscribeWithoutCopy+0x80>
    }

    return status;
 800c334:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3768      	adds	r7, #104	; 0x68
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	08014d54 	.word	0x08014d54
 800c344:	080157b8 	.word	0x080157b8
 800c348:	08014a48 	.word	0x08014a48

0800c34c <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            const uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b092      	sub	sp, #72	; 0x48
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	60b9      	str	r1, [r7, #8]
 800c356:	607a      	str	r2, [r7, #4]
 800c358:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c35a:	2300      	movs	r3, #0
 800c35c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t serializedPacketID[ 2 ];
    TransportOutVector_t pIoVector[ 4 ];
    size_t ioVectorLength;
    size_t totalMessageLength;
    const size_t packetIDLength = 2U;
 800c360:	2302      	movs	r3, #2
 800c362:	63bb      	str	r3, [r7, #56]	; 0x38

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	617b      	str	r3, [r7, #20]
    pIoVector[ 0U ].iov_len = headerSize;
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	61bb      	str	r3, [r7, #24]
    totalMessageLength = headerSize;
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	685b      	ldr	r3, [r3, #4]
 800c374:	61fb      	str	r3, [r7, #28]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	891b      	ldrh	r3, [r3, #8]
 800c37a:	623b      	str	r3, [r7, #32]
    totalMessageLength += pPublishInfo->topicNameLength;
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	891b      	ldrh	r3, [r3, #8]
 800c380:	461a      	mov	r2, r3
 800c382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c384:	4413      	add	r3, r2
 800c386:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800c388:	2302      	movs	r3, #2
 800c38a:	643b      	str	r3, [r7, #64]	; 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d021      	beq.n	800c3d8 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800c394:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800c398:	0a1b      	lsrs	r3, r3, #8
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800c3a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800c3a6:	b2db      	uxtb	r3, r3
 800c3a8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800c3ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3ae:	00db      	lsls	r3, r3, #3
 800c3b0:	3348      	adds	r3, #72	; 0x48
 800c3b2:	443b      	add	r3, r7
 800c3b4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800c3b8:	f843 2c34 	str.w	r2, [r3, #-52]
        pIoVector[ ioVectorLength ].iov_len = packetIDLength;
 800c3bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3be:	00db      	lsls	r3, r3, #3
 800c3c0:	3348      	adds	r3, #72	; 0x48
 800c3c2:	443b      	add	r3, r7
 800c3c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3c6:	f843 2c30 	str.w	r2, [r3, #-48]

        ioVectorLength++;
 800c3ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	643b      	str	r3, [r7, #64]	; 0x40
        totalMessageLength += packetIDLength;
 800c3d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d4:	4413      	add	r3, r2
 800c3d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	691b      	ldr	r3, [r3, #16]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d017      	beq.n	800c410 <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	68da      	ldr	r2, [r3, #12]
 800c3e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3e6:	00db      	lsls	r3, r3, #3
 800c3e8:	3348      	adds	r3, #72	; 0x48
 800c3ea:	443b      	add	r3, r7
 800c3ec:	f843 2c34 	str.w	r2, [r3, #-52]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	691a      	ldr	r2, [r3, #16]
 800c3f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c3f6:	00db      	lsls	r3, r3, #3
 800c3f8:	3348      	adds	r3, #72	; 0x48
 800c3fa:	443b      	add	r3, r7
 800c3fc:	f843 2c30 	str.w	r2, [r3, #-48]

        ioVectorLength++;
 800c400:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c402:	3301      	adds	r3, #1
 800c404:	643b      	str	r3, [r7, #64]	; 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c40c:	4413      	add	r3, r2
 800c40e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    if( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength )
 800c410:	f107 0314 	add.w	r3, r7, #20
 800c414:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c416:	4619      	mov	r1, r3
 800c418:	68f8      	ldr	r0, [r7, #12]
 800c41a:	f7fe feaf 	bl	800b17c <sendMessageVector>
 800c41e:	4602      	mov	r2, r0
 800c420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c422:	429a      	cmp	r2, r3
 800c424:	d002      	beq.n	800c42c <sendPublishWithoutCopy+0xe0>
    {
        status = MQTTSendFailed;
 800c426:	2303      	movs	r3, #3
 800c428:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return status;
 800c42c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800c430:	4618      	mov	r0, r3
 800c432:	3748      	adds	r7, #72	; 0x48
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b0ac      	sub	sp, #176	; 0xb0
 800c43c:	af02      	add	r7, sp, #8
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	60b9      	str	r1, [r7, #8]
 800c442:	607a      	str	r2, [r7, #4]
 800c444:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c446:	2300      	movs	r3, #0
 800c448:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800c44c:	2300      	movs	r3, #0
 800c44e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    size_t totalMessageLength = 0U;
 800c452:	2300      	movs	r3, #0
 800c454:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    int32_t bytesSentOrError;

    /* Connect packet header can be of maximum 15 bytes. */
    uint8_t connectPacketHeader[ 15 ];
    uint8_t * pIndex = connectPacketHeader;
 800c458:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800c45c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint8_t serializedPayloadLength[ 2 ];
    uint8_t serializedUsernameLength[ 2 ];
    uint8_t serializedPasswordLength[ 2 ];
    size_t vectorsAdded;

    iterator = pIoVector;
 800c460:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c464:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d007      	beq.n	800c47e <sendConnectWithoutCopy+0x46>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d103      	bne.n	800c47e <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800c476:	2301      	movs	r3, #1
 800c478:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800c47c:	e0ec      	b.n	800c658 <sendConnectWithoutCopy+0x220>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	687a      	ldr	r2, [r7, #4]
 800c482:	68b9      	ldr	r1, [r7, #8]
 800c484:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c488:	f001 fa22 	bl	800d8d0 <MQTT_SerializeConnectFixedHeader>
 800c48c:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( pIndex - connectPacketHeader ) <= 15 );
 800c490:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800c494:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c498:	1ad3      	subs	r3, r2, r3
 800c49a:	2b0f      	cmp	r3, #15
 800c49c:	dd06      	ble.n	800c4ac <sendConnectWithoutCopy+0x74>
 800c49e:	4b71      	ldr	r3, [pc, #452]	; (800c664 <sendConnectWithoutCopy+0x22c>)
 800c4a0:	4a71      	ldr	r2, [pc, #452]	; (800c668 <sendConnectWithoutCopy+0x230>)
 800c4a2:	f640 0172 	movw	r1, #2162	; 0x872
 800c4a6:	4871      	ldr	r0, [pc, #452]	; (800c66c <sendConnectWithoutCopy+0x234>)
 800c4a8:	f006 f858 	bl	801255c <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800c4ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4b0:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 800c4b4:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800c4b6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800c4ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c4be:	1ad3      	subs	r3, r2, r3
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4c6:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800c4c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4cc:	685a      	ldr	r2, [r3, #4]
 800c4ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c4d2:	4413      	add	r3, r2
 800c4d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        iterator++;
 800c4d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4dc:	3308      	adds	r3, #8
 800c4de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength++;
 800c4e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	6859      	ldr	r1, [r3, #4]
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	891a      	ldrh	r2, [r3, #8]
 800c4f4:	f107 0020 	add.w	r0, r7, #32
 800c4f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c4fc:	9300      	str	r3, [sp, #0]
 800c4fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c502:	f7ff fe05 	bl	800c110 <addEncodedStringToVector>
 800c506:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                 pConnectInfo->clientIdentifierLength,
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800c50a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c50e:	00db      	lsls	r3, r3, #3
 800c510:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c514:	4413      	add	r3, r2
 800c516:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        ioVectorLength += vectorsAdded;
 800c51a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c51e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c522:	4413      	add	r3, r2
 800c524:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

        if( pWillInfo != NULL )
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d03c      	beq.n	800c5a8 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6859      	ldr	r1, [r3, #4]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	891a      	ldrh	r2, [r3, #8]
 800c536:	f107 001c 	add.w	r0, r7, #28
 800c53a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c53e:	9300      	str	r3, [sp, #0]
 800c540:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c544:	f7ff fde4 	bl	800c110 <addEncodedStringToVector>
 800c548:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pWillInfo->topicNameLength,
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c54c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c550:	00db      	lsls	r3, r3, #3
 800c552:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c556:	4413      	add	r3, r2
 800c558:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c55c:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c560:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c564:	4413      	add	r3, r2
 800c566:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800c572:	b29a      	uxth	r2, r3
 800c574:	f107 0018 	add.w	r0, r7, #24
 800c578:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c57c:	9300      	str	r3, [sp, #0]
 800c57e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c582:	f7ff fdc5 	bl	800c110 <addEncodedStringToVector>
 800c586:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c58a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c58e:	00db      	lsls	r3, r3, #3
 800c590:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c594:	4413      	add	r3, r2
 800c596:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c59a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c59e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c5a2:	4413      	add	r3, r2
 800c5a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	68db      	ldr	r3, [r3, #12]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d01d      	beq.n	800c5ec <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	68d9      	ldr	r1, [r3, #12]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	8a1a      	ldrh	r2, [r3, #16]
 800c5b8:	f107 0014 	add.w	r0, r7, #20
 800c5bc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c5c0:	9300      	str	r3, [sp, #0]
 800c5c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c5c6:	f7ff fda3 	bl	800c110 <addEncodedStringToVector>
 800c5ca:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pConnectInfo->userNameLength,
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c5ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c5d2:	00db      	lsls	r3, r3, #3
 800c5d4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c5d8:	4413      	add	r3, r2
 800c5da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c5de:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c5e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	695b      	ldr	r3, [r3, #20]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d01d      	beq.n	800c630 <sendConnectWithoutCopy+0x1f8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	6959      	ldr	r1, [r3, #20]
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	8b1a      	ldrh	r2, [r3, #24]
 800c5fc:	f107 0010 	add.w	r0, r7, #16
 800c600:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c60a:	f7ff fd81 	bl	800c110 <addEncodedStringToVector>
 800c60e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
                                                     pConnectInfo->pPassword,
                                                     pConnectInfo->passwordLength,
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c612:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c616:	00db      	lsls	r3, r3, #3
 800c618:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c61c:	4413      	add	r3, r2
 800c61e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            ioVectorLength += vectorsAdded;
 800c622:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c626:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800c62a:	4413      	add	r3, r2
 800c62c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800c630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c634:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800c638:	4619      	mov	r1, r3
 800c63a:	68f8      	ldr	r0, [r7, #12]
 800c63c:	f7fe fd9e 	bl	800b17c <sendMessageVector>
 800c640:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800c644:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c648:	461a      	mov	r2, r3
 800c64a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c64e:	4293      	cmp	r3, r2
 800c650:	d002      	beq.n	800c658 <sendConnectWithoutCopy+0x220>
        {
            status = MQTTSendFailed;
 800c652:	2303      	movs	r3, #3
 800c654:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        }
    }

    return status;
 800c658:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	37a8      	adds	r7, #168	; 0xa8
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}
 800c664:	08014dcc 	.word	0x08014dcc
 800c668:	080157d4 	.word	0x080157d4
 800c66c:	08014a48 	.word	0x08014a48

0800c670 <receiveConnack>:
static MQTTStatus_t receiveConnack( const MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b08c      	sub	sp, #48	; 0x30
 800c674:	af02      	add	r7, sp, #8
 800c676:	60f8      	str	r0, [r7, #12]
 800c678:	60b9      	str	r1, [r7, #8]
 800c67a:	603b      	str	r3, [r7, #0]
 800c67c:	4613      	mov	r3, r2
 800c67e:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800c680:	2300      	movs	r3, #0
 800c682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800c686:	2300      	movs	r3, #0
 800c688:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800c68a:	2300      	movs	r3, #0
 800c68c:	617b      	str	r3, [r7, #20]
 800c68e:	2300      	movs	r3, #0
 800c690:	623b      	str	r3, [r7, #32]
 800c692:	2300      	movs	r3, #0
 800c694:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800c696:	2300      	movs	r3, #0
 800c698:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800c69a:	2300      	movs	r3, #0
 800c69c:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d106      	bne.n	800c6b2 <receiveConnack+0x42>
 800c6a4:	4b4e      	ldr	r3, [pc, #312]	; (800c7e0 <receiveConnack+0x170>)
 800c6a6:	4a4f      	ldr	r2, [pc, #316]	; (800c7e4 <receiveConnack+0x174>)
 800c6a8:	f640 01da 	movw	r1, #2266	; 0x8da
 800c6ac:	484e      	ldr	r0, [pc, #312]	; (800c7e8 <receiveConnack+0x178>)
 800c6ae:	f005 ff55 	bl	801255c <__assert_func>
    assert( pIncomingPacket != NULL );
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d106      	bne.n	800c6c6 <receiveConnack+0x56>
 800c6b8:	4b4c      	ldr	r3, [pc, #304]	; (800c7ec <receiveConnack+0x17c>)
 800c6ba:	4a4a      	ldr	r2, [pc, #296]	; (800c7e4 <receiveConnack+0x174>)
 800c6bc:	f640 01db 	movw	r1, #2267	; 0x8db
 800c6c0:	4849      	ldr	r0, [pc, #292]	; (800c7e8 <receiveConnack+0x178>)
 800c6c2:	f005 ff4b 	bl	801255c <__assert_func>
    assert( pContext->getTime != NULL );
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d106      	bne.n	800c6dc <receiveConnack+0x6c>
 800c6ce:	4b48      	ldr	r3, [pc, #288]	; (800c7f0 <receiveConnack+0x180>)
 800c6d0:	4a44      	ldr	r2, [pc, #272]	; (800c7e4 <receiveConnack+0x174>)
 800c6d2:	f640 01dc 	movw	r1, #2268	; 0x8dc
 800c6d6:	4844      	ldr	r0, [pc, #272]	; (800c7e8 <receiveConnack+0x178>)
 800c6d8:	f005 ff40 	bl	801255c <__assert_func>

    getTimeStamp = pContext->getTime;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6e0:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800c6e2:	69bb      	ldr	r3, [r7, #24]
 800c6e4:	4798      	blx	r3
 800c6e6:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	6918      	ldr	r0, [r3, #16]
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	69db      	ldr	r3, [r3, #28]
 800c6f0:	683a      	ldr	r2, [r7, #0]
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	f001 fb8c 	bl	800de10 <MQTT_GetIncomingPacketTypeAndLength>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d00e      	beq.n	800c722 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800c704:	69bb      	ldr	r3, [r7, #24]
 800c706:	4798      	blx	r3
 800c708:	4603      	mov	r3, r0
 800c70a:	6979      	ldr	r1, [r7, #20]
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7fe fea9 	bl	800b464 <calculateElapsedTime>
 800c712:	4602      	mov	r2, r0
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	4293      	cmp	r3, r2
 800c718:	bf94      	ite	ls
 800c71a:	2301      	movls	r3, #1
 800c71c:	2300      	movhi	r3, #0
 800c71e:	77fb      	strb	r3, [r7, #31]
 800c720:	e008      	b.n	800c734 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800c722:	8bbb      	ldrh	r3, [r7, #28]
 800c724:	2b04      	cmp	r3, #4
 800c726:	bf8c      	ite	hi
 800c728:	2301      	movhi	r3, #1
 800c72a:	2300      	movls	r3, #0
 800c72c:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800c72e:	8bbb      	ldrh	r3, [r7, #28]
 800c730:	3301      	adds	r3, #1
 800c732:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800c734:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c738:	2b07      	cmp	r3, #7
 800c73a:	d105      	bne.n	800c748 <receiveConnack+0xd8>
 800c73c:	7ffb      	ldrb	r3, [r7, #31]
 800c73e:	f083 0301 	eor.w	r3, r3, #1
 800c742:	b2db      	uxtb	r3, r3
 800c744:	2b00      	cmp	r3, #0
 800c746:	d1cf      	bne.n	800c6e8 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800c748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d123      	bne.n	800c798 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	4798      	blx	r3
 800c754:	4603      	mov	r3, r0
 800c756:	6979      	ldr	r1, [r7, #20]
 800c758:	4618      	mov	r0, r3
 800c75a:	f7fe fe83 	bl	800b464 <calculateElapsedTime>
 800c75e:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800c760:	693a      	ldr	r2, [r7, #16]
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	429a      	cmp	r2, r3
 800c766:	d203      	bcs.n	800c770 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	1ad3      	subs	r3, r2, r3
 800c76e:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	781b      	ldrb	r3, [r3, #0]
 800c774:	2b20      	cmp	r3, #32
 800c776:	d10c      	bne.n	800c792 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	6a3a      	ldr	r2, [r7, #32]
 800c77c:	9201      	str	r2, [sp, #4]
 800c77e:	68da      	ldr	r2, [r3, #12]
 800c780:	9200      	str	r2, [sp, #0]
 800c782:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c784:	68f8      	ldr	r0, [r7, #12]
 800c786:	f7ff f869 	bl	800b85c <receivePacket>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c790:	e002      	b.n	800c798 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800c792:	2305      	movs	r3, #5
 800c794:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800c798:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d10b      	bne.n	800c7b8 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	6a1a      	ldr	r2, [r3, #32]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800c7a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7aa:	2100      	movs	r1, #0
 800c7ac:	6838      	ldr	r0, [r7, #0]
 800c7ae:	f001 fabc 	bl	800dd2a <MQTT_DeserializeAck>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800c7b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d109      	bne.n	800c7d4 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800c7c0:	79fb      	ldrb	r3, [r7, #7]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d006      	beq.n	800c7d4 <receiveConnack+0x164>
 800c7c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d002      	beq.n	800c7d4 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800c7ce:	2305      	movs	r3, #5
 800c7d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c7d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3728      	adds	r7, #40	; 0x28
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}
 800c7e0:	08014b24 	.word	0x08014b24
 800c7e4:	080157ec 	.word	0x080157ec
 800c7e8:	08014a48 	.word	0x08014a48
 800c7ec:	08014cf4 	.word	0x08014cf4
 800c7f0:	08014b48 	.word	0x08014b48

0800c7f4 <handleSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleSessionResumption( MQTTContext_t * pContext,
                                             bool sessionPresent )
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b086      	sub	sp, #24
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800c800:	2300      	movs	r3, #0
 800c802:	75fb      	strb	r3, [r7, #23]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c804:	2300      	movs	r3, #0
 800c806:	613b      	str	r3, [r7, #16]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c808:	2300      	movs	r3, #0
 800c80a:	82bb      	strh	r3, [r7, #20]
    MQTTPublishState_t state = MQTTStateNull;
 800c80c:	2300      	movs	r3, #0
 800c80e:	73fb      	strb	r3, [r7, #15]

    assert( pContext != NULL );
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d106      	bne.n	800c824 <handleSessionResumption+0x30>
 800c816:	4b2c      	ldr	r3, [pc, #176]	; (800c8c8 <handleSessionResumption+0xd4>)
 800c818:	4a2c      	ldr	r2, [pc, #176]	; (800c8cc <handleSessionResumption+0xd8>)
 800c81a:	f640 1152 	movw	r1, #2386	; 0x952
 800c81e:	482c      	ldr	r0, [pc, #176]	; (800c8d0 <handleSessionResumption+0xdc>)
 800c820:	f005 fe9c 	bl	801255c <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2200      	movs	r2, #0
 800c828:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6a18      	ldr	r0, [r3, #32]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c832:	461a      	mov	r2, r3
 800c834:	2100      	movs	r1, #0
 800c836:	f006 f81c 	bl	8012872 <memset>

    if( sessionPresent == true )
 800c83a:	78fb      	ldrb	r3, [r7, #3]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d023      	beq.n	800c888 <handleSessionResumption+0x94>
    {
        /* Get the next packet ID for which a PUBREL need to be resent. */
        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800c840:	f107 020f 	add.w	r2, r7, #15
 800c844:	f107 0310 	add.w	r3, r7, #16
 800c848:	4619      	mov	r1, r3
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f002 f8ed 	bl	800ea2a <MQTT_PubrelToResend>
 800c850:	4603      	mov	r3, r0
 800c852:	82bb      	strh	r3, [r7, #20]

        /* Resend all the PUBREL acks after session is reestablished. */
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800c854:	e011      	b.n	800c87a <handleSessionResumption+0x86>
               ( status == MQTTSuccess ) )
        {
            status = sendPublishAcks( pContext, packetId, state );
 800c856:	7bfa      	ldrb	r2, [r7, #15]
 800c858:	8abb      	ldrh	r3, [r7, #20]
 800c85a:	4619      	mov	r1, r3
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7ff f877 	bl	800b950 <sendPublishAcks>
 800c862:	4603      	mov	r3, r0
 800c864:	75fb      	strb	r3, [r7, #23]

            packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800c866:	f107 020f 	add.w	r2, r7, #15
 800c86a:	f107 0310 	add.w	r3, r7, #16
 800c86e:	4619      	mov	r1, r3
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f002 f8da 	bl	800ea2a <MQTT_PubrelToResend>
 800c876:	4603      	mov	r3, r0
 800c878:	82bb      	strh	r3, [r7, #20]
        while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800c87a:	8abb      	ldrh	r3, [r7, #20]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d01d      	beq.n	800c8bc <handleSessionResumption+0xc8>
 800c880:	7dfb      	ldrb	r3, [r7, #23]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d0e7      	beq.n	800c856 <handleSessionResumption+0x62>
 800c886:	e019      	b.n	800c8bc <handleSessionResumption+0xc8>
        }
    }
    else
    {
        /* Clear any existing records if a new session is established. */
        if( pContext->outgoingPublishRecordMaxCount > 0U )
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	689b      	ldr	r3, [r3, #8]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d008      	beq.n	800c8a2 <handleSessionResumption+0xae>
        {
            ( void ) memset( pContext->outgoingPublishRecords,
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6818      	ldr	r0, [r3, #0]
                             0x00,
                             pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	689b      	ldr	r3, [r3, #8]
            ( void ) memset( pContext->outgoingPublishRecords,
 800c898:	009b      	lsls	r3, r3, #2
 800c89a:	461a      	mov	r2, r3
 800c89c:	2100      	movs	r1, #0
 800c89e:	f005 ffe8 	bl	8012872 <memset>
        }

        if( pContext->incomingPublishRecordMaxCount > 0U )
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d008      	beq.n	800c8bc <handleSessionResumption+0xc8>
        {
            ( void ) memset( pContext->incomingPublishRecords,
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6858      	ldr	r0, [r3, #4]
                             0x00,
                             pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	68db      	ldr	r3, [r3, #12]
            ( void ) memset( pContext->incomingPublishRecords,
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	f005 ffdb 	bl	8012872 <memset>
        }
    }

    return status;
 800c8bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3718      	adds	r7, #24
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
 800c8c6:	bf00      	nop
 800c8c8:	08014b24 	.word	0x08014b24
 800c8cc:	080157fc 	.word	0x080157fc
 800c8d0:	08014a48 	.word	0x08014a48

0800c8d4 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b087      	sub	sp, #28
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	60f8      	str	r0, [r7, #12]
 800c8dc:	60b9      	str	r1, [r7, #8]
 800c8de:	4613      	mov	r3, r2
 800c8e0:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d002      	beq.n	800c8f2 <validatePublishParams+0x1e>
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d102      	bne.n	800c8f8 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	75fb      	strb	r3, [r7, #23]
 800c8f6:	e01e      	b.n	800c936 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	781b      	ldrb	r3, [r3, #0]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d005      	beq.n	800c90c <validatePublishParams+0x38>
 800c900:	88fb      	ldrh	r3, [r7, #6]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d102      	bne.n	800c90c <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800c906:	2301      	movs	r3, #1
 800c908:	75fb      	strb	r3, [r7, #23]
 800c90a:	e014      	b.n	800c936 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	691b      	ldr	r3, [r3, #16]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d006      	beq.n	800c922 <validatePublishParams+0x4e>
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d102      	bne.n	800c922 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800c91c:	2301      	movs	r3, #1
 800c91e:	75fb      	strb	r3, [r7, #23]
 800c920:	e009      	b.n	800c936 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d105      	bne.n	800c936 <validatePublishParams+0x62>
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d001      	beq.n	800c936 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800c932:	2301      	movs	r3, #1
 800c934:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800c936:	7dfb      	ldrb	r3, [r7, #23]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	371c      	adds	r7, #28
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800c944:	b590      	push	{r4, r7, lr}
 800c946:	b087      	sub	sp, #28
 800c948:	af00      	add	r7, sp, #0
 800c94a:	60f8      	str	r0, [r7, #12]
 800c94c:	60b9      	str	r1, [r7, #8]
 800c94e:	607a      	str	r2, [r7, #4]
 800c950:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c952:	2300      	movs	r3, #0
 800c954:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d005      	beq.n	800c968 <MQTT_Init+0x24>
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d002      	beq.n	800c968 <MQTT_Init+0x24>
 800c962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c964:	2b00      	cmp	r3, #0
 800c966:	d102      	bne.n	800c96e <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800c968:	2301      	movs	r3, #1
 800c96a:	75fb      	strb	r3, [r7, #23]
 800c96c:	e03a      	b.n	800c9e4 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d102      	bne.n	800c97a <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800c974:	2301      	movs	r3, #1
 800c976:	75fb      	strb	r3, [r7, #23]
 800c978:	e034      	b.n	800c9e4 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d102      	bne.n	800c986 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800c980:	2301      	movs	r3, #1
 800c982:	75fb      	strb	r3, [r7, #23]
 800c984:	e02e      	b.n	800c9e4 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d102      	bne.n	800c994 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800c98e:	2301      	movs	r3, #1
 800c990:	75fb      	strb	r3, [r7, #23]
 800c992:	e027      	b.n	800c9e4 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	685b      	ldr	r3, [r3, #4]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d102      	bne.n	800c9a2 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800c99c:	2301      	movs	r3, #1
 800c99e:	75fb      	strb	r3, [r7, #23]
 800c9a0:	e020      	b.n	800c9e4 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800c9a2:	2250      	movs	r2, #80	; 0x50
 800c9a4:	2100      	movs	r1, #0
 800c9a6:	68f8      	ldr	r0, [r7, #12]
 800c9a8:	f005 ff63 	bl	8012872 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        pContext->transportInterface = *pTransportInterface;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	68ba      	ldr	r2, [r7, #8]
 800c9b8:	f103 0410 	add.w	r4, r3, #16
 800c9bc:	4613      	mov	r3, r2
 800c9be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c9c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	62da      	str	r2, [r3, #44]	; 0x2c
        pContext->appCallback = userCallback;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	683a      	ldr	r2, [r7, #0]
 800c9ce:	631a      	str	r2, [r3, #48]	; 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9d4:	3320      	adds	r3, #32
 800c9d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c9da:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    return status;
 800c9e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	371c      	adds	r7, #28
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd90      	pop	{r4, r7, pc}

0800c9ee <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800c9ee:	b580      	push	{r7, lr}
 800c9f0:	b08e      	sub	sp, #56	; 0x38
 800c9f2:	af02      	add	r7, sp, #8
 800c9f4:	60f8      	str	r0, [r7, #12]
 800c9f6:	60b9      	str	r1, [r7, #8]
 800c9f8:	607a      	str	r2, [r7, #4]
 800c9fa:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	62bb      	str	r3, [r7, #40]	; 0x28
 800ca00:	2300      	movs	r3, #0
 800ca02:	627b      	str	r3, [r7, #36]	; 0x24
    MQTTStatus_t status = MQTTSuccess;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800ca0a:	f107 0314 	add.w	r3, r7, #20
 800ca0e:	2200      	movs	r2, #0
 800ca10:	601a      	str	r2, [r3, #0]
 800ca12:	605a      	str	r2, [r3, #4]
 800ca14:	609a      	str	r2, [r3, #8]
 800ca16:	60da      	str	r2, [r3, #12]

    incomingPacket.type = ( uint8_t ) 0;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d005      	beq.n	800ca2e <MQTT_Connect+0x40>
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d002      	beq.n	800ca2e <MQTT_Connect+0x40>
 800ca28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d102      	bne.n	800ca34 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800ca34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d10a      	bne.n	800ca52 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800ca3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca40:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ca44:	6879      	ldr	r1, [r7, #4]
 800ca46:	68b8      	ldr	r0, [r7, #8]
 800ca48:	f000 ffba 	bl	800d9c0 <MQTT_GetConnectPacketSize>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800ca52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d108      	bne.n	800ca6c <MQTT_Connect+0x7e>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendConnectWithoutCopy( pContext,
 800ca5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	68b9      	ldr	r1, [r7, #8]
 800ca60:	68f8      	ldr	r0, [r7, #12]
 800ca62:	f7ff fce9 	bl	800c438 <sendConnectWithoutCopy>
 800ca66:	4603      	mov	r3, r0
 800ca68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        MQTT_POST_SEND_HOOK( pContext );
    }

    /* Read CONNACK from transport layer. */
    if( status == MQTTSuccess )
 800ca6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d10d      	bne.n	800ca90 <MQTT_Connect+0xa2>
    {
        status = receiveConnack( pContext,
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	781a      	ldrb	r2, [r3, #0]
 800ca78:	f107 0114 	add.w	r1, r7, #20
 800ca7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	460b      	mov	r3, r1
 800ca82:	6839      	ldr	r1, [r7, #0]
 800ca84:	68f8      	ldr	r0, [r7, #12]
 800ca86:	f7ff fdf3 	bl	800c670 <receiveConnack>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 pConnectInfo->cleanSession,
                                 &incomingPacket,
                                 pSessionPresent );
    }

    if( status == MQTTSuccess )
 800ca90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d108      	bne.n	800caaa <MQTT_Connect+0xbc>
    {
        /* Resend PUBRELs when reestablishing a session, or clear records for new sessions. */
        status = handleSessionResumption( pContext, *pSessionPresent );
 800ca98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	4619      	mov	r1, r3
 800ca9e:	68f8      	ldr	r0, [r7, #12]
 800caa0:	f7ff fea8 	bl	800c7f4 <handleSessionResumption>
 800caa4:	4603      	mov	r3, r0
 800caa6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if( status == MQTTSuccess )
 800caaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10f      	bne.n	800cad2 <MQTT_Connect+0xe4>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
        pContext->connectStatus = MQTTConnected;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2201      	movs	r2, #1
 800cab6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        /* Initialize keep-alive fields after a successful connection. */
        pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	885a      	ldrh	r2, [r3, #2]
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        pContext->waitingForPingResp = false;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2200      	movs	r2, #0
 800cac8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pContext->pingReqSendTimeMs = 0U;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	2200      	movs	r2, #0
 800cad0:	649a      	str	r2, [r3, #72]	; 0x48
    {
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800cad2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3730      	adds	r7, #48	; 0x30
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}

0800cade <MQTT_Subscribe>:

MQTTStatus_t MQTT_Subscribe( MQTTContext_t * pContext,
                             const MQTTSubscribeInfo_t * pSubscriptionList,
                             size_t subscriptionCount,
                             uint16_t packetId )
{
 800cade:	b580      	push	{r7, lr}
 800cae0:	b08a      	sub	sp, #40	; 0x28
 800cae2:	af02      	add	r7, sp, #8
 800cae4:	60f8      	str	r0, [r7, #12]
 800cae6:	60b9      	str	r1, [r7, #8]
 800cae8:	607a      	str	r2, [r7, #4]
 800caea:	807b      	strh	r3, [r7, #2]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800caec:	2300      	movs	r3, #0
 800caee:	61bb      	str	r3, [r7, #24]
 800caf0:	2300      	movs	r3, #0
 800caf2:	617b      	str	r3, [r7, #20]

    /* Validate arguments. */
    MQTTStatus_t status = validateSubscribeUnsubscribeParams( pContext,
 800caf4:	887b      	ldrh	r3, [r7, #2]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	68b9      	ldr	r1, [r7, #8]
 800cafa:	68f8      	ldr	r0, [r7, #12]
 800cafc:	f7ff face 	bl	800c09c <validateSubscribeUnsubscribeParams>
 800cb00:	4603      	mov	r3, r0
 800cb02:	77fb      	strb	r3, [r7, #31]
                                                              pSubscriptionList,
                                                              subscriptionCount,
                                                              packetId );

    if( status == MQTTSuccess )
 800cb04:	7ffb      	ldrb	r3, [r7, #31]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d109      	bne.n	800cb1e <MQTT_Subscribe+0x40>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetSubscribePacketSize( pSubscriptionList,
 800cb0a:	f107 0314 	add.w	r3, r7, #20
 800cb0e:	f107 0218 	add.w	r2, r7, #24
 800cb12:	6879      	ldr	r1, [r7, #4]
 800cb14:	68b8      	ldr	r0, [r7, #8]
 800cb16:	f000 ffbf 	bl	800da98 <MQTT_GetSubscribePacketSize>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	77fb      	strb	r3, [r7, #31]
        LogDebug( ( "SUBSCRIBE packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800cb1e:	7ffb      	ldrb	r3, [r7, #31]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d10a      	bne.n	800cb3a <MQTT_Subscribe+0x5c>
    {
        MQTT_PRE_SEND_HOOK( pContext );

        /* Send MQTT SUBSCRIBE packet. */
        status = sendSubscribeWithoutCopy( pContext,
 800cb24:	69bb      	ldr	r3, [r7, #24]
 800cb26:	887a      	ldrh	r2, [r7, #2]
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	4613      	mov	r3, r2
 800cb2c:	687a      	ldr	r2, [r7, #4]
 800cb2e:	68b9      	ldr	r1, [r7, #8]
 800cb30:	68f8      	ldr	r0, [r7, #12]
 800cb32:	f7ff fb51 	bl	800c1d8 <sendSubscribeWithoutCopy>
 800cb36:	4603      	mov	r3, r0
 800cb38:	77fb      	strb	r3, [r7, #31]
                                           remainingLength );

        MQTT_POST_SEND_HOOK( pContext );
    }

    return status;
 800cb3a:	7ffb      	ldrb	r3, [r7, #31]
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3720      	adds	r7, #32
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b08c      	sub	sp, #48	; 0x30
 800cb48:	af02      	add	r7, sp, #8
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	4613      	mov	r3, r2
 800cb50:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800cb52:	2300      	movs	r3, #0
 800cb54:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800cb56:	2300      	movs	r3, #0
 800cb58:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	75fb      	strb	r3, [r7, #23]
    bool stateUpdateHookExecuted = false;
 800cb62:	2300      	movs	r3, #0
 800cb64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* 1 header byte + 4 bytes (maximum) required for encoding the length +
     * 2 bytes for topic string. */
    uint8_t mqttHeader[ 7 ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800cb68:	88fb      	ldrh	r3, [r7, #6]
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	68b9      	ldr	r1, [r7, #8]
 800cb6e:	68f8      	ldr	r0, [r7, #12]
 800cb70:	f7ff feb0 	bl	800c8d4 <validatePublishParams>
 800cb74:	4603      	mov	r3, r0
 800cb76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == MQTTSuccess )
 800cb7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d10a      	bne.n	800cb98 <MQTT_Publish+0x54>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800cb82:	f107 0218 	add.w	r2, r7, #24
 800cb86:	f107 031c 	add.w	r3, r7, #28
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	68b8      	ldr	r0, [r7, #8]
 800cb8e:	f000 ffd4 	bl	800db3a <MQTT_GetPublishPacketSize>
 800cb92:	4603      	mov	r3, r0
 800cb94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800cb98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d10a      	bne.n	800cbb6 <MQTT_Publish+0x72>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800cba0:	69f9      	ldr	r1, [r7, #28]
 800cba2:	f107 0320 	add.w	r3, r7, #32
 800cba6:	f107 0210 	add.w	r2, r7, #16
 800cbaa:	68b8      	ldr	r0, [r7, #8]
 800cbac:	f000 f9ec 	bl	800cf88 <MQTT_SerializePublishHeaderWithoutTopic>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800cbb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d11b      	bne.n	800cbf6 <MQTT_Publish+0xb2>
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	781b      	ldrb	r3, [r3, #0]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d017      	beq.n	800cbf6 <MQTT_Publish+0xb2>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        /* Set the flag so that the corresponding hook can be called later. */
        stateUpdateHookExecuted = true;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        status = MQTT_ReserveState( pContext,
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	781a      	ldrb	r2, [r3, #0]
 800cbd0:	88fb      	ldrh	r3, [r7, #6]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	68f8      	ldr	r0, [r7, #12]
 800cbd6:	f001 fde1 	bl	800e79c <MQTT_ReserveState>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                    pPublishInfo->qos );

        /* State already exists for a duplicate packet.
         * If a state doesn't exist, it will be handled as a new publish in
         * state engine. */
        if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800cbe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbe4:	2b09      	cmp	r3, #9
 800cbe6:	d106      	bne.n	800cbf6 <MQTT_Publish+0xb2>
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	789b      	ldrb	r3, [r3, #2]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d002      	beq.n	800cbf6 <MQTT_Publish+0xb2>
        {
            status = MQTTSuccess;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    if( status == MQTTSuccess )
 800cbf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d10c      	bne.n	800cc18 <MQTT_Publish+0xd4>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_SEND_HOOK( pContext );

        status = sendPublishWithoutCopy( pContext,
 800cbfe:	6a39      	ldr	r1, [r7, #32]
 800cc00:	f107 0210 	add.w	r2, r7, #16
 800cc04:	88fb      	ldrh	r3, [r7, #6]
 800cc06:	9300      	str	r3, [sp, #0]
 800cc08:	460b      	mov	r3, r1
 800cc0a:	68b9      	ldr	r1, [r7, #8]
 800cc0c:	68f8      	ldr	r0, [r7, #12]
 800cc0e:	f7ff fb9d 	bl	800c34c <sendPublishWithoutCopy>
 800cc12:	4603      	mov	r3, r0
 800cc14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        /* Give the mutex away for the next taker. */
        MQTT_POST_SEND_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) &&
 800cc18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d111      	bne.n	800cc44 <MQTT_Publish+0x100>
        ( pPublishInfo->qos > MQTTQoS0 ) )
 800cc20:	68bb      	ldr	r3, [r7, #8]
 800cc22:	781b      	ldrb	r3, [r3, #0]
    if( ( status == MQTTSuccess ) &&
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d00d      	beq.n	800cc44 <MQTT_Publish+0x100>
    {
        /* Update state machine after PUBLISH is sent.
         * Only to be done for QoS1 or QoS2. */
        status = MQTT_UpdateStatePublish( pContext,
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	781a      	ldrb	r2, [r3, #0]
 800cc2c:	88f9      	ldrh	r1, [r7, #6]
 800cc2e:	f107 0317 	add.w	r3, r7, #23
 800cc32:	9300      	str	r3, [sp, #0]
 800cc34:	4613      	mov	r3, r2
 800cc36:	2200      	movs	r2, #0
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	f001 fe08 	bl	800e84e <MQTT_UpdateStatePublish>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800cc44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3728      	adds	r7, #40	; 0x28
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}

0800cc50 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b088      	sub	sp, #32
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	61bb      	str	r3, [r7, #24]
    MQTTStatus_t status = MQTTSuccess;
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0U;
 800cc60:	2300      	movs	r3, #0
 800cc62:	617b      	str	r3, [r7, #20]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;

    localBuffer.pBuffer = pingreqPacket;
 800cc64:	f107 0310 	add.w	r3, r7, #16
 800cc68:	60bb      	str	r3, [r7, #8]
    localBuffer.size = 2U;
 800cc6a:	2302      	movs	r3, #2
 800cc6c:	60fb      	str	r3, [r7, #12]

    if( pContext == NULL )
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d101      	bne.n	800cc78 <MQTT_Ping+0x28>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800cc74:	2301      	movs	r3, #1
 800cc76:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800cc78:	7ffb      	ldrb	r3, [r7, #31]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d106      	bne.n	800cc8c <MQTT_Ping+0x3c>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800cc7e:	f107 0314 	add.w	r3, r7, #20
 800cc82:	4618      	mov	r0, r3
 800cc84:	f000 ffdd 	bl	800dc42 <MQTT_GetPingreqPacketSize>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	77fb      	strb	r3, [r7, #31]
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800cc8c:	7ffb      	ldrb	r3, [r7, #31]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d106      	bne.n	800cca0 <MQTT_Ping+0x50>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800cc92:	f107 0308 	add.w	r3, r7, #8
 800cc96:	4618      	mov	r0, r3
 800cc98:	f000 ffe9 	bl	800dc6e <MQTT_SerializePingreq>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800cca0:	7ffb      	ldrb	r3, [r7, #31]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d116      	bne.n	800ccd4 <MQTT_Ping+0x84>
        /* Send the serialized PINGREQ packet to transport layer.
         * Here, we do not use the vectored IO approach for efficiency as the
         * Ping packet does not have numerous fields which need to be copied
         * from the user provided buffers. Thus it can be sent directly. */
        sendResult = sendBuffer( pContext,
                                 localBuffer.pBuffer,
 800cca6:	68bb      	ldr	r3, [r7, #8]
        sendResult = sendBuffer( pContext,
 800cca8:	2202      	movs	r2, #2
 800ccaa:	4619      	mov	r1, r3
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f7fe fb4b 	bl	800b348 <sendBuffer>
 800ccb2:	61b8      	str	r0, [r7, #24]

        /* Give the mutex away. */
        MQTT_POST_SEND_HOOK( pContext );

        /* It is an error to not send the entire PINGREQ packet. */
        if( sendResult < ( int32_t ) packetSize )
 800ccb4:	697b      	ldr	r3, [r7, #20]
 800ccb6:	461a      	mov	r2, r3
 800ccb8:	69bb      	ldr	r3, [r7, #24]
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	da02      	bge.n	800ccc4 <MQTT_Ping+0x74>
        {
            LogError( ( "Transport send failed for PINGREQ packet." ) );
            status = MQTTSendFailed;
 800ccbe:	2303      	movs	r3, #3
 800ccc0:	77fb      	strb	r3, [r7, #31]
 800ccc2:	e007      	b.n	800ccd4 <MQTT_Ping+0x84>
        }
        else
        {
            pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	649a      	str	r2, [r3, #72]	; 0x48
            pContext->waitingForPingResp = true;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2201      	movs	r2, #1
 800ccd0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            LogDebug( ( "Sent %ld bytes of PINGREQ packet.",
                        ( long int ) sendResult ) );
        }
    }

    return status;
 800ccd4:	7ffb      	ldrb	r3, [r7, #31]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3720      	adds	r7, #32
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}

0800ccde <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800ccde:	b580      	push	{r7, lr}
 800cce0:	b084      	sub	sp, #16
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800cce6:	2301      	movs	r3, #1
 800cce8:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d011      	beq.n	800cd14 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d00d      	beq.n	800cd14 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6a1b      	ldr	r3, [r3, #32]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d009      	beq.n	800cd14 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2200      	movs	r2, #0
 800cd04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        status = receiveSingleIteration( pContext, true );
 800cd08:	2101      	movs	r1, #1
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7ff f8da 	bl	800bec4 <receiveSingleIteration>
 800cd10:	4603      	mov	r3, r0
 800cd12:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800cd14:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <MQTT_GetPacketId>:
}

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 800cd1e:	b480      	push	{r7}
 800cd20:	b085      	sub	sp, #20
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 800cd26:	2300      	movs	r3, #0
 800cd28:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d012      	beq.n	800cd56 <MQTT_GetPacketId+0x38>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        packetId = pContext->nextPacketId;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd34:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d103      	bne.n	800cd4a <MQTT_GetPacketId+0x2c>
        {
            pContext->nextPacketId = 1;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2201      	movs	r2, #1
 800cd46:	851a      	strh	r2, [r3, #40]	; 0x28
 800cd48:	e005      	b.n	800cd56 <MQTT_GetPacketId+0x38>
        }
        else
        {
            pContext->nextPacketId++;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd4e:	3301      	adds	r3, #1
 800cd50:	b29a      	uxth	r2, r3
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	851a      	strh	r2, [r3, #40]	; 0x28
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return packetId;
 800cd56:	89fb      	ldrh	r3, [r7, #14]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3714      	adds	r7, #20
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd62:	4770      	bx	lr

0800cd64 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800cd64:	b480      	push	{r7}
 800cd66:	b085      	sub	sp, #20
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2b7f      	cmp	r3, #127	; 0x7f
 800cd70:	d802      	bhi.n	800cd78 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800cd72:	2301      	movs	r3, #1
 800cd74:	60fb      	str	r3, [r7, #12]
 800cd76:	e00f      	b.n	800cd98 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cd7e:	d202      	bcs.n	800cd86 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800cd80:	2302      	movs	r3, #2
 800cd82:	60fb      	str	r3, [r7, #12]
 800cd84:	e008      	b.n	800cd98 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cd8c:	d202      	bcs.n	800cd94 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800cd8e:	2303      	movs	r3, #3
 800cd90:	60fb      	str	r3, [r7, #12]
 800cd92:	e001      	b.n	800cd98 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800cd94:	2304      	movs	r3, #4
 800cd96:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800cd98:	68fb      	ldr	r3, [r7, #12]
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3714      	adds	r7, #20
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr
	...

0800cda8 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b086      	sub	sp, #24
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d106      	bne.n	800cdce <encodeRemainingLength+0x26>
 800cdc0:	4b12      	ldr	r3, [pc, #72]	; (800ce0c <encodeRemainingLength+0x64>)
 800cdc2:	4a13      	ldr	r2, [pc, #76]	; (800ce10 <encodeRemainingLength+0x68>)
 800cdc4:	f240 11f1 	movw	r1, #497	; 0x1f1
 800cdc8:	4812      	ldr	r0, [pc, #72]	; (800ce14 <encodeRemainingLength+0x6c>)
 800cdca:	f005 fbc7 	bl	801255c <__assert_func>

    pLengthEnd = pDestination;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cdda:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	09db      	lsrs	r3, r3, #7
 800cde0:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d003      	beq.n	800cdf0 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800cde8:	7dfb      	ldrb	r3, [r7, #23]
 800cdea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cdee:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800cdf0:	693b      	ldr	r3, [r7, #16]
 800cdf2:	7dfa      	ldrb	r2, [r7, #23]
 800cdf4:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	3301      	adds	r3, #1
 800cdfa:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d1e7      	bne.n	800cdd2 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800ce02:	693b      	ldr	r3, [r7, #16]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3718      	adds	r7, #24
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	08014fcc 	.word	0x08014fcc
 800ce10:	08015814 	.word	0x08015814
 800ce14:	08014fe4 	.word	0x08014fe4

0800ce18 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b086      	sub	sp, #24
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	4613      	mov	r3, r2
 800ce24:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800ce26:	2300      	movs	r3, #0
 800ce28:	617b      	str	r3, [r7, #20]

    /* Typecast const char * typed source buffer to const uint8_t *.
     * This is to use same type buffers in memcpy. */
    const uint8_t * pSourceBuffer = ( const uint8_t * ) pSource;
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	613b      	str	r3, [r7, #16]

    assert( pDestination != NULL );
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d106      	bne.n	800ce42 <encodeString+0x2a>
 800ce34:	4b15      	ldr	r3, [pc, #84]	; (800ce8c <encodeString+0x74>)
 800ce36:	4a16      	ldr	r2, [pc, #88]	; (800ce90 <encodeString+0x78>)
 800ce38:	f240 2115 	movw	r1, #533	; 0x215
 800ce3c:	4815      	ldr	r0, [pc, #84]	; (800ce94 <encodeString+0x7c>)
 800ce3e:	f005 fb8d 	bl	801255c <__assert_func>

    pBuffer = pDestination;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800ce46:	88fb      	ldrh	r3, [r7, #6]
 800ce48:	0a1b      	lsrs	r3, r3, #8
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	b2da      	uxtb	r2, r3
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	3301      	adds	r3, #1
 800ce56:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800ce58:	88fb      	ldrh	r3, [r7, #6]
 800ce5a:	b2da      	uxtb	r2, r3
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	3301      	adds	r3, #1
 800ce64:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSourceBuffer != NULL )
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d005      	beq.n	800ce78 <encodeString+0x60>
    {
        ( void ) memcpy( pBuffer, pSourceBuffer, sourceLength );
 800ce6c:	88fb      	ldrh	r3, [r7, #6]
 800ce6e:	461a      	mov	r2, r3
 800ce70:	6939      	ldr	r1, [r7, #16]
 800ce72:	6978      	ldr	r0, [r7, #20]
 800ce74:	f005 fcd5 	bl	8012822 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800ce78:	88fb      	ldrh	r3, [r7, #6]
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	4413      	add	r3, r2
 800ce7e:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800ce80:	697b      	ldr	r3, [r7, #20]
}
 800ce82:	4618      	mov	r0, r3
 800ce84:	3718      	adds	r7, #24
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
 800ce8a:	bf00      	nop
 800ce8c:	08014fcc 	.word	0x08014fcc
 800ce90:	0801582c 	.word	0x0801582c
 800ce94:	08014fe4 	.word	0x08014fe4

0800ce98 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b088      	sub	sp, #32
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	607a      	str	r2, [r7, #4]
    bool status = true;
 800cea4:	2301      	movs	r3, #1
 800cea6:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	61bb      	str	r3, [r7, #24]
 800ceac:	2300      	movs	r3, #0
 800ceae:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d106      	bne.n	800cec4 <calculatePublishPacketSize+0x2c>
 800ceb6:	4b2e      	ldr	r3, [pc, #184]	; (800cf70 <calculatePublishPacketSize+0xd8>)
 800ceb8:	4a2e      	ldr	r2, [pc, #184]	; (800cf74 <calculatePublishPacketSize+0xdc>)
 800ceba:	f240 2136 	movw	r1, #566	; 0x236
 800cebe:	482e      	ldr	r0, [pc, #184]	; (800cf78 <calculatePublishPacketSize+0xe0>)
 800cec0:	f005 fb4c 	bl	801255c <__assert_func>
    assert( pRemainingLength != NULL );
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d106      	bne.n	800ced8 <calculatePublishPacketSize+0x40>
 800ceca:	4b2c      	ldr	r3, [pc, #176]	; (800cf7c <calculatePublishPacketSize+0xe4>)
 800cecc:	4a29      	ldr	r2, [pc, #164]	; (800cf74 <calculatePublishPacketSize+0xdc>)
 800cece:	f240 2137 	movw	r1, #567	; 0x237
 800ced2:	4829      	ldr	r0, [pc, #164]	; (800cf78 <calculatePublishPacketSize+0xe0>)
 800ced4:	f005 fb42 	bl	801255c <__assert_func>
    assert( pPacketSize != NULL );
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d106      	bne.n	800ceec <calculatePublishPacketSize+0x54>
 800cede:	4b28      	ldr	r3, [pc, #160]	; (800cf80 <calculatePublishPacketSize+0xe8>)
 800cee0:	4a24      	ldr	r2, [pc, #144]	; (800cf74 <calculatePublishPacketSize+0xdc>)
 800cee2:	f44f 710e 	mov.w	r1, #568	; 0x238
 800cee6:	4824      	ldr	r0, [pc, #144]	; (800cf78 <calculatePublishPacketSize+0xe0>)
 800cee8:	f005 fb38 	bl	801255c <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	891b      	ldrh	r3, [r3, #8]
 800cef0:	461a      	mov	r2, r3
 800cef2:	69bb      	ldr	r3, [r7, #24]
 800cef4:	4413      	add	r3, r2
 800cef6:	3302      	adds	r3, #2
 800cef8:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d002      	beq.n	800cf08 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	3302      	adds	r3, #2
 800cf06:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800cf08:	69ba      	ldr	r2, [r7, #24]
 800cf0a:	4b1e      	ldr	r3, [pc, #120]	; (800cf84 <calculatePublishPacketSize+0xec>)
 800cf0c:	1a9b      	subs	r3, r3, r2
 800cf0e:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	691b      	ldr	r3, [r3, #16]
 800cf14:	697a      	ldr	r2, [r7, #20]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d202      	bcs.n	800cf20 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	77fb      	strb	r3, [r7, #31]
 800cf1e:	e021      	b.n	800cf64 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	691b      	ldr	r3, [r3, #16]
 800cf24:	69ba      	ldr	r2, [r7, #24]
 800cf26:	4413      	add	r3, r2
 800cf28:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800cf2a:	69b8      	ldr	r0, [r7, #24]
 800cf2c:	f7ff ff1a 	bl	800cd64 <remainingLengthEncodedSize>
 800cf30:	4602      	mov	r2, r0
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	1a9b      	subs	r3, r3, r2
 800cf36:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	697a      	ldr	r2, [r7, #20]
 800cf3e:	429a      	cmp	r2, r3
 800cf40:	d202      	bcs.n	800cf48 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800cf42:	2300      	movs	r3, #0
 800cf44:	77fb      	strb	r3, [r7, #31]
 800cf46:	e00d      	b.n	800cf64 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	69ba      	ldr	r2, [r7, #24]
 800cf4c:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800cf4e:	69b8      	ldr	r0, [r7, #24]
 800cf50:	f7ff ff08 	bl	800cd64 <remainingLengthEncodedSize>
 800cf54:	4603      	mov	r3, r0
 800cf56:	3301      	adds	r3, #1
 800cf58:	69ba      	ldr	r2, [r7, #24]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	69ba      	ldr	r2, [r7, #24]
 800cf62:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800cf64:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3720      	adds	r7, #32
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}
 800cf6e:	bf00      	nop
 800cf70:	08015018 	.word	0x08015018
 800cf74:	0801583c 	.word	0x0801583c
 800cf78:	08014fe4 	.word	0x08014fe4
 800cf7c:	08015030 	.word	0x08015030
 800cf80:	0801504c 	.word	0x0801504c
 800cf84:	0ffffffe 	.word	0x0ffffffe

0800cf88 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b088      	sub	sp, #32
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	607a      	str	r2, [r7, #4]
 800cf94:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800cf96:	2300      	movs	r3, #0
 800cf98:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800cf9a:	2330      	movs	r3, #48	; 0x30
 800cf9c:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800cfa2:	68b8      	ldr	r0, [r7, #8]
 800cfa4:	f7ff fede 	bl	800cd64 <remainingLengthEncodedSize>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	3303      	adds	r3, #3
 800cfac:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	2b01      	cmp	r3, #1
 800cfb4:	d104      	bne.n	800cfc0 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800cfb6:	7ffb      	ldrb	r3, [r7, #31]
 800cfb8:	f043 0302 	orr.w	r3, r3, #2
 800cfbc:	77fb      	strb	r3, [r7, #31]
 800cfbe:	e007      	b.n	800cfd0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b02      	cmp	r3, #2
 800cfc6:	d103      	bne.n	800cfd0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800cfc8:	7ffb      	ldrb	r3, [r7, #31]
 800cfca:	f043 0304 	orr.w	r3, r3, #4
 800cfce:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	785b      	ldrb	r3, [r3, #1]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d003      	beq.n	800cfe0 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800cfd8:	7ffb      	ldrb	r3, [r7, #31]
 800cfda:	f043 0301 	orr.w	r3, r3, #1
 800cfde:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	789b      	ldrb	r3, [r3, #2]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d003      	beq.n	800cff0 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800cfe8:	7ffb      	ldrb	r3, [r7, #31]
 800cfea:	f043 0308 	orr.w	r3, r3, #8
 800cfee:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800cff0:	69bb      	ldr	r3, [r7, #24]
 800cff2:	7ffa      	ldrb	r2, [r7, #31]
 800cff4:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800cff6:	69bb      	ldr	r3, [r7, #24]
 800cff8:	3301      	adds	r3, #1
 800cffa:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800cffc:	68b9      	ldr	r1, [r7, #8]
 800cffe:	69b8      	ldr	r0, [r7, #24]
 800d000:	f7ff fed2 	bl	800cda8 <encodeRemainingLength>
 800d004:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	891b      	ldrh	r3, [r3, #8]
 800d00a:	0a1b      	lsrs	r3, r3, #8
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	b2da      	uxtb	r2, r3
 800d010:	69bb      	ldr	r3, [r7, #24]
 800d012:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800d014:	69bb      	ldr	r3, [r7, #24]
 800d016:	3301      	adds	r3, #1
 800d018:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	891b      	ldrh	r3, [r3, #8]
 800d01e:	b2da      	uxtb	r2, r3
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	3301      	adds	r3, #1
 800d028:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	697a      	ldr	r2, [r7, #20]
 800d02e:	601a      	str	r2, [r3, #0]

    return status;
 800d030:	7fbb      	ldrb	r3, [r7, #30]
}
 800d032:	4618      	mov	r0, r3
 800d034:	3720      	adds	r7, #32
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}

0800d03a <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b088      	sub	sp, #32
 800d03e:	af00      	add	r7, sp, #0
 800d040:	6078      	str	r0, [r7, #4]
 800d042:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800d044:	2300      	movs	r3, #0
 800d046:	61fb      	str	r3, [r7, #28]
 800d048:	2301      	movs	r3, #1
 800d04a:	61bb      	str	r3, [r7, #24]
 800d04c:	2300      	movs	r3, #0
 800d04e:	617b      	str	r3, [r7, #20]
 800d050:	2300      	movs	r3, #0
 800d052:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800d054:	2300      	movs	r3, #0
 800d056:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800d058:	2300      	movs	r3, #0
 800d05a:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d05c:	69bb      	ldr	r3, [r7, #24]
 800d05e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d062:	d903      	bls.n	800d06c <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d064:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d068:	61fb      	str	r3, [r7, #28]
 800d06a:	e01c      	b.n	800d0a6 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800d06c:	f107 010b 	add.w	r1, r7, #11
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2201      	movs	r2, #1
 800d074:	6838      	ldr	r0, [r7, #0]
 800d076:	4798      	blx	r3
 800d078:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d10f      	bne.n	800d0a0 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d080:	7afb      	ldrb	r3, [r7, #11]
 800d082:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d086:	69ba      	ldr	r2, [r7, #24]
 800d088:	fb02 f303 	mul.w	r3, r2, r3
 800d08c:	69fa      	ldr	r2, [r7, #28]
 800d08e:	4413      	add	r3, r2
 800d090:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800d092:	69bb      	ldr	r3, [r7, #24]
 800d094:	01db      	lsls	r3, r3, #7
 800d096:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800d098:	697b      	ldr	r3, [r7, #20]
 800d09a:	3301      	adds	r3, #1
 800d09c:	617b      	str	r3, [r7, #20]
 800d09e:	e002      	b.n	800d0a6 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d0a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d0a4:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d0ac:	d004      	beq.n	800d0b8 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d0ae:	7afb      	ldrb	r3, [r7, #11]
 800d0b0:	b25b      	sxtb	r3, r3
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	dbd2      	blt.n	800d05c <getRemainingLength+0x22>
 800d0b6:	e000      	b.n	800d0ba <getRemainingLength+0x80>
            break;
 800d0b8:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800d0ba:	69fb      	ldr	r3, [r7, #28]
 800d0bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d0c0:	d00a      	beq.n	800d0d8 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d0c2:	69f8      	ldr	r0, [r7, #28]
 800d0c4:	f7ff fe4e 	bl	800cd64 <remainingLengthEncodedSize>
 800d0c8:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800d0ca:	697a      	ldr	r2, [r7, #20]
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d002      	beq.n	800d0d8 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d0d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d0d6:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800d0d8:	69fb      	ldr	r3, [r7, #28]
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3720      	adds	r7, #32
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}

0800d0e2 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800d0e2:	b580      	push	{r7, lr}
 800d0e4:	b08a      	sub	sp, #40	; 0x28
 800d0e6:	af00      	add	r7, sp, #0
 800d0e8:	60f8      	str	r0, [r7, #12]
 800d0ea:	60b9      	str	r1, [r7, #8]
 800d0ec:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	627b      	str	r3, [r7, #36]	; 0x24
    size_t multiplier = 1;
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800d0fe:	2300      	movs	r3, #0
 800d100:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800d102:	2300      	movs	r3, #0
 800d104:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d106:	6a3b      	ldr	r3, [r7, #32]
 800d108:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d10c:	d905      	bls.n	800d11a <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d10e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d112:	627b      	str	r3, [r7, #36]	; 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800d114:	2305      	movs	r3, #5
 800d116:	76bb      	strb	r3, [r7, #26]
 800d118:	e01d      	b.n	800d156 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	3301      	adds	r3, #1
 800d122:	429a      	cmp	r2, r3
 800d124:	d915      	bls.n	800d152 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800d126:	69fb      	ldr	r3, [r7, #28]
 800d128:	3301      	adds	r3, #1
 800d12a:	68fa      	ldr	r2, [r7, #12]
 800d12c:	4413      	add	r3, r2
 800d12e:	781b      	ldrb	r3, [r3, #0]
 800d130:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d132:	7efb      	ldrb	r3, [r7, #27]
 800d134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d138:	6a3a      	ldr	r2, [r7, #32]
 800d13a:	fb02 f303 	mul.w	r3, r2, r3
 800d13e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d140:	4413      	add	r3, r2
 800d142:	627b      	str	r3, [r7, #36]	; 0x24
                multiplier *= 128U;
 800d144:	6a3b      	ldr	r3, [r7, #32]
 800d146:	01db      	lsls	r3, r3, #7
 800d148:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800d14a:	69fb      	ldr	r3, [r7, #28]
 800d14c:	3301      	adds	r3, #1
 800d14e:	61fb      	str	r3, [r7, #28]
 800d150:	e001      	b.n	800d156 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800d152:	230b      	movs	r3, #11
 800d154:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800d156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d158:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d15c:	d006      	beq.n	800d16c <processRemainingLength+0x8a>
 800d15e:	7ebb      	ldrb	r3, [r7, #26]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d103      	bne.n	800d16c <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d164:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	dbcc      	blt.n	800d106 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800d16c:	7ebb      	ldrb	r3, [r7, #26]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d111      	bne.n	800d196 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d172:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d174:	f7ff fdf6 	bl	800cd64 <remainingLengthEncodedSize>
 800d178:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800d17a:	69fa      	ldr	r2, [r7, #28]
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d002      	beq.n	800d188 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800d182:	2305      	movs	r3, #5
 800d184:	76bb      	strb	r3, [r7, #26]
 800d186:	e006      	b.n	800d196 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d18c:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800d18e:	69fb      	ldr	r3, [r7, #28]
 800d190:	1c5a      	adds	r2, r3, #1
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800d196:	7ebb      	ldrb	r3, [r7, #26]
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3728      	adds	r7, #40	; 0x28
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}

0800d1a0 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b085      	sub	sp, #20
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800d1ae:	79fb      	ldrb	r3, [r7, #7]
 800d1b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d1b4:	2bd0      	cmp	r3, #208	; 0xd0
 800d1b6:	d01d      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1b8:	2bd0      	cmp	r3, #208	; 0xd0
 800d1ba:	d826      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1bc:	2bb0      	cmp	r3, #176	; 0xb0
 800d1be:	d019      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1c0:	2bb0      	cmp	r3, #176	; 0xb0
 800d1c2:	d822      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1c4:	2b90      	cmp	r3, #144	; 0x90
 800d1c6:	d015      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1c8:	2b90      	cmp	r3, #144	; 0x90
 800d1ca:	d81e      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1cc:	2b70      	cmp	r3, #112	; 0x70
 800d1ce:	d011      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1d0:	2b70      	cmp	r3, #112	; 0x70
 800d1d2:	d81a      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1d4:	2b60      	cmp	r3, #96	; 0x60
 800d1d6:	d010      	beq.n	800d1fa <incomingPacketValid+0x5a>
 800d1d8:	2b60      	cmp	r3, #96	; 0x60
 800d1da:	d816      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1dc:	2b50      	cmp	r3, #80	; 0x50
 800d1de:	d009      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1e0:	2b50      	cmp	r3, #80	; 0x50
 800d1e2:	d812      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1e4:	2b40      	cmp	r3, #64	; 0x40
 800d1e6:	d005      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1e8:	2b40      	cmp	r3, #64	; 0x40
 800d1ea:	d80e      	bhi.n	800d20a <incomingPacketValid+0x6a>
 800d1ec:	2b20      	cmp	r3, #32
 800d1ee:	d001      	beq.n	800d1f4 <incomingPacketValid+0x54>
 800d1f0:	2b30      	cmp	r3, #48	; 0x30
 800d1f2:	d10a      	bne.n	800d20a <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	73fb      	strb	r3, [r7, #15]
            break;
 800d1f8:	e00a      	b.n	800d210 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800d1fa:	79fb      	ldrb	r3, [r7, #7]
 800d1fc:	f003 0302 	and.w	r3, r3, #2
 800d200:	2b00      	cmp	r3, #0
 800d202:	d004      	beq.n	800d20e <incomingPacketValid+0x6e>
            {
                status = true;
 800d204:	2301      	movs	r3, #1
 800d206:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d208:	e001      	b.n	800d20e <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800d20a:	bf00      	nop
 800d20c:	e000      	b.n	800d210 <incomingPacketValid+0x70>
            break;
 800d20e:	bf00      	nop
    }

    return status;
 800d210:	7bfb      	ldrb	r3, [r7, #15]
}
 800d212:	4618      	mov	r0, r3
 800d214:	3714      	adds	r7, #20
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr

0800d21e <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800d21e:	b480      	push	{r7}
 800d220:	b087      	sub	sp, #28
 800d222:	af00      	add	r7, sp, #0
 800d224:	60f8      	str	r0, [r7, #12]
 800d226:	460b      	mov	r3, r1
 800d228:	607a      	str	r2, [r7, #4]
 800d22a:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800d22c:	2300      	movs	r3, #0
 800d22e:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800d230:	7afb      	ldrb	r3, [r7, #11]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d106      	bne.n	800d244 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800d236:	68fa      	ldr	r2, [r7, #12]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d209      	bcs.n	800d252 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800d23e:	2305      	movs	r3, #5
 800d240:	75fb      	strb	r3, [r7, #23]
 800d242:	e006      	b.n	800d252 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	3302      	adds	r3, #2
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d201      	bcs.n	800d252 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800d24e:	2305      	movs	r3, #5
 800d250:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d252:	7dfb      	ldrb	r3, [r7, #23]
}
 800d254:	4618      	mov	r0, r3
 800d256:	371c      	adds	r7, #28
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr

0800d260 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	4603      	mov	r3, r0
 800d268:	6039      	str	r1, [r7, #0]
 800d26a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800d26c:	2300      	movs	r3, #0
 800d26e:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d106      	bne.n	800d284 <processPublishFlags+0x24>
 800d276:	4b20      	ldr	r3, [pc, #128]	; (800d2f8 <processPublishFlags+0x98>)
 800d278:	4a20      	ldr	r2, [pc, #128]	; (800d2fc <processPublishFlags+0x9c>)
 800d27a:	f240 31ef 	movw	r1, #1007	; 0x3ef
 800d27e:	4820      	ldr	r0, [pc, #128]	; (800d300 <processPublishFlags+0xa0>)
 800d280:	f005 f96c 	bl	801255c <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800d284:	79fb      	ldrb	r3, [r7, #7]
 800d286:	f003 0304 	and.w	r3, r3, #4
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d00b      	beq.n	800d2a6 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d28e:	79fb      	ldrb	r3, [r7, #7]
 800d290:	f003 0302 	and.w	r3, r3, #2
 800d294:	2b00      	cmp	r3, #0
 800d296:	d002      	beq.n	800d29e <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800d298:	2305      	movs	r3, #5
 800d29a:	73fb      	strb	r3, [r7, #15]
 800d29c:	e00f      	b.n	800d2be <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	2202      	movs	r2, #2
 800d2a2:	701a      	strb	r2, [r3, #0]
 800d2a4:	e00b      	b.n	800d2be <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d2a6:	79fb      	ldrb	r3, [r7, #7]
 800d2a8:	f003 0302 	and.w	r3, r3, #2
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d003      	beq.n	800d2b8 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	2201      	movs	r2, #1
 800d2b4:	701a      	strb	r2, [r3, #0]
 800d2b6:	e002      	b.n	800d2be <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d2be:	7bfb      	ldrb	r3, [r7, #15]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d113      	bne.n	800d2ec <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800d2c4:	79fb      	ldrb	r3, [r7, #7]
 800d2c6:	f003 0301 	and.w	r3, r3, #1
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	bf14      	ite	ne
 800d2ce:	2301      	movne	r3, #1
 800d2d0:	2300      	moveq	r3, #0
 800d2d2:	b2da      	uxtb	r2, r3
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800d2d8:	79fb      	ldrb	r3, [r7, #7]
 800d2da:	f003 0308 	and.w	r3, r3, #8
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	bf14      	ite	ne
 800d2e2:	2301      	movne	r3, #1
 800d2e4:	2300      	moveq	r3, #0
 800d2e6:	b2da      	uxtb	r2, r3
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800d2ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3710      	adds	r7, #16
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	08015018 	.word	0x08015018
 800d2fc:	08015858 	.word	0x08015858
 800d300:	08014fe4 	.word	0x08014fe4

0800d304 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800d304:	b5b0      	push	{r4, r5, r7, lr}
 800d306:	b088      	sub	sp, #32
 800d308:	af00      	add	r7, sp, #0
 800d30a:	4603      	mov	r3, r0
 800d30c:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800d30e:	4b0c      	ldr	r3, [pc, #48]	; (800d340 <logConnackResponse+0x3c>)
 800d310:	f107 0408 	add.w	r4, r7, #8
 800d314:	461d      	mov	r5, r3
 800d316:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d31a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d31e:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800d322:	79fb      	ldrb	r3, [r7, #7]
 800d324:	2b05      	cmp	r3, #5
 800d326:	d906      	bls.n	800d336 <logConnackResponse+0x32>
 800d328:	4b06      	ldr	r3, [pc, #24]	; (800d344 <logConnackResponse+0x40>)
 800d32a:	4a07      	ldr	r2, [pc, #28]	; (800d348 <logConnackResponse+0x44>)
 800d32c:	f240 412f 	movw	r1, #1071	; 0x42f
 800d330:	4806      	ldr	r0, [pc, #24]	; (800d34c <logConnackResponse+0x48>)
 800d332:	f005 f913 	bl	801255c <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800d336:	bf00      	nop
 800d338:	3720      	adds	r7, #32
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bdb0      	pop	{r4, r5, r7, pc}
 800d33e:	bf00      	nop
 800d340:	08015178 	.word	0x08015178
 800d344:	08015164 	.word	0x08015164
 800d348:	0801586c 	.word	0x0801586c
 800d34c:	08014fe4 	.word	0x08014fe4

0800d350 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b084      	sub	sp, #16
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
 800d358:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d35a:	2300      	movs	r3, #0
 800d35c:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800d35e:	2300      	movs	r3, #0
 800d360:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d106      	bne.n	800d376 <deserializeConnack+0x26>
 800d368:	4b2a      	ldr	r3, [pc, #168]	; (800d414 <deserializeConnack+0xc4>)
 800d36a:	4a2b      	ldr	r2, [pc, #172]	; (800d418 <deserializeConnack+0xc8>)
 800d36c:	f240 4145 	movw	r1, #1093	; 0x445
 800d370:	482a      	ldr	r0, [pc, #168]	; (800d41c <deserializeConnack+0xcc>)
 800d372:	f005 f8f3 	bl	801255c <__assert_func>
    assert( pSessionPresent != NULL );
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d106      	bne.n	800d38a <deserializeConnack+0x3a>
 800d37c:	4b28      	ldr	r3, [pc, #160]	; (800d420 <deserializeConnack+0xd0>)
 800d37e:	4a26      	ldr	r2, [pc, #152]	; (800d418 <deserializeConnack+0xc8>)
 800d380:	f240 4146 	movw	r1, #1094	; 0x446
 800d384:	4825      	ldr	r0, [pc, #148]	; (800d41c <deserializeConnack+0xcc>)
 800d386:	f005 f8e9 	bl	801255c <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	685b      	ldr	r3, [r3, #4]
 800d38e:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	689b      	ldr	r3, [r3, #8]
 800d394:	2b02      	cmp	r3, #2
 800d396:	d002      	beq.n	800d39e <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d398:	2305      	movs	r3, #5
 800d39a:	73fb      	strb	r3, [r7, #15]
 800d39c:	e01d      	b.n	800d3da <deserializeConnack+0x8a>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	f043 0301 	orr.w	r3, r3, #1
 800d3a6:	b2db      	uxtb	r3, r3
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d002      	beq.n	800d3b2 <deserializeConnack+0x62>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800d3ac:	2305      	movs	r3, #5
 800d3ae:	73fb      	strb	r3, [r7, #15]
 800d3b0:	e013      	b.n	800d3da <deserializeConnack+0x8a>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	f003 0301 	and.w	r3, r3, #1
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d00a      	beq.n	800d3d4 <deserializeConnack+0x84>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	3301      	adds	r3, #1
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d005      	beq.n	800d3da <deserializeConnack+0x8a>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800d3ce:	2305      	movs	r3, #5
 800d3d0:	73fb      	strb	r3, [r7, #15]
 800d3d2:	e002      	b.n	800d3da <deserializeConnack+0x8a>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800d3da:	7bfb      	ldrb	r3, [r7, #15]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d114      	bne.n	800d40a <deserializeConnack+0xba>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	3301      	adds	r3, #1
 800d3e4:	781b      	ldrb	r3, [r3, #0]
 800d3e6:	2b05      	cmp	r3, #5
 800d3e8:	d902      	bls.n	800d3f0 <deserializeConnack+0xa0>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800d3ea:	2305      	movs	r3, #5
 800d3ec:	73fb      	strb	r3, [r7, #15]
 800d3ee:	e00c      	b.n	800d40a <deserializeConnack+0xba>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	781b      	ldrb	r3, [r3, #0]
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7ff ff84 	bl	800d304 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	3301      	adds	r3, #1
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d001      	beq.n	800d40a <deserializeConnack+0xba>
            {
                status = MQTTServerRefused;
 800d406:	2306      	movs	r3, #6
 800d408:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800d40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}
 800d414:	08015190 	.word	0x08015190
 800d418:	08015880 	.word	0x08015880
 800d41c:	08014fe4 	.word	0x08014fe4
 800d420:	080151a4 	.word	0x080151a4

0800d424 <calculateSubscriptionPacketSize>:
static MQTTStatus_t calculateSubscriptionPacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                                     size_t subscriptionCount,
                                                     size_t * pRemainingLength,
                                                     size_t * pPacketSize,
                                                     MQTTSubscriptionType_t subscriptionType )
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b088      	sub	sp, #32
 800d428:	af00      	add	r7, sp, #0
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	607a      	str	r2, [r7, #4]
 800d430:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d432:	2300      	movs	r3, #0
 800d434:	77fb      	strb	r3, [r7, #31]
    size_t i = 0, packetSize = 0;
 800d436:	2300      	movs	r3, #0
 800d438:	61bb      	str	r3, [r7, #24]
 800d43a:	2300      	movs	r3, #0
 800d43c:	617b      	str	r3, [r7, #20]

    assert( pSubscriptionList != NULL );
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d106      	bne.n	800d452 <calculateSubscriptionPacketSize+0x2e>
 800d444:	4b3d      	ldr	r3, [pc, #244]	; (800d53c <calculateSubscriptionPacketSize+0x118>)
 800d446:	4a3e      	ldr	r2, [pc, #248]	; (800d540 <calculateSubscriptionPacketSize+0x11c>)
 800d448:	f240 419b 	movw	r1, #1179	; 0x49b
 800d44c:	483d      	ldr	r0, [pc, #244]	; (800d544 <calculateSubscriptionPacketSize+0x120>)
 800d44e:	f005 f885 	bl	801255c <__assert_func>
    assert( subscriptionCount != 0U );
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d106      	bne.n	800d466 <calculateSubscriptionPacketSize+0x42>
 800d458:	4b3b      	ldr	r3, [pc, #236]	; (800d548 <calculateSubscriptionPacketSize+0x124>)
 800d45a:	4a39      	ldr	r2, [pc, #228]	; (800d540 <calculateSubscriptionPacketSize+0x11c>)
 800d45c:	f240 419c 	movw	r1, #1180	; 0x49c
 800d460:	4838      	ldr	r0, [pc, #224]	; (800d544 <calculateSubscriptionPacketSize+0x120>)
 800d462:	f005 f87b 	bl	801255c <__assert_func>
    assert( pRemainingLength != NULL );
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d106      	bne.n	800d47a <calculateSubscriptionPacketSize+0x56>
 800d46c:	4b37      	ldr	r3, [pc, #220]	; (800d54c <calculateSubscriptionPacketSize+0x128>)
 800d46e:	4a34      	ldr	r2, [pc, #208]	; (800d540 <calculateSubscriptionPacketSize+0x11c>)
 800d470:	f240 419d 	movw	r1, #1181	; 0x49d
 800d474:	4833      	ldr	r0, [pc, #204]	; (800d544 <calculateSubscriptionPacketSize+0x120>)
 800d476:	f005 f871 	bl	801255c <__assert_func>
    assert( pPacketSize != NULL );
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d106      	bne.n	800d48e <calculateSubscriptionPacketSize+0x6a>
 800d480:	4b33      	ldr	r3, [pc, #204]	; (800d550 <calculateSubscriptionPacketSize+0x12c>)
 800d482:	4a2f      	ldr	r2, [pc, #188]	; (800d540 <calculateSubscriptionPacketSize+0x11c>)
 800d484:	f240 419e 	movw	r1, #1182	; 0x49e
 800d488:	482e      	ldr	r0, [pc, #184]	; (800d544 <calculateSubscriptionPacketSize+0x120>)
 800d48a:	f005 f867 	bl	801255c <__assert_func>

    /* The variable header of a subscription packet consists of a 2-byte packet
     * identifier. */
    packetSize += sizeof( uint16_t );
 800d48e:	697b      	ldr	r3, [r7, #20]
 800d490:	3302      	adds	r3, #2
 800d492:	617b      	str	r3, [r7, #20]

    /* Sum the lengths of all subscription topic filters; add 1 byte for each
     * subscription's QoS if type is MQTT_SUBSCRIBE. */
    for( i = 0; i < subscriptionCount; i++ )
 800d494:	2300      	movs	r3, #0
 800d496:	61bb      	str	r3, [r7, #24]
 800d498:	e02f      	b.n	800d4fa <calculateSubscriptionPacketSize+0xd6>
    {
        /* Add the length of the topic filter. MQTT strings are prepended
         * with 2 byte string length field. Hence 2 bytes are added to size. */
        packetSize += pSubscriptionList[ i ].topicFilterLength + sizeof( uint16_t );
 800d49a:	69ba      	ldr	r2, [r7, #24]
 800d49c:	4613      	mov	r3, r2
 800d49e:	005b      	lsls	r3, r3, #1
 800d4a0:	4413      	add	r3, r2
 800d4a2:	009b      	lsls	r3, r3, #2
 800d4a4:	461a      	mov	r2, r3
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	4413      	add	r3, r2
 800d4aa:	891b      	ldrh	r3, [r3, #8]
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	4413      	add	r3, r2
 800d4b2:	3302      	adds	r3, #2
 800d4b4:	617b      	str	r3, [r7, #20]

        /* Only SUBSCRIBE packets include the QoS. */
        if( subscriptionType == MQTT_SUBSCRIBE )
 800d4b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d102      	bne.n	800d4c4 <calculateSubscriptionPacketSize+0xa0>
        {
            packetSize += 1U;
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	3301      	adds	r3, #1
 800d4c2:	617b      	str	r3, [r7, #20]
        }

        /* Validate each topic filter. */
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800d4c4:	69ba      	ldr	r2, [r7, #24]
 800d4c6:	4613      	mov	r3, r2
 800d4c8:	005b      	lsls	r3, r3, #1
 800d4ca:	4413      	add	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	4413      	add	r3, r2
 800d4d4:	891b      	ldrh	r3, [r3, #8]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d00a      	beq.n	800d4f0 <calculateSubscriptionPacketSize+0xcc>
            ( pSubscriptionList[ i ].pTopicFilter == NULL ) )
 800d4da:	69ba      	ldr	r2, [r7, #24]
 800d4dc:	4613      	mov	r3, r2
 800d4de:	005b      	lsls	r3, r3, #1
 800d4e0:	4413      	add	r3, r2
 800d4e2:	009b      	lsls	r3, r3, #2
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	4413      	add	r3, r2
 800d4ea:	685b      	ldr	r3, [r3, #4]
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d101      	bne.n	800d4f4 <calculateSubscriptionPacketSize+0xd0>
        {
            status = MQTTBadParameter;
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	77fb      	strb	r3, [r7, #31]
    for( i = 0; i < subscriptionCount; i++ )
 800d4f4:	69bb      	ldr	r3, [r7, #24]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	61bb      	str	r3, [r7, #24]
 800d4fa:	69ba      	ldr	r2, [r7, #24]
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d3cb      	bcc.n	800d49a <calculateSubscriptionPacketSize+0x76>
    }

    /* At this point, the "Remaining length" has been calculated. Return error
     * if the "Remaining length" exceeds what is allowed by MQTT 3.1.1. Otherwise,
     * set the output parameter.*/
    if( packetSize > MQTT_MAX_REMAINING_LENGTH )
 800d502:	697b      	ldr	r3, [r7, #20]
 800d504:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d508:	d301      	bcc.n	800d50e <calculateSubscriptionPacketSize+0xea>
    {
        LogError( ( "Subscription packet length of %lu exceeds"
                    "the MQTT 3.1.1 maximum packet length of %lu.",
                    ( unsigned long ) packetSize,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = MQTTBadParameter;
 800d50a:	2301      	movs	r3, #1
 800d50c:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d50e:	7ffb      	ldrb	r3, [r7, #31]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d10d      	bne.n	800d530 <calculateSubscriptionPacketSize+0x10c>
    {
        *pRemainingLength = packetSize;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	697a      	ldr	r2, [r7, #20]
 800d518:	601a      	str	r2, [r3, #0]

        /* Calculate the full size of the subscription packet by adding
         * number of bytes required to encode the "Remaining length" field
         * plus 1 byte for the "Packet type" field. */
        packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800d51a:	6978      	ldr	r0, [r7, #20]
 800d51c:	f7ff fc22 	bl	800cd64 <remainingLengthEncodedSize>
 800d520:	4603      	mov	r3, r0
 800d522:	3301      	adds	r3, #1
 800d524:	697a      	ldr	r2, [r7, #20]
 800d526:	4413      	add	r3, r2
 800d528:	617b      	str	r3, [r7, #20]

        /*Set the pPacketSize output parameter. */
        *pPacketSize = packetSize;
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	697a      	ldr	r2, [r7, #20]
 800d52e:	601a      	str	r2, [r3, #0]

    LogDebug( ( "Subscription packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );

    return status;
 800d530:	7ffb      	ldrb	r3, [r7, #31]
}
 800d532:	4618      	mov	r0, r3
 800d534:	3720      	adds	r7, #32
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}
 800d53a:	bf00      	nop
 800d53c:	080151bc 	.word	0x080151bc
 800d540:	08015894 	.word	0x08015894
 800d544:	08014fe4 	.word	0x08014fe4
 800d548:	080151d8 	.word	0x080151d8
 800d54c:	08015030 	.word	0x08015030
 800d550:	0801504c 	.word	0x0801504c

0800d554 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b086      	sub	sp, #24
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d55e:	2300      	movs	r3, #0
 800d560:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800d562:	2300      	movs	r3, #0
 800d564:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800d566:	2300      	movs	r3, #0
 800d568:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d106      	bne.n	800d57e <readSubackStatus+0x2a>
 800d570:	4b17      	ldr	r3, [pc, #92]	; (800d5d0 <readSubackStatus+0x7c>)
 800d572:	4a18      	ldr	r2, [pc, #96]	; (800d5d4 <readSubackStatus+0x80>)
 800d574:	f240 41e7 	movw	r1, #1255	; 0x4e7
 800d578:	4817      	ldr	r0, [pc, #92]	; (800d5d8 <readSubackStatus+0x84>)
 800d57a:	f004 ffef 	bl	801255c <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800d57e:	2300      	movs	r3, #0
 800d580:	613b      	str	r3, [r7, #16]
 800d582:	e019      	b.n	800d5b8 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800d584:	683a      	ldr	r2, [r7, #0]
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	4413      	add	r3, r2
 800d58a:	781b      	ldrb	r3, [r3, #0]
 800d58c:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800d58e:	7bfb      	ldrb	r3, [r7, #15]
 800d590:	2b02      	cmp	r3, #2
 800d592:	dc02      	bgt.n	800d59a <readSubackStatus+0x46>
 800d594:	2b00      	cmp	r3, #0
 800d596:	da08      	bge.n	800d5aa <readSubackStatus+0x56>
 800d598:	e004      	b.n	800d5a4 <readSubackStatus+0x50>
 800d59a:	2b80      	cmp	r3, #128	; 0x80
 800d59c:	d102      	bne.n	800d5a4 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800d59e:	2306      	movs	r3, #6
 800d5a0:	75fb      	strb	r3, [r7, #23]

                break;
 800d5a2:	e003      	b.n	800d5ac <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800d5a4:	2305      	movs	r3, #5
 800d5a6:	75fb      	strb	r3, [r7, #23]

                break;
 800d5a8:	e000      	b.n	800d5ac <readSubackStatus+0x58>
                break;
 800d5aa:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800d5ac:	7dfb      	ldrb	r3, [r7, #23]
 800d5ae:	2b05      	cmp	r3, #5
 800d5b0:	d007      	beq.n	800d5c2 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	613b      	str	r3, [r7, #16]
 800d5b8:	693a      	ldr	r2, [r7, #16]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d3e1      	bcc.n	800d584 <readSubackStatus+0x30>
 800d5c0:	e000      	b.n	800d5c4 <readSubackStatus+0x70>
        {
            break;
 800d5c2:	bf00      	nop
        }
    }

    return status;
 800d5c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3718      	adds	r7, #24
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	bf00      	nop
 800d5d0:	080151f0 	.word	0x080151f0
 800d5d4:	080158b4 	.word	0x080158b4
 800d5d8:	08014fe4 	.word	0x08014fe4

0800d5dc <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b086      	sub	sp, #24
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d106      	bne.n	800d602 <deserializeSuback+0x26>
 800d5f4:	4b1f      	ldr	r3, [pc, #124]	; (800d674 <deserializeSuback+0x98>)
 800d5f6:	4a20      	ldr	r2, [pc, #128]	; (800d678 <deserializeSuback+0x9c>)
 800d5f8:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800d5fc:	481f      	ldr	r0, [pc, #124]	; (800d67c <deserializeSuback+0xa0>)
 800d5fe:	f004 ffad 	bl	801255c <__assert_func>
    assert( pPacketIdentifier != NULL );
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d106      	bne.n	800d616 <deserializeSuback+0x3a>
 800d608:	4b1d      	ldr	r3, [pc, #116]	; (800d680 <deserializeSuback+0xa4>)
 800d60a:	4a1b      	ldr	r2, [pc, #108]	; (800d678 <deserializeSuback+0x9c>)
 800d60c:	f240 5121 	movw	r1, #1313	; 0x521
 800d610:	481a      	ldr	r0, [pc, #104]	; (800d67c <deserializeSuback+0xa0>)
 800d612:	f004 ffa3 	bl	801255c <__assert_func>

    remainingLength = pSuback->remainingLength;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	685b      	ldr	r3, [r3, #4]
 800d620:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	2b02      	cmp	r3, #2
 800d626:	d802      	bhi.n	800d62e <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800d628:	2305      	movs	r3, #5
 800d62a:	75fb      	strb	r3, [r7, #23]
 800d62c:	e01d      	b.n	800d66a <deserializeSuback+0x8e>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	021b      	lsls	r3, r3, #8
 800d634:	b21a      	sxth	r2, r3
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	3301      	adds	r3, #1
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	b21b      	sxth	r3, r3
 800d63e:	4313      	orrs	r3, r2
 800d640:	b21b      	sxth	r3, r3
 800d642:	b29a      	uxth	r2, r3
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	881b      	ldrh	r3, [r3, #0]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d102      	bne.n	800d656 <deserializeSuback+0x7a>
        {
            status = MQTTBadResponse;
 800d650:	2305      	movs	r3, #5
 800d652:	75fb      	strb	r3, [r7, #23]
 800d654:	e009      	b.n	800d66a <deserializeSuback+0x8e>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	1e9a      	subs	r2, r3, #2
 800d65a:	693b      	ldr	r3, [r7, #16]
 800d65c:	3302      	adds	r3, #2
 800d65e:	4619      	mov	r1, r3
 800d660:	4610      	mov	r0, r2
 800d662:	f7ff ff77 	bl	800d554 <readSubackStatus>
 800d666:	4603      	mov	r3, r0
 800d668:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800d66a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3718      	adds	r7, #24
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	08015208 	.word	0x08015208
 800d678:	080158c8 	.word	0x080158c8
 800d67c:	08014fe4 	.word	0x08014fe4
 800d680:	08015218 	.word	0x08015218

0800d684 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b088      	sub	sp, #32
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d690:	2300      	movs	r3, #0
 800d692:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800d694:	2300      	movs	r3, #0
 800d696:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d106      	bne.n	800d6ac <deserializePublish+0x28>
 800d69e:	4b53      	ldr	r3, [pc, #332]	; (800d7ec <deserializePublish+0x168>)
 800d6a0:	4a53      	ldr	r2, [pc, #332]	; (800d7f0 <deserializePublish+0x16c>)
 800d6a2:	f240 5185 	movw	r1, #1413	; 0x585
 800d6a6:	4853      	ldr	r0, [pc, #332]	; (800d7f4 <deserializePublish+0x170>)
 800d6a8:	f004 ff58 	bl	801255c <__assert_func>
    assert( pPacketId != NULL );
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d106      	bne.n	800d6c0 <deserializePublish+0x3c>
 800d6b2:	4b51      	ldr	r3, [pc, #324]	; (800d7f8 <deserializePublish+0x174>)
 800d6b4:	4a4e      	ldr	r2, [pc, #312]	; (800d7f0 <deserializePublish+0x16c>)
 800d6b6:	f240 5186 	movw	r1, #1414	; 0x586
 800d6ba:	484e      	ldr	r0, [pc, #312]	; (800d7f4 <deserializePublish+0x170>)
 800d6bc:	f004 ff4e 	bl	801255c <__assert_func>
    assert( pPublishInfo != NULL );
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d106      	bne.n	800d6d4 <deserializePublish+0x50>
 800d6c6:	4b4d      	ldr	r3, [pc, #308]	; (800d7fc <deserializePublish+0x178>)
 800d6c8:	4a49      	ldr	r2, [pc, #292]	; (800d7f0 <deserializePublish+0x16c>)
 800d6ca:	f240 5187 	movw	r1, #1415	; 0x587
 800d6ce:	4849      	ldr	r0, [pc, #292]	; (800d7f4 <deserializePublish+0x170>)
 800d6d0:	f004 ff44 	bl	801255c <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	685b      	ldr	r3, [r3, #4]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d106      	bne.n	800d6ea <deserializePublish+0x66>
 800d6dc:	4b48      	ldr	r3, [pc, #288]	; (800d800 <deserializePublish+0x17c>)
 800d6de:	4a44      	ldr	r2, [pc, #272]	; (800d7f0 <deserializePublish+0x16c>)
 800d6e0:	f44f 61b1 	mov.w	r1, #1416	; 0x588
 800d6e4:	4843      	ldr	r0, [pc, #268]	; (800d7f4 <deserializePublish+0x170>)
 800d6e6:	f004 ff39 	bl	801255c <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	781b      	ldrb	r3, [r3, #0]
 800d6f4:	f003 030f 	and.w	r3, r3, #15
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	6879      	ldr	r1, [r7, #4]
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f7ff fdaf 	bl	800d260 <processPublishFlags>
 800d702:	4603      	mov	r3, r0
 800d704:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800d706:	7ffb      	ldrb	r3, [r7, #31]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d109      	bne.n	800d720 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6898      	ldr	r0, [r3, #8]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	781b      	ldrb	r3, [r3, #0]
 800d714:	2203      	movs	r2, #3
 800d716:	4619      	mov	r1, r3
 800d718:	f7ff fd81 	bl	800d21e <checkPublishRemainingLength>
 800d71c:	4603      	mov	r3, r0
 800d71e:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800d720:	7ffb      	ldrb	r3, [r7, #31]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d118      	bne.n	800d758 <deserializePublish+0xd4>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	781b      	ldrb	r3, [r3, #0]
 800d72a:	021b      	lsls	r3, r3, #8
 800d72c:	b21a      	sxth	r2, r3
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	3301      	adds	r3, #1
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	b21b      	sxth	r3, r3
 800d736:	4313      	orrs	r3, r2
 800d738:	b21b      	sxth	r3, r3
 800d73a:	b29a      	uxth	r2, r3
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	6898      	ldr	r0, [r3, #8]
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d74c:	3302      	adds	r3, #2
 800d74e:	461a      	mov	r2, r3
 800d750:	f7ff fd65 	bl	800d21e <checkPublishRemainingLength>
 800d754:	4603      	mov	r3, r0
 800d756:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d758:	7ffb      	ldrb	r3, [r7, #31]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d123      	bne.n	800d7a6 <deserializePublish+0x122>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800d75e:	697b      	ldr	r3, [r7, #20]
 800d760:	1c9a      	adds	r2, r3, #2
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	687a      	ldr	r2, [r7, #4]
 800d76c:	8912      	ldrh	r2, [r2, #8]
 800d76e:	4413      	add	r3, r2
 800d770:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d015      	beq.n	800d7a6 <deserializePublish+0x122>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800d77a:	69bb      	ldr	r3, [r7, #24]
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	021b      	lsls	r3, r3, #8
 800d780:	b21a      	sxth	r2, r3
 800d782:	69bb      	ldr	r3, [r7, #24]
 800d784:	3301      	adds	r3, #1
 800d786:	781b      	ldrb	r3, [r3, #0]
 800d788:	b21b      	sxth	r3, r3
 800d78a:	4313      	orrs	r3, r2
 800d78c:	b21b      	sxth	r3, r3
 800d78e:	b29a      	uxth	r2, r3
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800d794:	69bb      	ldr	r3, [r7, #24]
 800d796:	3302      	adds	r3, #2
 800d798:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	881b      	ldrh	r3, [r3, #0]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d101      	bne.n	800d7a6 <deserializePublish+0x122>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800d7a2:	2305      	movs	r3, #5
 800d7a4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800d7a6:	7ffb      	ldrb	r3, [r7, #31]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d119      	bne.n	800d7e0 <deserializePublish+0x15c>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	689b      	ldr	r3, [r3, #8]
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	8912      	ldrh	r2, [r2, #8]
 800d7b4:	1a9b      	subs	r3, r3, r2
 800d7b6:	1e9a      	subs	r2, r3, #2
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d004      	beq.n	800d7ce <deserializePublish+0x14a>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	691b      	ldr	r3, [r3, #16]
 800d7c8:	1e9a      	subs	r2, r3, #2
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	691b      	ldr	r3, [r3, #16]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d001      	beq.n	800d7da <deserializePublish+0x156>
 800d7d6:	69bb      	ldr	r3, [r7, #24]
 800d7d8:	e000      	b.n	800d7dc <deserializePublish+0x158>
 800d7da:	2300      	movs	r3, #0
 800d7dc:	687a      	ldr	r2, [r7, #4]
 800d7de:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800d7e0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3720      	adds	r7, #32
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bd80      	pop	{r7, pc}
 800d7ea:	bf00      	nop
 800d7ec:	08015234 	.word	0x08015234
 800d7f0:	080158dc 	.word	0x080158dc
 800d7f4:	08014fe4 	.word	0x08014fe4
 800d7f8:	0801524c 	.word	0x0801524c
 800d7fc:	08015018 	.word	0x08015018
 800d800:	08015260 	.word	0x08015260

0800d804 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b084      	sub	sp, #16
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d80e:	2300      	movs	r3, #0
 800d810:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d106      	bne.n	800d826 <deserializeSimpleAck+0x22>
 800d818:	4b18      	ldr	r3, [pc, #96]	; (800d87c <deserializeSimpleAck+0x78>)
 800d81a:	4a19      	ldr	r2, [pc, #100]	; (800d880 <deserializeSimpleAck+0x7c>)
 800d81c:	f240 51e1 	movw	r1, #1505	; 0x5e1
 800d820:	4818      	ldr	r0, [pc, #96]	; (800d884 <deserializeSimpleAck+0x80>)
 800d822:	f004 fe9b 	bl	801255c <__assert_func>
    assert( pPacketIdentifier != NULL );
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d106      	bne.n	800d83a <deserializeSimpleAck+0x36>
 800d82c:	4b16      	ldr	r3, [pc, #88]	; (800d888 <deserializeSimpleAck+0x84>)
 800d82e:	4a14      	ldr	r2, [pc, #80]	; (800d880 <deserializeSimpleAck+0x7c>)
 800d830:	f240 51e2 	movw	r1, #1506	; 0x5e2
 800d834:	4813      	ldr	r0, [pc, #76]	; (800d884 <deserializeSimpleAck+0x80>)
 800d836:	f004 fe91 	bl	801255c <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	689b      	ldr	r3, [r3, #8]
 800d83e:	2b02      	cmp	r3, #2
 800d840:	d002      	beq.n	800d848 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d842:	2305      	movs	r3, #5
 800d844:	73fb      	strb	r3, [r7, #15]
 800d846:	e014      	b.n	800d872 <deserializeSimpleAck+0x6e>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	021b      	lsls	r3, r3, #8
 800d850:	b21a      	sxth	r2, r3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	685b      	ldr	r3, [r3, #4]
 800d856:	3301      	adds	r3, #1
 800d858:	781b      	ldrb	r3, [r3, #0]
 800d85a:	b21b      	sxth	r3, r3
 800d85c:	4313      	orrs	r3, r2
 800d85e:	b21b      	sxth	r3, r3
 800d860:	b29a      	uxth	r2, r3
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	881b      	ldrh	r3, [r3, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d101      	bne.n	800d872 <deserializeSimpleAck+0x6e>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800d86e:	2305      	movs	r3, #5
 800d870:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800d872:	7bfb      	ldrb	r3, [r7, #15]
}
 800d874:	4618      	mov	r0, r3
 800d876:	3710      	adds	r7, #16
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}
 800d87c:	08015288 	.word	0x08015288
 800d880:	080158f0 	.word	0x080158f0
 800d884:	08014fe4 	.word	0x08014fe4
 800d888:	08015218 	.word	0x08015218

0800d88c <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d894:	2300      	movs	r3, #0
 800d896:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d106      	bne.n	800d8ac <deserializePingresp+0x20>
 800d89e:	4b09      	ldr	r3, [pc, #36]	; (800d8c4 <deserializePingresp+0x38>)
 800d8a0:	4a09      	ldr	r2, [pc, #36]	; (800d8c8 <deserializePingresp+0x3c>)
 800d8a2:	f240 6105 	movw	r1, #1541	; 0x605
 800d8a6:	4809      	ldr	r0, [pc, #36]	; (800d8cc <deserializePingresp+0x40>)
 800d8a8:	f004 fe58 	bl	801255c <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	689b      	ldr	r3, [r3, #8]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d001      	beq.n	800d8b8 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d8b4:	2305      	movs	r3, #5
 800d8b6:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800d8b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3710      	adds	r7, #16
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}
 800d8c2:	bf00      	nop
 800d8c4:	08015298 	.word	0x08015298
 800d8c8:	08015908 	.word	0x08015908
 800d8cc:	08014fe4 	.word	0x08014fe4

0800d8d0 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	607a      	str	r2, [r7, #4]
 800d8dc:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	2210      	movs	r2, #16
 800d8ea:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800d8f2:	6839      	ldr	r1, [r7, #0]
 800d8f4:	6938      	ldr	r0, [r7, #16]
 800d8f6:	f7ff fa57 	bl	800cda8 <encodeRemainingLength>
 800d8fa:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800d8fc:	2204      	movs	r2, #4
 800d8fe:	492f      	ldr	r1, [pc, #188]	; (800d9bc <MQTT_SerializeConnectFixedHeader+0xec>)
 800d900:	6938      	ldr	r0, [r7, #16]
 800d902:	f7ff fa89 	bl	800ce18 <encodeString>
 800d906:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	2204      	movs	r2, #4
 800d90c:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	3301      	adds	r3, #1
 800d912:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d003      	beq.n	800d924 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800d91c:	7dfb      	ldrb	r3, [r7, #23]
 800d91e:	f043 0302 	orr.w	r3, r3, #2
 800d922:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800d924:	68bb      	ldr	r3, [r7, #8]
 800d926:	68db      	ldr	r3, [r3, #12]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d003      	beq.n	800d934 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800d92c:	7dfb      	ldrb	r3, [r7, #23]
 800d92e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d932:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	695b      	ldr	r3, [r3, #20]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d003      	beq.n	800d944 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800d93c:	7dfb      	ldrb	r3, [r7, #23]
 800d93e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d942:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d01c      	beq.n	800d984 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800d94a:	7dfb      	ldrb	r3, [r7, #23]
 800d94c:	f043 0304 	orr.w	r3, r3, #4
 800d950:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	781b      	ldrb	r3, [r3, #0]
 800d956:	2b01      	cmp	r3, #1
 800d958:	d104      	bne.n	800d964 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800d95a:	7dfb      	ldrb	r3, [r7, #23]
 800d95c:	f043 0308 	orr.w	r3, r3, #8
 800d960:	75fb      	strb	r3, [r7, #23]
 800d962:	e007      	b.n	800d974 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	781b      	ldrb	r3, [r3, #0]
 800d968:	2b02      	cmp	r3, #2
 800d96a:	d103      	bne.n	800d974 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800d96c:	7dfb      	ldrb	r3, [r7, #23]
 800d96e:	f043 0310 	orr.w	r3, r3, #16
 800d972:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	785b      	ldrb	r3, [r3, #1]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d003      	beq.n	800d984 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800d97c:	7dfb      	ldrb	r3, [r7, #23]
 800d97e:	f043 0320 	orr.w	r3, r3, #32
 800d982:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800d984:	693b      	ldr	r3, [r7, #16]
 800d986:	7dfa      	ldrb	r2, [r7, #23]
 800d988:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d98a:	693b      	ldr	r3, [r7, #16]
 800d98c:	3301      	adds	r3, #1
 800d98e:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800d990:	68bb      	ldr	r3, [r7, #8]
 800d992:	885b      	ldrh	r3, [r3, #2]
 800d994:	0a1b      	lsrs	r3, r3, #8
 800d996:	b29b      	uxth	r3, r3
 800d998:	b2da      	uxtb	r2, r3
 800d99a:	693b      	ldr	r3, [r7, #16]
 800d99c:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	885a      	ldrh	r2, [r3, #2]
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	b2d2      	uxtb	r2, r2
 800d9a8:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	3302      	adds	r3, #2
 800d9ae:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800d9b0:	693b      	ldr	r3, [r7, #16]
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3718      	adds	r7, #24
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	080152ac 	.word	0x080152ac

0800d9c0 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b088      	sub	sp, #32
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	607a      	str	r2, [r7, #4]
 800d9cc:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800d9d2:	230a      	movs	r3, #10
 800d9d4:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d005      	beq.n	800d9e8 <MQTT_GetConnectPacketSize+0x28>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d002      	beq.n	800d9e8 <MQTT_GetConnectPacketSize+0x28>
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d102      	bne.n	800d9ee <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	77fb      	strb	r3, [r7, #31]
 800d9ec:	e04f      	b.n	800da8e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) || ( pConnectInfo->pClientIdentifier == NULL ) )
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	891b      	ldrh	r3, [r3, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d003      	beq.n	800d9fe <MQTT_GetConnectPacketSize+0x3e>
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	685b      	ldr	r3, [r3, #4]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d102      	bne.n	800da04 <MQTT_GetConnectPacketSize+0x44>
    {
        LogError( ( "Mqtt_GetConnectPacketSize() client identifier must be set." ) );
        status = MQTTBadParameter;
 800d9fe:	2301      	movs	r3, #1
 800da00:	77fb      	strb	r3, [r7, #31]
 800da02:	e044      	b.n	800da8e <MQTT_GetConnectPacketSize+0xce>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800da04:	68bb      	ldr	r3, [r7, #8]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d007      	beq.n	800da1a <MQTT_GetConnectPacketSize+0x5a>
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	691b      	ldr	r3, [r3, #16]
 800da0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da12:	d302      	bcc.n	800da1a <MQTT_GetConnectPacketSize+0x5a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800da14:	2301      	movs	r3, #1
 800da16:	77fb      	strb	r3, [r7, #31]
 800da18:	e039      	b.n	800da8e <MQTT_GetConnectPacketSize+0xce>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	891b      	ldrh	r3, [r3, #8]
 800da1e:	461a      	mov	r2, r3
 800da20:	69bb      	ldr	r3, [r7, #24]
 800da22:	4413      	add	r3, r2
 800da24:	3302      	adds	r3, #2
 800da26:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800da28:	68bb      	ldr	r3, [r7, #8]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d009      	beq.n	800da42 <MQTT_GetConnectPacketSize+0x82>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800da2e:	68bb      	ldr	r3, [r7, #8]
 800da30:	891b      	ldrh	r3, [r3, #8]
 800da32:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800da38:	441a      	add	r2, r3
 800da3a:	69bb      	ldr	r3, [r7, #24]
 800da3c:	4413      	add	r3, r2
 800da3e:	3304      	adds	r3, #4
 800da40:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d006      	beq.n	800da58 <MQTT_GetConnectPacketSize+0x98>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	8a1b      	ldrh	r3, [r3, #16]
 800da4e:	461a      	mov	r2, r3
 800da50:	69bb      	ldr	r3, [r7, #24]
 800da52:	4413      	add	r3, r2
 800da54:	3302      	adds	r3, #2
 800da56:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	695b      	ldr	r3, [r3, #20]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d006      	beq.n	800da6e <MQTT_GetConnectPacketSize+0xae>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	8b1b      	ldrh	r3, [r3, #24]
 800da64:	461a      	mov	r2, r3
 800da66:	69bb      	ldr	r3, [r7, #24]
 800da68:	4413      	add	r3, r2
 800da6a:	3302      	adds	r3, #2
 800da6c:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800da6e:	69bb      	ldr	r3, [r7, #24]
 800da70:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800da72:	69b8      	ldr	r0, [r7, #24]
 800da74:	f7ff f976 	bl	800cd64 <remainingLengthEncodedSize>
 800da78:	4603      	mov	r3, r0
 800da7a:	3301      	adds	r3, #1
 800da7c:	69ba      	ldr	r2, [r7, #24]
 800da7e:	4413      	add	r3, r2
 800da80:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	697a      	ldr	r2, [r7, #20]
 800da86:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	69ba      	ldr	r2, [r7, #24]
 800da8c:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800da8e:	7ffb      	ldrb	r3, [r7, #31]
}
 800da90:	4618      	mov	r0, r3
 800da92:	3720      	adds	r7, #32
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <MQTT_GetSubscribePacketSize>:

MQTTStatus_t MQTT_GetSubscribePacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                          size_t subscriptionCount,
                                          size_t * pRemainingLength,
                                          size_t * pPacketSize )
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b088      	sub	sp, #32
 800da9c:	af02      	add	r7, sp, #8
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	607a      	str	r2, [r7, #4]
 800daa4:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800daa6:	2300      	movs	r3, #0
 800daa8:	75fb      	strb	r3, [r7, #23]

    /* Validate parameters. */
    if( ( pSubscriptionList == NULL ) || ( pRemainingLength == NULL ) ||
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d005      	beq.n	800dabc <MQTT_GetSubscribePacketSize+0x24>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d002      	beq.n	800dabc <MQTT_GetSubscribePacketSize+0x24>
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d102      	bne.n	800dac2 <MQTT_GetSubscribePacketSize+0x2a>
        LogError( ( "Argument cannot be NULL: pSubscriptionList=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pSubscriptionList,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800dabc:	2301      	movs	r3, #1
 800dabe:	75fb      	strb	r3, [r7, #23]
 800dac0:	e00f      	b.n	800dae2 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else if( subscriptionCount == 0U )
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d102      	bne.n	800dace <MQTT_GetSubscribePacketSize+0x36>
    {
        LogError( ( "subscriptionCount is 0." ) );
        status = MQTTBadParameter;
 800dac8:	2301      	movs	r3, #1
 800daca:	75fb      	strb	r3, [r7, #23]
 800dacc:	e009      	b.n	800dae2 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else
    {
        /* Calculate the MQTT SUBSCRIBE packet size. */
        status = calculateSubscriptionPacketSize( pSubscriptionList,
 800dace:	2300      	movs	r3, #0
 800dad0:	9300      	str	r3, [sp, #0]
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	687a      	ldr	r2, [r7, #4]
 800dad6:	68b9      	ldr	r1, [r7, #8]
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f7ff fca3 	bl	800d424 <calculateSubscriptionPacketSize>
 800dade:	4603      	mov	r3, r0
 800dae0:	75fb      	strb	r3, [r7, #23]
                                                  pRemainingLength,
                                                  pPacketSize,
                                                  MQTT_SUBSCRIBE );
    }

    return status;
 800dae2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3718      	adds	r7, #24
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}

0800daec <MQTT_SerializeSubscribeHeader>:
/*-----------------------------------------------------------*/

uint8_t * MQTT_SerializeSubscribeHeader( size_t remainingLength,
                                         uint8_t * pIndex,
                                         uint16_t packetId )
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b086      	sub	sp, #24
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	60f8      	str	r0, [r7, #12]
 800daf4:	60b9      	str	r1, [r7, #8]
 800daf6:	4613      	mov	r3, r2
 800daf8:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIterator = pIndex;
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	617b      	str	r3, [r7, #20]

    /* The first byte in SUBSCRIBE is the packet type. */
    *pIterator = MQTT_PACKET_TYPE_SUBSCRIBE;
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	2282      	movs	r2, #130	; 0x82
 800db02:	701a      	strb	r2, [r3, #0]
    pIterator++;
 800db04:	697b      	ldr	r3, [r7, #20]
 800db06:	3301      	adds	r3, #1
 800db08:	617b      	str	r3, [r7, #20]

    /* Encode the "Remaining length" starting from the second byte. */
    pIterator = encodeRemainingLength( pIterator, remainingLength );
 800db0a:	68f9      	ldr	r1, [r7, #12]
 800db0c:	6978      	ldr	r0, [r7, #20]
 800db0e:	f7ff f94b 	bl	800cda8 <encodeRemainingLength>
 800db12:	6178      	str	r0, [r7, #20]

    /* Place the packet identifier into the SUBSCRIBE packet. */
    pIterator[ 0 ] = UINT16_HIGH_BYTE( packetId );
 800db14:	88fb      	ldrh	r3, [r7, #6]
 800db16:	0a1b      	lsrs	r3, r3, #8
 800db18:	b29b      	uxth	r3, r3
 800db1a:	b2da      	uxtb	r2, r3
 800db1c:	697b      	ldr	r3, [r7, #20]
 800db1e:	701a      	strb	r2, [r3, #0]
    pIterator[ 1 ] = UINT16_LOW_BYTE( packetId );
 800db20:	697b      	ldr	r3, [r7, #20]
 800db22:	3301      	adds	r3, #1
 800db24:	88fa      	ldrh	r2, [r7, #6]
 800db26:	b2d2      	uxtb	r2, r2
 800db28:	701a      	strb	r2, [r3, #0]
    /* Advance the pointer. */
    pIterator = &pIterator[ 2 ];
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	3302      	adds	r3, #2
 800db2e:	617b      	str	r3, [r7, #20]

    return pIterator;
 800db30:	697b      	ldr	r3, [r7, #20]
}
 800db32:	4618      	mov	r0, r3
 800db34:	3718      	adds	r7, #24
 800db36:	46bd      	mov	sp, r7
 800db38:	bd80      	pop	{r7, pc}

0800db3a <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800db3a:	b580      	push	{r7, lr}
 800db3c:	b086      	sub	sp, #24
 800db3e:	af00      	add	r7, sp, #0
 800db40:	60f8      	str	r0, [r7, #12]
 800db42:	60b9      	str	r1, [r7, #8]
 800db44:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800db46:	2300      	movs	r3, #0
 800db48:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d005      	beq.n	800db5c <MQTT_GetPublishPacketSize+0x22>
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d002      	beq.n	800db5c <MQTT_GetPublishPacketSize+0x22>
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d102      	bne.n	800db62 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800db5c:	2301      	movs	r3, #1
 800db5e:	75fb      	strb	r3, [r7, #23]
 800db60:	e017      	b.n	800db92 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d003      	beq.n	800db72 <MQTT_GetPublishPacketSize+0x38>
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	891b      	ldrh	r3, [r3, #8]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d102      	bne.n	800db78 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800db72:	2301      	movs	r3, #1
 800db74:	75fb      	strb	r3, [r7, #23]
 800db76:	e00c      	b.n	800db92 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	68b9      	ldr	r1, [r7, #8]
 800db7c:	68f8      	ldr	r0, [r7, #12]
 800db7e:	f7ff f98b 	bl	800ce98 <calculatePublishPacketSize>
 800db82:	4603      	mov	r3, r0
 800db84:	f083 0301 	eor.w	r3, r3, #1
 800db88:	b2db      	uxtb	r3, r3
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d001      	beq.n	800db92 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800db8e:	2301      	movs	r3, #1
 800db90:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800db92:	7dfb      	ldrb	r3, [r7, #23]
}
 800db94:	4618      	mov	r0, r3
 800db96:	3718      	adds	r7, #24
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}

0800db9c <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800db9c:	b480      	push	{r7}
 800db9e:	b085      	sub	sp, #20
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	460b      	mov	r3, r1
 800dba6:	70fb      	strb	r3, [r7, #3]
 800dba8:	4613      	mov	r3, r2
 800dbaa:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800dbac:	2300      	movs	r3, #0
 800dbae:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d102      	bne.n	800dbbc <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	73fb      	strb	r3, [r7, #15]
 800dbba:	e03b      	b.n	800dc34 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d102      	bne.n	800dbca <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	73fb      	strb	r3, [r7, #15]
 800dbc8:	e034      	b.n	800dc34 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	685b      	ldr	r3, [r3, #4]
 800dbce:	2b03      	cmp	r3, #3
 800dbd0:	d802      	bhi.n	800dbd8 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800dbd2:	2302      	movs	r3, #2
 800dbd4:	73fb      	strb	r3, [r7, #15]
 800dbd6:	e02d      	b.n	800dc34 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800dbd8:	883b      	ldrh	r3, [r7, #0]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d102      	bne.n	800dbe4 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	73fb      	strb	r3, [r7, #15]
 800dbe2:	e027      	b.n	800dc34 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800dbe4:	78fb      	ldrb	r3, [r7, #3]
 800dbe6:	2b70      	cmp	r3, #112	; 0x70
 800dbe8:	d009      	beq.n	800dbfe <MQTT_SerializeAck+0x62>
 800dbea:	2b70      	cmp	r3, #112	; 0x70
 800dbec:	dc1f      	bgt.n	800dc2e <MQTT_SerializeAck+0x92>
 800dbee:	2b62      	cmp	r3, #98	; 0x62
 800dbf0:	d005      	beq.n	800dbfe <MQTT_SerializeAck+0x62>
 800dbf2:	2b62      	cmp	r3, #98	; 0x62
 800dbf4:	dc1b      	bgt.n	800dc2e <MQTT_SerializeAck+0x92>
 800dbf6:	2b40      	cmp	r3, #64	; 0x40
 800dbf8:	d001      	beq.n	800dbfe <MQTT_SerializeAck+0x62>
 800dbfa:	2b50      	cmp	r3, #80	; 0x50
 800dbfc:	d117      	bne.n	800dc2e <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	78fa      	ldrb	r2, [r7, #3]
 800dc04:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	2202      	movs	r2, #2
 800dc0e:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800dc10:	883b      	ldrh	r3, [r7, #0]
 800dc12:	0a1b      	lsrs	r3, r3, #8
 800dc14:	b29a      	uxth	r2, r3
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3302      	adds	r3, #2
 800dc1c:	b2d2      	uxtb	r2, r2
 800dc1e:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	3303      	adds	r3, #3
 800dc26:	883a      	ldrh	r2, [r7, #0]
 800dc28:	b2d2      	uxtb	r2, r2
 800dc2a:	701a      	strb	r2, [r3, #0]
                break;
 800dc2c:	e002      	b.n	800dc34 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800dc2e:	2301      	movs	r3, #1
 800dc30:	73fb      	strb	r3, [r7, #15]
                break;
 800dc32:	bf00      	nop
        }
    }

    return status;
 800dc34:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3714      	adds	r7, #20
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc40:	4770      	bx	lr

0800dc42 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800dc42:	b480      	push	{r7}
 800dc44:	b085      	sub	sp, #20
 800dc46:	af00      	add	r7, sp, #0
 800dc48:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d102      	bne.n	800dc5a <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800dc54:	2301      	movs	r3, #1
 800dc56:	73fb      	strb	r3, [r7, #15]
 800dc58:	e002      	b.n	800dc60 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2202      	movs	r2, #2
 800dc5e:	601a      	str	r2, [r3, #0]
    }

    return status;
 800dc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc62:	4618      	mov	r0, r3
 800dc64:	3714      	adds	r7, #20
 800dc66:	46bd      	mov	sp, r7
 800dc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6c:	4770      	bx	lr

0800dc6e <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800dc6e:	b480      	push	{r7}
 800dc70:	b085      	sub	sp, #20
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dc76:	2300      	movs	r3, #0
 800dc78:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d102      	bne.n	800dc86 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800dc80:	2301      	movs	r3, #1
 800dc82:	73fb      	strb	r3, [r7, #15]
 800dc84:	e005      	b.n	800dc92 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d101      	bne.n	800dc92 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800dc8e:	2301      	movs	r3, #1
 800dc90:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800dc92:	7bfb      	ldrb	r3, [r7, #15]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d105      	bne.n	800dca4 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	2b01      	cmp	r3, #1
 800dc9e:	d801      	bhi.n	800dca4 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800dca0:	2302      	movs	r3, #2
 800dca2:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800dca4:	7bfb      	ldrb	r3, [r7, #15]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d108      	bne.n	800dcbc <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	22c0      	movs	r2, #192	; 0xc0
 800dcb0:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	2200      	movs	r2, #0
 800dcba:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800dcbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	3714      	adds	r7, #20
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc8:	4770      	bx	lr

0800dcca <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800dcca:	b580      	push	{r7, lr}
 800dccc:	b086      	sub	sp, #24
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	60f8      	str	r0, [r7, #12]
 800dcd2:	60b9      	str	r1, [r7, #8]
 800dcd4:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d005      	beq.n	800dcec <MQTT_DeserializePublish+0x22>
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d002      	beq.n	800dcec <MQTT_DeserializePublish+0x22>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d102      	bne.n	800dcf2 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800dcec:	2301      	movs	r3, #1
 800dcee:	75fb      	strb	r3, [r7, #23]
 800dcf0:	e016      	b.n	800dd20 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	781b      	ldrb	r3, [r3, #0]
 800dcf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dcfa:	2b30      	cmp	r3, #48	; 0x30
 800dcfc:	d002      	beq.n	800dd04 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800dcfe:	2301      	movs	r3, #1
 800dd00:	75fb      	strb	r3, [r7, #23]
 800dd02:	e00d      	b.n	800dd20 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	685b      	ldr	r3, [r3, #4]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d102      	bne.n	800dd12 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	75fb      	strb	r3, [r7, #23]
 800dd10:	e006      	b.n	800dd20 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800dd12:	687a      	ldr	r2, [r7, #4]
 800dd14:	68b9      	ldr	r1, [r7, #8]
 800dd16:	68f8      	ldr	r0, [r7, #12]
 800dd18:	f7ff fcb4 	bl	800d684 <deserializePublish>
 800dd1c:	4603      	mov	r3, r0
 800dd1e:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800dd20:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd22:	4618      	mov	r0, r3
 800dd24:	3718      	adds	r7, #24
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b086      	sub	sp, #24
 800dd2e:	af00      	add	r7, sp, #0
 800dd30:	60f8      	str	r0, [r7, #12]
 800dd32:	60b9      	str	r1, [r7, #8]
 800dd34:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dd36:	2300      	movs	r3, #0
 800dd38:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d102      	bne.n	800dd46 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800dd40:	2301      	movs	r3, #1
 800dd42:	75fb      	strb	r3, [r7, #23]
 800dd44:	e05f      	b.n	800de06 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d10a      	bne.n	800dd62 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800dd50:	2b20      	cmp	r3, #32
 800dd52:	d006      	beq.n	800dd62 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800dd58:	2bd0      	cmp	r3, #208	; 0xd0
 800dd5a:	d002      	beq.n	800dd62 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	75fb      	strb	r3, [r7, #23]
 800dd60:	e051      	b.n	800de06 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d106      	bne.n	800dd76 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800dd6c:	2b20      	cmp	r3, #32
 800dd6e:	d102      	bne.n	800dd76 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800dd70:	2301      	movs	r3, #1
 800dd72:	75fb      	strb	r3, [r7, #23]
 800dd74:	e047      	b.n	800de06 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	685b      	ldr	r3, [r3, #4]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d106      	bne.n	800dd8c <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800dd82:	2bd0      	cmp	r3, #208	; 0xd0
 800dd84:	d002      	beq.n	800dd8c <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800dd86:	2301      	movs	r3, #1
 800dd88:	75fb      	strb	r3, [r7, #23]
 800dd8a:	e03c      	b.n	800de06 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	781b      	ldrb	r3, [r3, #0]
 800dd90:	2bd0      	cmp	r3, #208	; 0xd0
 800dd92:	d028      	beq.n	800dde6 <MQTT_DeserializeAck+0xbc>
 800dd94:	2bd0      	cmp	r3, #208	; 0xd0
 800dd96:	dc33      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800dd98:	2bb0      	cmp	r3, #176	; 0xb0
 800dd9a:	d02a      	beq.n	800ddf2 <MQTT_DeserializeAck+0xc8>
 800dd9c:	2bb0      	cmp	r3, #176	; 0xb0
 800dd9e:	dc2f      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800dda0:	2b90      	cmp	r3, #144	; 0x90
 800dda2:	d019      	beq.n	800ddd8 <MQTT_DeserializeAck+0xae>
 800dda4:	2b90      	cmp	r3, #144	; 0x90
 800dda6:	dc2b      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800dda8:	2b70      	cmp	r3, #112	; 0x70
 800ddaa:	d022      	beq.n	800ddf2 <MQTT_DeserializeAck+0xc8>
 800ddac:	2b70      	cmp	r3, #112	; 0x70
 800ddae:	dc27      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800ddb0:	2b62      	cmp	r3, #98	; 0x62
 800ddb2:	d01e      	beq.n	800ddf2 <MQTT_DeserializeAck+0xc8>
 800ddb4:	2b62      	cmp	r3, #98	; 0x62
 800ddb6:	dc23      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800ddb8:	2b50      	cmp	r3, #80	; 0x50
 800ddba:	d01a      	beq.n	800ddf2 <MQTT_DeserializeAck+0xc8>
 800ddbc:	2b50      	cmp	r3, #80	; 0x50
 800ddbe:	dc1f      	bgt.n	800de00 <MQTT_DeserializeAck+0xd6>
 800ddc0:	2b20      	cmp	r3, #32
 800ddc2:	d002      	beq.n	800ddca <MQTT_DeserializeAck+0xa0>
 800ddc4:	2b40      	cmp	r3, #64	; 0x40
 800ddc6:	d014      	beq.n	800ddf2 <MQTT_DeserializeAck+0xc8>
 800ddc8:	e01a      	b.n	800de00 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800ddca:	6879      	ldr	r1, [r7, #4]
 800ddcc:	68f8      	ldr	r0, [r7, #12]
 800ddce:	f7ff fabf 	bl	800d350 <deserializeConnack>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	75fb      	strb	r3, [r7, #23]
                break;
 800ddd6:	e016      	b.n	800de06 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800ddd8:	68b9      	ldr	r1, [r7, #8]
 800ddda:	68f8      	ldr	r0, [r7, #12]
 800dddc:	f7ff fbfe 	bl	800d5dc <deserializeSuback>
 800dde0:	4603      	mov	r3, r0
 800dde2:	75fb      	strb	r3, [r7, #23]
                break;
 800dde4:	e00f      	b.n	800de06 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800dde6:	68f8      	ldr	r0, [r7, #12]
 800dde8:	f7ff fd50 	bl	800d88c <deserializePingresp>
 800ddec:	4603      	mov	r3, r0
 800ddee:	75fb      	strb	r3, [r7, #23]
                break;
 800ddf0:	e009      	b.n	800de06 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800ddf2:	68b9      	ldr	r1, [r7, #8]
 800ddf4:	68f8      	ldr	r0, [r7, #12]
 800ddf6:	f7ff fd05 	bl	800d804 <deserializeSimpleAck>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	75fb      	strb	r3, [r7, #23]
                break;
 800ddfe:	e002      	b.n	800de06 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800de00:	2305      	movs	r3, #5
 800de02:	75fb      	strb	r3, [r7, #23]
                break;
 800de04:	bf00      	nop
        }
    }

    return status;
 800de06:	7dfb      	ldrb	r3, [r7, #23]
}
 800de08:	4618      	mov	r0, r3
 800de0a:	3718      	adds	r7, #24
 800de0c:	46bd      	mov	sp, r7
 800de0e:	bd80      	pop	{r7, pc}

0800de10 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b086      	sub	sp, #24
 800de14:	af00      	add	r7, sp, #0
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	60b9      	str	r1, [r7, #8]
 800de1a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800de1c:	2300      	movs	r3, #0
 800de1e:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800de20:	2300      	movs	r3, #0
 800de22:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d102      	bne.n	800de30 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800de2a:	2301      	movs	r3, #1
 800de2c:	75fb      	strb	r3, [r7, #23]
 800de2e:	e005      	b.n	800de3c <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800de30:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	2201      	movs	r2, #1
 800de36:	68b8      	ldr	r0, [r7, #8]
 800de38:	4798      	blx	r3
 800de3a:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d119      	bne.n	800de76 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	4618      	mov	r0, r3
 800de48:	f7ff f9aa 	bl	800d1a0 <incomingPacketValid>
 800de4c:	4603      	mov	r3, r0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d00e      	beq.n	800de70 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800de52:	68b9      	ldr	r1, [r7, #8]
 800de54:	68f8      	ldr	r0, [r7, #12]
 800de56:	f7ff f8f0 	bl	800d03a <getRemainingLength>
 800de5a:	4602      	mov	r2, r0
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800de68:	d113      	bne.n	800de92 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800de6a:	2305      	movs	r3, #5
 800de6c:	75fb      	strb	r3, [r7, #23]
 800de6e:	e010      	b.n	800de92 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800de70:	2305      	movs	r3, #5
 800de72:	75fb      	strb	r3, [r7, #23]
 800de74:	e00d      	b.n	800de92 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800de76:	7dfb      	ldrb	r3, [r7, #23]
 800de78:	2b01      	cmp	r3, #1
 800de7a:	d005      	beq.n	800de88 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d102      	bne.n	800de88 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800de82:	2307      	movs	r3, #7
 800de84:	75fb      	strb	r3, [r7, #23]
 800de86:	e004      	b.n	800de92 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800de88:	7dfb      	ldrb	r3, [r7, #23]
 800de8a:	2b01      	cmp	r3, #1
 800de8c:	d001      	beq.n	800de92 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800de8e:	2304      	movs	r3, #4
 800de90:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800de92:	7dfb      	ldrb	r3, [r7, #23]
}
 800de94:	4618      	mov	r0, r3
 800de96:	3718      	adds	r7, #24
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}

0800de9c <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b086      	sub	sp, #24
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	60f8      	str	r0, [r7, #12]
 800dea4:	60b9      	str	r1, [r7, #8]
 800dea6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dea8:	2300      	movs	r3, #0
 800deaa:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d102      	bne.n	800deb8 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800deb2:	2301      	movs	r3, #1
 800deb4:	75fb      	strb	r3, [r7, #23]
 800deb6:	e016      	b.n	800dee6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800deb8:	68bb      	ldr	r3, [r7, #8]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d102      	bne.n	800dec4 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800debe:	2301      	movs	r3, #1
 800dec0:	75fb      	strb	r3, [r7, #23]
 800dec2:	e010      	b.n	800dee6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d102      	bne.n	800ded0 <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800deca:	2301      	movs	r3, #1
 800decc:	75fb      	strb	r3, [r7, #23]
 800dece:	e00a      	b.n	800dee6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d102      	bne.n	800dede <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800ded8:	2307      	movs	r3, #7
 800deda:	75fb      	strb	r3, [r7, #23]
 800dedc:	e003      	b.n	800dee6 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	781a      	ldrb	r2, [r3, #0]
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800dee6:	7dfb      	ldrb	r3, [r7, #23]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d111      	bne.n	800df10 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	781b      	ldrb	r3, [r3, #0]
 800def0:	4618      	mov	r0, r3
 800def2:	f7ff f955 	bl	800d1a0 <incomingPacketValid>
 800def6:	4603      	mov	r3, r0
 800def8:	2b00      	cmp	r3, #0
 800defa:	d007      	beq.n	800df0c <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800defc:	687a      	ldr	r2, [r7, #4]
 800defe:	68b9      	ldr	r1, [r7, #8]
 800df00:	68f8      	ldr	r0, [r7, #12]
 800df02:	f7ff f8ee 	bl	800d0e2 <processRemainingLength>
 800df06:	4603      	mov	r3, r0
 800df08:	75fb      	strb	r3, [r7, #23]
 800df0a:	e001      	b.n	800df10 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800df0c:	2305      	movs	r3, #5
 800df0e:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800df10:	7dfb      	ldrb	r3, [r7, #23]
}
 800df12:	4618      	mov	r0, r3
 800df14:	3718      	adds	r7, #24
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
	...

0800df1c <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800df1c:	b490      	push	{r4, r7}
 800df1e:	b084      	sub	sp, #16
 800df20:	af00      	add	r7, sp, #0
 800df22:	4604      	mov	r4, r0
 800df24:	4608      	mov	r0, r1
 800df26:	4611      	mov	r1, r2
 800df28:	461a      	mov	r2, r3
 800df2a:	4623      	mov	r3, r4
 800df2c:	71fb      	strb	r3, [r7, #7]
 800df2e:	4603      	mov	r3, r0
 800df30:	71bb      	strb	r3, [r7, #6]
 800df32:	460b      	mov	r3, r1
 800df34:	717b      	strb	r3, [r7, #5]
 800df36:	4613      	mov	r3, r2
 800df38:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800df3a:	2300      	movs	r3, #0
 800df3c:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800df3e:	79fb      	ldrb	r3, [r7, #7]
 800df40:	2b07      	cmp	r3, #7
 800df42:	d848      	bhi.n	800dfd6 <validateTransitionPublish+0xba>
 800df44:	a201      	add	r2, pc, #4	; (adr r2, 800df4c <validateTransitionPublish+0x30>)
 800df46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df4a:	bf00      	nop
 800df4c:	0800df6d 	.word	0x0800df6d
 800df50:	0800df91 	.word	0x0800df91
 800df54:	0800dfd7 	.word	0x0800dfd7
 800df58:	0800dfd7 	.word	0x0800dfd7
 800df5c:	0800dfd7 	.word	0x0800dfd7
 800df60:	0800dfd7 	.word	0x0800dfd7
 800df64:	0800dfbb 	.word	0x0800dfbb
 800df68:	0800dfc9 	.word	0x0800dfc9
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800df6c:	797b      	ldrb	r3, [r7, #5]
 800df6e:	2b01      	cmp	r3, #1
 800df70:	d133      	bne.n	800dfda <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800df72:	79bb      	ldrb	r3, [r7, #6]
 800df74:	2b02      	cmp	r3, #2
 800df76:	d002      	beq.n	800df7e <validateTransitionPublish+0x62>
 800df78:	79bb      	ldrb	r3, [r7, #6]
 800df7a:	2b03      	cmp	r3, #3
 800df7c:	d101      	bne.n	800df82 <validateTransitionPublish+0x66>
 800df7e:	2301      	movs	r3, #1
 800df80:	e000      	b.n	800df84 <validateTransitionPublish+0x68>
 800df82:	2300      	movs	r3, #0
 800df84:	73fb      	strb	r3, [r7, #15]
 800df86:	7bfb      	ldrb	r3, [r7, #15]
 800df88:	f003 0301 	and.w	r3, r3, #1
 800df8c:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800df8e:	e024      	b.n	800dfda <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800df90:	793b      	ldrb	r3, [r7, #4]
 800df92:	2b01      	cmp	r3, #1
 800df94:	d002      	beq.n	800df9c <validateTransitionPublish+0x80>
 800df96:	2b02      	cmp	r3, #2
 800df98:	d007      	beq.n	800dfaa <validateTransitionPublish+0x8e>
                    break;

                case MQTTQoS0:
                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800df9a:	e00d      	b.n	800dfb8 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800df9c:	79bb      	ldrb	r3, [r7, #6]
 800df9e:	2b06      	cmp	r3, #6
 800dfa0:	bf0c      	ite	eq
 800dfa2:	2301      	moveq	r3, #1
 800dfa4:	2300      	movne	r3, #0
 800dfa6:	73fb      	strb	r3, [r7, #15]
                    break;
 800dfa8:	e006      	b.n	800dfb8 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800dfaa:	79bb      	ldrb	r3, [r7, #6]
 800dfac:	2b07      	cmp	r3, #7
 800dfae:	bf0c      	ite	eq
 800dfb0:	2301      	moveq	r3, #1
 800dfb2:	2300      	movne	r3, #0
 800dfb4:	73fb      	strb	r3, [r7, #15]
                    break;
 800dfb6:	bf00      	nop
            }

            break;
 800dfb8:	e010      	b.n	800dfdc <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800dfba:	79bb      	ldrb	r3, [r7, #6]
 800dfbc:	2b06      	cmp	r3, #6
 800dfbe:	bf0c      	ite	eq
 800dfc0:	2301      	moveq	r3, #1
 800dfc2:	2300      	movne	r3, #0
 800dfc4:	73fb      	strb	r3, [r7, #15]

            break;
 800dfc6:	e009      	b.n	800dfdc <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800dfc8:	79bb      	ldrb	r3, [r7, #6]
 800dfca:	2b07      	cmp	r3, #7
 800dfcc:	bf0c      	ite	eq
 800dfce:	2301      	moveq	r3, #1
 800dfd0:	2300      	movne	r3, #0
 800dfd2:	73fb      	strb	r3, [r7, #15]

            break;
 800dfd4:	e002      	b.n	800dfdc <validateTransitionPublish+0xc0>
        case MQTTPubRelPending:
        case MQTTPubRelSend:
        case MQTTPublishDone:
        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800dfd6:	bf00      	nop
 800dfd8:	e000      	b.n	800dfdc <validateTransitionPublish+0xc0>
            break;
 800dfda:	bf00      	nop
    }

    return isValid;
 800dfdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfde:	4618      	mov	r0, r3
 800dfe0:	3710      	adds	r7, #16
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bc90      	pop	{r4, r7}
 800dfe6:	4770      	bx	lr

0800dfe8 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b085      	sub	sp, #20
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	4603      	mov	r3, r0
 800dff0:	460a      	mov	r2, r1
 800dff2:	71fb      	strb	r3, [r7, #7]
 800dff4:	4613      	mov	r3, r2
 800dff6:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800dff8:	2300      	movs	r3, #0
 800dffa:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800dffc:	79fb      	ldrb	r3, [r7, #7]
 800dffe:	3b02      	subs	r3, #2
 800e000:	2b07      	cmp	r3, #7
 800e002:	d85c      	bhi.n	800e0be <validateTransitionAck+0xd6>
 800e004:	a201      	add	r2, pc, #4	; (adr r2, 800e00c <validateTransitionAck+0x24>)
 800e006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e00a:	bf00      	nop
 800e00c:	0800e02d 	.word	0x0800e02d
 800e010:	0800e03b 	.word	0x0800e03b
 800e014:	0800e093 	.word	0x0800e093
 800e018:	0800e067 	.word	0x0800e067
 800e01c:	0800e02d 	.word	0x0800e02d
 800e020:	0800e085 	.word	0x0800e085
 800e024:	0800e049 	.word	0x0800e049
 800e028:	0800e0a1 	.word	0x0800e0a1
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800e02c:	79bb      	ldrb	r3, [r7, #6]
 800e02e:	2b0a      	cmp	r3, #10
 800e030:	bf0c      	ite	eq
 800e032:	2301      	moveq	r3, #1
 800e034:	2300      	movne	r3, #0
 800e036:	73fb      	strb	r3, [r7, #15]
            break;
 800e038:	e042      	b.n	800e0c0 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800e03a:	79bb      	ldrb	r3, [r7, #6]
 800e03c:	2b08      	cmp	r3, #8
 800e03e:	bf0c      	ite	eq
 800e040:	2301      	moveq	r3, #1
 800e042:	2300      	movne	r3, #0
 800e044:	73fb      	strb	r3, [r7, #15]
            break;
 800e046:	e03b      	b.n	800e0c0 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800e048:	79bb      	ldrb	r3, [r7, #6]
 800e04a:	2b05      	cmp	r3, #5
 800e04c:	d002      	beq.n	800e054 <validateTransitionAck+0x6c>
 800e04e:	79bb      	ldrb	r3, [r7, #6]
 800e050:	2b08      	cmp	r3, #8
 800e052:	d101      	bne.n	800e058 <validateTransitionAck+0x70>
 800e054:	2301      	movs	r3, #1
 800e056:	e000      	b.n	800e05a <validateTransitionAck+0x72>
 800e058:	2300      	movs	r3, #0
 800e05a:	73fb      	strb	r3, [r7, #15]
 800e05c:	7bfb      	ldrb	r3, [r7, #15]
 800e05e:	f003 0301 	and.w	r3, r3, #1
 800e062:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800e064:	e02c      	b.n	800e0c0 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800e066:	79bb      	ldrb	r3, [r7, #6]
 800e068:	2b0a      	cmp	r3, #10
 800e06a:	d002      	beq.n	800e072 <validateTransitionAck+0x8a>
 800e06c:	79bb      	ldrb	r3, [r7, #6]
 800e06e:	2b05      	cmp	r3, #5
 800e070:	d101      	bne.n	800e076 <validateTransitionAck+0x8e>
 800e072:	2301      	movs	r3, #1
 800e074:	e000      	b.n	800e078 <validateTransitionAck+0x90>
 800e076:	2300      	movs	r3, #0
 800e078:	73fb      	strb	r3, [r7, #15]
 800e07a:	7bfb      	ldrb	r3, [r7, #15]
 800e07c:	f003 0301 	and.w	r3, r3, #1
 800e080:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800e082:	e01d      	b.n	800e0c0 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800e084:	79bb      	ldrb	r3, [r7, #6]
 800e086:	2b04      	cmp	r3, #4
 800e088:	bf0c      	ite	eq
 800e08a:	2301      	moveq	r3, #1
 800e08c:	2300      	movne	r3, #0
 800e08e:	73fb      	strb	r3, [r7, #15]
            break;
 800e090:	e016      	b.n	800e0c0 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800e092:	79bb      	ldrb	r3, [r7, #6]
 800e094:	2b09      	cmp	r3, #9
 800e096:	bf0c      	ite	eq
 800e098:	2301      	moveq	r3, #1
 800e09a:	2300      	movne	r3, #0
 800e09c:	73fb      	strb	r3, [r7, #15]
            break;
 800e09e:	e00f      	b.n	800e0c0 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800e0a0:	79bb      	ldrb	r3, [r7, #6]
 800e0a2:	2b0a      	cmp	r3, #10
 800e0a4:	d002      	beq.n	800e0ac <validateTransitionAck+0xc4>
 800e0a6:	79bb      	ldrb	r3, [r7, #6]
 800e0a8:	2b09      	cmp	r3, #9
 800e0aa:	d101      	bne.n	800e0b0 <validateTransitionAck+0xc8>
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	e000      	b.n	800e0b2 <validateTransitionAck+0xca>
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	73fb      	strb	r3, [r7, #15]
 800e0b4:	7bfb      	ldrb	r3, [r7, #15]
 800e0b6:	f003 0301 	and.w	r3, r3, #1
 800e0ba:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800e0bc:	e000      	b.n	800e0c0 <validateTransitionAck+0xd8>
        /* If an ack was sent/received we shouldn't have been in this state. */
        case MQTTStateNull:
        /* If an ack was sent/received the record should exist. */
        default:
            /* Invalid. */
            break;
 800e0be:	bf00      	nop
    }

    return isValid;
 800e0c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3714      	adds	r7, #20
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0cc:	4770      	bx	lr
 800e0ce:	bf00      	nop

0800e0d0 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b085      	sub	sp, #20
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	460a      	mov	r2, r1
 800e0da:	71fb      	strb	r3, [r7, #7]
 800e0dc:	4613      	mov	r3, r2
 800e0de:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800e0e4:	79fb      	ldrb	r3, [r7, #7]
 800e0e6:	2b03      	cmp	r3, #3
 800e0e8:	d009      	beq.n	800e0fe <isPublishOutgoing+0x2e>
 800e0ea:	2b03      	cmp	r3, #3
 800e0ec:	dc15      	bgt.n	800e11a <isPublishOutgoing+0x4a>
 800e0ee:	2b01      	cmp	r3, #1
 800e0f0:	dc02      	bgt.n	800e0f8 <isPublishOutgoing+0x28>
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	da03      	bge.n	800e0fe <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800e0f6:	e010      	b.n	800e11a <isPublishOutgoing+0x4a>
    switch( packetType )
 800e0f8:	2b02      	cmp	r3, #2
 800e0fa:	d007      	beq.n	800e10c <isPublishOutgoing+0x3c>
            break;
 800e0fc:	e00d      	b.n	800e11a <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800e0fe:	79bb      	ldrb	r3, [r7, #6]
 800e100:	2b01      	cmp	r3, #1
 800e102:	bf0c      	ite	eq
 800e104:	2301      	moveq	r3, #1
 800e106:	2300      	movne	r3, #0
 800e108:	73fb      	strb	r3, [r7, #15]
            break;
 800e10a:	e007      	b.n	800e11c <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800e10c:	79bb      	ldrb	r3, [r7, #6]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	bf0c      	ite	eq
 800e112:	2301      	moveq	r3, #1
 800e114:	2300      	movne	r3, #0
 800e116:	73fb      	strb	r3, [r7, #15]
            break;
 800e118:	e000      	b.n	800e11c <isPublishOutgoing+0x4c>
            break;
 800e11a:	bf00      	nop
    }

    return isOutgoing;
 800e11c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e11e:	4618      	mov	r0, r3
 800e120:	3714      	adds	r7, #20
 800e122:	46bd      	mov	sp, r7
 800e124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e128:	4770      	bx	lr
	...

0800e12c <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b086      	sub	sp, #24
 800e130:	af00      	add	r7, sp, #0
 800e132:	60f8      	str	r0, [r7, #12]
 800e134:	60b9      	str	r1, [r7, #8]
 800e136:	603b      	str	r3, [r7, #0]
 800e138:	4613      	mov	r3, r2
 800e13a:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800e13c:	2300      	movs	r3, #0
 800e13e:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e140:	88fb      	ldrh	r3, [r7, #6]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d106      	bne.n	800e154 <findInRecord+0x28>
 800e146:	4b1b      	ldr	r3, [pc, #108]	; (800e1b4 <findInRecord+0x88>)
 800e148:	4a1b      	ldr	r2, [pc, #108]	; (800e1b8 <findInRecord+0x8c>)
 800e14a:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 800e14e:	481b      	ldr	r0, [pc, #108]	; (800e1bc <findInRecord+0x90>)
 800e150:	f004 fa04 	bl	801255c <__assert_func>

    *pCurrentState = MQTTStateNull;
 800e154:	6a3b      	ldr	r3, [r7, #32]
 800e156:	2200      	movs	r2, #0
 800e158:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800e15a:	2300      	movs	r3, #0
 800e15c:	617b      	str	r3, [r7, #20]
 800e15e:	e019      	b.n	800e194 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800e160:	697b      	ldr	r3, [r7, #20]
 800e162:	009b      	lsls	r3, r3, #2
 800e164:	68fa      	ldr	r2, [r7, #12]
 800e166:	4413      	add	r3, r2
 800e168:	881b      	ldrh	r3, [r3, #0]
 800e16a:	88fa      	ldrh	r2, [r7, #6]
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d10e      	bne.n	800e18e <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800e170:	697b      	ldr	r3, [r7, #20]
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	68fa      	ldr	r2, [r7, #12]
 800e176:	4413      	add	r3, r2
 800e178:	789a      	ldrb	r2, [r3, #2]
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	009b      	lsls	r3, r3, #2
 800e182:	68fa      	ldr	r2, [r7, #12]
 800e184:	4413      	add	r3, r2
 800e186:	78da      	ldrb	r2, [r3, #3]
 800e188:	6a3b      	ldr	r3, [r7, #32]
 800e18a:	701a      	strb	r2, [r3, #0]
            break;
 800e18c:	e006      	b.n	800e19c <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	3301      	adds	r3, #1
 800e192:	617b      	str	r3, [r7, #20]
 800e194:	697a      	ldr	r2, [r7, #20]
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	429a      	cmp	r2, r3
 800e19a:	d3e1      	bcc.n	800e160 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800e19c:	697a      	ldr	r2, [r7, #20]
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	429a      	cmp	r2, r3
 800e1a2:	d102      	bne.n	800e1aa <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	43db      	mvns	r3, r3
 800e1a8:	617b      	str	r3, [r7, #20]
    }

    return index;
 800e1aa:	697b      	ldr	r3, [r7, #20]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3718      	adds	r7, #24
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	080152cc 	.word	0x080152cc
 800e1b8:	0801591c 	.word	0x0801591c
 800e1bc:	080152f0 	.word	0x080152f0

0800e1c0 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b084      	sub	sp, #16
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
 800e1c8:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	43db      	mvns	r3, r3
 800e1d2:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d150      	bne.n	800e27c <compactRecords+0xbc>
 800e1da:	4b2d      	ldr	r3, [pc, #180]	; (800e290 <compactRecords+0xd0>)
 800e1dc:	4a2d      	ldr	r2, [pc, #180]	; (800e294 <compactRecords+0xd4>)
 800e1de:	f44f 71f3 	mov.w	r1, #486	; 0x1e6
 800e1e2:	482d      	ldr	r0, [pc, #180]	; (800e298 <compactRecords+0xd8>)
 800e1e4:	f004 f9ba 	bl	801255c <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	4413      	add	r3, r2
 800e1f0:	881b      	ldrh	r3, [r3, #0]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d107      	bne.n	800e206 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	43db      	mvns	r3, r3
 800e1fa:	68ba      	ldr	r2, [r7, #8]
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	d13a      	bne.n	800e276 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	60bb      	str	r3, [r7, #8]
 800e204:	e037      	b.n	800e276 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800e206:	2300      	movs	r3, #0
 800e208:	43db      	mvns	r3, r3
 800e20a:	68ba      	ldr	r2, [r7, #8]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d032      	beq.n	800e276 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	441a      	add	r2, r3
 800e218:	68bb      	ldr	r3, [r7, #8]
 800e21a:	009b      	lsls	r3, r3, #2
 800e21c:	6879      	ldr	r1, [r7, #4]
 800e21e:	440b      	add	r3, r1
 800e220:	8812      	ldrh	r2, [r2, #0]
 800e222:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	009b      	lsls	r3, r3, #2
 800e228:	687a      	ldr	r2, [r7, #4]
 800e22a:	441a      	add	r2, r3
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	009b      	lsls	r3, r3, #2
 800e230:	6879      	ldr	r1, [r7, #4]
 800e232:	440b      	add	r3, r1
 800e234:	7892      	ldrb	r2, [r2, #2]
 800e236:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	687a      	ldr	r2, [r7, #4]
 800e23e:	441a      	add	r2, r3
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	009b      	lsls	r3, r3, #2
 800e244:	6879      	ldr	r1, [r7, #4]
 800e246:	440b      	add	r3, r1
 800e248:	78d2      	ldrb	r2, [r2, #3]
 800e24a:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	009b      	lsls	r3, r3, #2
 800e250:	687a      	ldr	r2, [r7, #4]
 800e252:	4413      	add	r3, r2
 800e254:	2200      	movs	r2, #0
 800e256:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	009b      	lsls	r3, r3, #2
 800e25c:	687a      	ldr	r2, [r7, #4]
 800e25e:	4413      	add	r3, r2
 800e260:	2200      	movs	r2, #0
 800e262:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	009b      	lsls	r3, r3, #2
 800e268:	687a      	ldr	r2, [r7, #4]
 800e26a:	4413      	add	r3, r2
 800e26c:	2200      	movs	r2, #0
 800e26e:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	3301      	adds	r3, #1
 800e274:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	3301      	adds	r3, #1
 800e27a:	60fb      	str	r3, [r7, #12]
 800e27c:	68fa      	ldr	r2, [r7, #12]
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	429a      	cmp	r2, r3
 800e282:	d3b1      	bcc.n	800e1e8 <compactRecords+0x28>
            }
        }
    }
}
 800e284:	bf00      	nop
 800e286:	bf00      	nop
 800e288:	3710      	adds	r7, #16
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	08015320 	.word	0x08015320
 800e294:	0801592c 	.word	0x0801592c
 800e298:	080152f0 	.word	0x080152f0

0800e29c <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b088      	sub	sp, #32
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	60f8      	str	r0, [r7, #12]
 800e2a4:	60b9      	str	r1, [r7, #8]
 800e2a6:	4611      	mov	r1, r2
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	460b      	mov	r3, r1
 800e2ac:	80fb      	strh	r3, [r7, #6]
 800e2ae:	4613      	mov	r3, r2
 800e2b0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800e2b2:	2302      	movs	r3, #2
 800e2b4:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e2c2:	88fb      	ldrh	r3, [r7, #6]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d106      	bne.n	800e2d6 <addRecord+0x3a>
 800e2c8:	4b32      	ldr	r3, [pc, #200]	; (800e394 <addRecord+0xf8>)
 800e2ca:	4a33      	ldr	r2, [pc, #204]	; (800e398 <addRecord+0xfc>)
 800e2cc:	f240 2115 	movw	r1, #533	; 0x215
 800e2d0:	4832      	ldr	r0, [pc, #200]	; (800e39c <addRecord+0x100>)
 800e2d2:	f004 f943 	bl	801255c <__assert_func>
    assert( qos != MQTTQoS0 );
 800e2d6:	797b      	ldrb	r3, [r7, #5]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d106      	bne.n	800e2ea <addRecord+0x4e>
 800e2dc:	4b30      	ldr	r3, [pc, #192]	; (800e3a0 <addRecord+0x104>)
 800e2de:	4a2e      	ldr	r2, [pc, #184]	; (800e398 <addRecord+0xfc>)
 800e2e0:	f240 2116 	movw	r1, #534	; 0x216
 800e2e4:	482d      	ldr	r0, [pc, #180]	; (800e39c <addRecord+0x100>)
 800e2e6:	f004 f939 	bl	801255c <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800e2ea:	68bb      	ldr	r3, [r7, #8]
 800e2ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e2f0:	3b01      	subs	r3, #1
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	68fa      	ldr	r2, [r7, #12]
 800e2f6:	4413      	add	r3, r2
 800e2f8:	881b      	ldrh	r3, [r3, #0]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d003      	beq.n	800e306 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800e2fe:	68b9      	ldr	r1, [r7, #8]
 800e300:	68f8      	ldr	r0, [r7, #12]
 800e302:	f7ff ff5d 	bl	800e1c0 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e306:	68bb      	ldr	r3, [r7, #8]
 800e308:	3b01      	subs	r3, #1
 800e30a:	61bb      	str	r3, [r7, #24]
 800e30c:	e021      	b.n	800e352 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e30e:	69bb      	ldr	r3, [r7, #24]
 800e310:	009b      	lsls	r3, r3, #2
 800e312:	68fa      	ldr	r2, [r7, #12]
 800e314:	4413      	add	r3, r2
 800e316:	881b      	ldrh	r3, [r3, #0]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d108      	bne.n	800e32e <addRecord+0x92>
        {
            if( validEntryFound == false )
 800e31c:	7cfb      	ldrb	r3, [r7, #19]
 800e31e:	f083 0301 	eor.w	r3, r3, #1
 800e322:	b2db      	uxtb	r3, r3
 800e324:	2b00      	cmp	r3, #0
 800e326:	d011      	beq.n	800e34c <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800e328:	69bb      	ldr	r3, [r7, #24]
 800e32a:	617b      	str	r3, [r7, #20]
 800e32c:	e00e      	b.n	800e34c <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800e32e:	2301      	movs	r3, #1
 800e330:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800e332:	69bb      	ldr	r3, [r7, #24]
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	68fa      	ldr	r2, [r7, #12]
 800e338:	4413      	add	r3, r2
 800e33a:	881b      	ldrh	r3, [r3, #0]
 800e33c:	88fa      	ldrh	r2, [r7, #6]
 800e33e:	429a      	cmp	r2, r3
 800e340:	d104      	bne.n	800e34c <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800e342:	2309      	movs	r3, #9
 800e344:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	617b      	str	r3, [r7, #20]
                break;
 800e34a:	e005      	b.n	800e358 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e34c:	69bb      	ldr	r3, [r7, #24]
 800e34e:	3b01      	subs	r3, #1
 800e350:	61bb      	str	r3, [r7, #24]
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	dada      	bge.n	800e30e <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800e358:	697a      	ldr	r2, [r7, #20]
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	429a      	cmp	r2, r3
 800e35e:	d214      	bcs.n	800e38a <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	009b      	lsls	r3, r3, #2
 800e364:	68fa      	ldr	r2, [r7, #12]
 800e366:	4413      	add	r3, r2
 800e368:	88fa      	ldrh	r2, [r7, #6]
 800e36a:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	009b      	lsls	r3, r3, #2
 800e370:	68fa      	ldr	r2, [r7, #12]
 800e372:	4413      	add	r3, r2
 800e374:	797a      	ldrb	r2, [r7, #5]
 800e376:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800e378:	697b      	ldr	r3, [r7, #20]
 800e37a:	009b      	lsls	r3, r3, #2
 800e37c:	68fa      	ldr	r2, [r7, #12]
 800e37e:	4413      	add	r3, r2
 800e380:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800e384:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800e386:	2300      	movs	r3, #0
 800e388:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800e38a:	7ffb      	ldrb	r3, [r7, #31]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3720      	adds	r7, #32
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}
 800e394:	080152cc 	.word	0x080152cc
 800e398:	0801593c 	.word	0x0801593c
 800e39c:	080152f0 	.word	0x080152f0
 800e3a0:	08015330 	.word	0x08015330

0800e3a4 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b084      	sub	sp, #16
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	60f8      	str	r0, [r7, #12]
 800e3ac:	60b9      	str	r1, [r7, #8]
 800e3ae:	4611      	mov	r1, r2
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	71fb      	strb	r3, [r7, #7]
 800e3b6:	4613      	mov	r3, r2
 800e3b8:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d106      	bne.n	800e3ce <updateRecord+0x2a>
 800e3c0:	4b13      	ldr	r3, [pc, #76]	; (800e410 <updateRecord+0x6c>)
 800e3c2:	4a14      	ldr	r2, [pc, #80]	; (800e414 <updateRecord+0x70>)
 800e3c4:	f240 2152 	movw	r1, #594	; 0x252
 800e3c8:	4813      	ldr	r0, [pc, #76]	; (800e418 <updateRecord+0x74>)
 800e3ca:	f004 f8c7 	bl	801255c <__assert_func>

    if( shouldDelete == true )
 800e3ce:	79bb      	ldrb	r3, [r7, #6]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d012      	beq.n	800e3fa <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	009b      	lsls	r3, r3, #2
 800e3d8:	68fa      	ldr	r2, [r7, #12]
 800e3da:	4413      	add	r3, r2
 800e3dc:	2200      	movs	r2, #0
 800e3de:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	009b      	lsls	r3, r3, #2
 800e3e4:	68fa      	ldr	r2, [r7, #12]
 800e3e6:	4413      	add	r3, r2
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	009b      	lsls	r3, r3, #2
 800e3f0:	68fa      	ldr	r2, [r7, #12]
 800e3f2:	4413      	add	r3, r2
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800e3f8:	e005      	b.n	800e406 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	009b      	lsls	r3, r3, #2
 800e3fe:	68fa      	ldr	r2, [r7, #12]
 800e400:	4413      	add	r3, r2
 800e402:	79fa      	ldrb	r2, [r7, #7]
 800e404:	70da      	strb	r2, [r3, #3]
}
 800e406:	bf00      	nop
 800e408:	3710      	adds	r7, #16
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}
 800e40e:	bf00      	nop
 800e410:	08015320 	.word	0x08015320
 800e414:	08015948 	.word	0x08015948
 800e418:	080152f0 	.word	0x080152f0

0800e41c <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b088      	sub	sp, #32
 800e420:	af00      	add	r7, sp, #0
 800e422:	60f8      	str	r0, [r7, #12]
 800e424:	460b      	mov	r3, r1
 800e426:	607a      	str	r2, [r7, #4]
 800e428:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e42a:	2300      	movs	r3, #0
 800e42c:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800e42e:	2300      	movs	r3, #0
 800e430:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800e432:	2300      	movs	r3, #0
 800e434:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800e436:	2300      	movs	r3, #0
 800e438:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d106      	bne.n	800e44e <stateSelect+0x32>
 800e440:	4b43      	ldr	r3, [pc, #268]	; (800e550 <stateSelect+0x134>)
 800e442:	4a44      	ldr	r2, [pc, #272]	; (800e554 <stateSelect+0x138>)
 800e444:	f240 216d 	movw	r1, #621	; 0x26d
 800e448:	4843      	ldr	r0, [pc, #268]	; (800e558 <stateSelect+0x13c>)
 800e44a:	f004 f887 	bl	801255c <__assert_func>
    assert( searchStates != 0U );
 800e44e:	897b      	ldrh	r3, [r7, #10]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d106      	bne.n	800e462 <stateSelect+0x46>
 800e454:	4b41      	ldr	r3, [pc, #260]	; (800e55c <stateSelect+0x140>)
 800e456:	4a3f      	ldr	r2, [pc, #252]	; (800e554 <stateSelect+0x138>)
 800e458:	f240 216e 	movw	r1, #622	; 0x26e
 800e45c:	483e      	ldr	r0, [pc, #248]	; (800e558 <stateSelect+0x13c>)
 800e45e:	f004 f87d 	bl	801255c <__assert_func>
    assert( pCursor != NULL );
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d106      	bne.n	800e476 <stateSelect+0x5a>
 800e468:	4b3d      	ldr	r3, [pc, #244]	; (800e560 <stateSelect+0x144>)
 800e46a:	4a3a      	ldr	r2, [pc, #232]	; (800e554 <stateSelect+0x138>)
 800e46c:	f240 216f 	movw	r1, #623	; 0x26f
 800e470:	4839      	ldr	r0, [pc, #228]	; (800e558 <stateSelect+0x13c>)
 800e472:	f004 f873 	bl	801255c <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800e476:	8bbb      	ldrh	r3, [r7, #28]
 800e478:	f043 0302 	orr.w	r3, r3, #2
 800e47c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800e47e:	8bbb      	ldrh	r3, [r7, #28]
 800e480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e484:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800e486:	8bbb      	ldrh	r3, [r7, #28]
 800e488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e48c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800e48e:	8bbb      	ldrh	r3, [r7, #28]
 800e490:	f043 0310 	orr.w	r3, r3, #16
 800e494:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800e496:	8bbb      	ldrh	r3, [r7, #28]
 800e498:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e49c:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800e49e:	8bba      	ldrh	r2, [r7, #28]
 800e4a0:	897b      	ldrh	r3, [r7, #10]
 800e4a2:	4013      	ands	r3, r2
 800e4a4:	b29b      	uxth	r3, r3
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d106      	bne.n	800e4b8 <stateSelect+0x9c>
 800e4aa:	4b2e      	ldr	r3, [pc, #184]	; (800e564 <stateSelect+0x148>)
 800e4ac:	4a29      	ldr	r2, [pc, #164]	; (800e554 <stateSelect+0x138>)
 800e4ae:	f240 2179 	movw	r1, #633	; 0x279
 800e4b2:	4829      	ldr	r0, [pc, #164]	; (800e558 <stateSelect+0x13c>)
 800e4b4:	f004 f852 	bl	801255c <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800e4b8:	8bbb      	ldrh	r3, [r7, #28]
 800e4ba:	43da      	mvns	r2, r3
 800e4bc:	897b      	ldrh	r3, [r7, #10]
 800e4be:	4013      	ands	r3, r2
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d006      	beq.n	800e4d2 <stateSelect+0xb6>
 800e4c4:	4b28      	ldr	r3, [pc, #160]	; (800e568 <stateSelect+0x14c>)
 800e4c6:	4a23      	ldr	r2, [pc, #140]	; (800e554 <stateSelect+0x138>)
 800e4c8:	f240 217a 	movw	r1, #634	; 0x27a
 800e4cc:	4822      	ldr	r0, [pc, #136]	; (800e558 <stateSelect+0x13c>)
 800e4ce:	f004 f845 	bl	801255c <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	689b      	ldr	r3, [r3, #8]
 800e4dc:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800e4de:	e02d      	b.n	800e53c <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800e4e0:	897a      	ldrh	r2, [r7, #10]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	009b      	lsls	r3, r3, #2
 800e4e8:	69b9      	ldr	r1, [r7, #24]
 800e4ea:	440b      	add	r3, r1
 800e4ec:	78db      	ldrb	r3, [r3, #3]
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	2301      	movs	r3, #1
 800e4f2:	408b      	lsls	r3, r1
 800e4f4:	401a      	ands	r2, r3
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	69b9      	ldr	r1, [r7, #24]
 800e4fe:	440b      	add	r3, r1
 800e500:	78db      	ldrb	r3, [r3, #3]
 800e502:	4619      	mov	r1, r3
 800e504:	2301      	movs	r3, #1
 800e506:	408b      	lsls	r3, r1
 800e508:	429a      	cmp	r2, r3
 800e50a:	bf0c      	ite	eq
 800e50c:	2301      	moveq	r3, #1
 800e50e:	2300      	movne	r3, #0
 800e510:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800e512:	7dfb      	ldrb	r3, [r7, #23]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d00c      	beq.n	800e532 <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	009b      	lsls	r3, r3, #2
 800e51e:	69ba      	ldr	r2, [r7, #24]
 800e520:	4413      	add	r3, r2
 800e522:	881b      	ldrh	r3, [r3, #0]
 800e524:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	1c5a      	adds	r2, r3, #1
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	601a      	str	r2, [r3, #0]
            break;
 800e530:	e009      	b.n	800e546 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	1c5a      	adds	r2, r3, #1
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	693a      	ldr	r2, [r7, #16]
 800e542:	429a      	cmp	r2, r3
 800e544:	d8cc      	bhi.n	800e4e0 <stateSelect+0xc4>
    }

    return packetId;
 800e546:	8bfb      	ldrh	r3, [r7, #30]
}
 800e548:	4618      	mov	r0, r3
 800e54a:	3720      	adds	r7, #32
 800e54c:	46bd      	mov	sp, r7
 800e54e:	bd80      	pop	{r7, pc}
 800e550:	08015340 	.word	0x08015340
 800e554:	08015958 	.word	0x08015958
 800e558:	080152f0 	.word	0x080152f0
 800e55c:	08015358 	.word	0x08015358
 800e560:	0801536c 	.word	0x0801536c
 800e564:	0801537c 	.word	0x0801537c
 800e568:	080153a4 	.word	0x080153a4

0800e56c <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800e56c:	b480      	push	{r7}
 800e56e:	b085      	sub	sp, #20
 800e570:	af00      	add	r7, sp, #0
 800e572:	4603      	mov	r3, r0
 800e574:	71fb      	strb	r3, [r7, #7]
 800e576:	460b      	mov	r3, r1
 800e578:	71bb      	strb	r3, [r7, #6]
 800e57a:	4613      	mov	r3, r2
 800e57c:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e57e:	2300      	movs	r3, #0
 800e580:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800e582:	797b      	ldrb	r3, [r7, #5]
 800e584:	2b02      	cmp	r3, #2
 800e586:	bf0c      	ite	eq
 800e588:	2301      	moveq	r3, #1
 800e58a:	2300      	movne	r3, #0
 800e58c:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800e58e:	79fb      	ldrb	r3, [r7, #7]
 800e590:	2b03      	cmp	r3, #3
 800e592:	d827      	bhi.n	800e5e4 <MQTT_CalculateStateAck+0x78>
 800e594:	a201      	add	r2, pc, #4	; (adr r2, 800e59c <MQTT_CalculateStateAck+0x30>)
 800e596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e59a:	bf00      	nop
 800e59c:	0800e5ad 	.word	0x0800e5ad
 800e5a0:	0800e5bf 	.word	0x0800e5bf
 800e5a4:	0800e5cf 	.word	0x0800e5cf
 800e5a8:	0800e5df 	.word	0x0800e5df
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800e5ac:	797b      	ldrb	r3, [r7, #5]
 800e5ae:	2b01      	cmp	r3, #1
 800e5b0:	bf0c      	ite	eq
 800e5b2:	2301      	moveq	r3, #1
 800e5b4:	2300      	movne	r3, #0
 800e5b6:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800e5b8:	230a      	movs	r3, #10
 800e5ba:	73fb      	strb	r3, [r7, #15]
            break;
 800e5bc:	e013      	b.n	800e5e6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800e5be:	79bb      	ldrb	r3, [r7, #6]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d101      	bne.n	800e5c8 <MQTT_CalculateStateAck+0x5c>
 800e5c4:	2308      	movs	r3, #8
 800e5c6:	e000      	b.n	800e5ca <MQTT_CalculateStateAck+0x5e>
 800e5c8:	2304      	movs	r3, #4
 800e5ca:	73fb      	strb	r3, [r7, #15]
            break;
 800e5cc:	e00b      	b.n	800e5e6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800e5ce:	79bb      	ldrb	r3, [r7, #6]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d101      	bne.n	800e5d8 <MQTT_CalculateStateAck+0x6c>
 800e5d4:	2309      	movs	r3, #9
 800e5d6:	e000      	b.n	800e5da <MQTT_CalculateStateAck+0x6e>
 800e5d8:	2305      	movs	r3, #5
 800e5da:	73fb      	strb	r3, [r7, #15]
            break;
 800e5dc:	e003      	b.n	800e5e6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800e5de:	230a      	movs	r3, #10
 800e5e0:	73fb      	strb	r3, [r7, #15]
            break;
 800e5e2:	e000      	b.n	800e5e6 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800e5e4:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800e5e6:	7bbb      	ldrb	r3, [r7, #14]
 800e5e8:	f083 0301 	eor.w	r3, r3, #1
 800e5ec:	b2db      	uxtb	r3, r3
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d001      	beq.n	800e5f6 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800e5f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3714      	adds	r7, #20
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e602:	4770      	bx	lr

0800e604 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b088      	sub	sp, #32
 800e608:	af02      	add	r7, sp, #8
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	60b9      	str	r1, [r7, #8]
 800e60e:	607a      	str	r2, [r7, #4]
 800e610:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800e612:	2308      	movs	r3, #8
 800e614:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800e616:	2300      	movs	r3, #0
 800e618:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800e61a:	2300      	movs	r3, #0
 800e61c:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d106      	bne.n	800e632 <updateStateAck+0x2e>
 800e624:	4b22      	ldr	r3, [pc, #136]	; (800e6b0 <updateStateAck+0xac>)
 800e626:	4a23      	ldr	r2, [pc, #140]	; (800e6b4 <updateStateAck+0xb0>)
 800e628:	f240 21cf 	movw	r1, #719	; 0x2cf
 800e62c:	4822      	ldr	r0, [pc, #136]	; (800e6b8 <updateStateAck+0xb4>)
 800e62e:	f003 ff95 	bl	801255c <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800e632:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e636:	2b0a      	cmp	r3, #10
 800e638:	d003      	beq.n	800e642 <updateStateAck+0x3e>
 800e63a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e63e:	2b04      	cmp	r3, #4
 800e640:	d101      	bne.n	800e646 <updateStateAck+0x42>
 800e642:	2301      	movs	r3, #1
 800e644:	e000      	b.n	800e648 <updateStateAck+0x44>
 800e646:	2300      	movs	r3, #0
 800e648:	75bb      	strb	r3, [r7, #22]
 800e64a:	7dbb      	ldrb	r3, [r7, #22]
 800e64c:	f003 0301 	and.w	r3, r3, #1
 800e650:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800e652:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800e656:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e65a:	4611      	mov	r1, r2
 800e65c:	4618      	mov	r0, r3
 800e65e:	f7ff fcc3 	bl	800dfe8 <validateTransitionAck>
 800e662:	4603      	mov	r3, r0
 800e664:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800e666:	7d7b      	ldrb	r3, [r7, #21]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d01c      	beq.n	800e6a6 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800e66c:	2300      	movs	r3, #0
 800e66e:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800e670:	f897 2020 	ldrb.w	r2, [r7, #32]
 800e674:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e678:	429a      	cmp	r2, r3
 800e67a:	d014      	beq.n	800e6a6 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800e67c:	7dbb      	ldrb	r3, [r7, #22]
 800e67e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800e682:	6879      	ldr	r1, [r7, #4]
 800e684:	68f8      	ldr	r0, [r7, #12]
 800e686:	f7ff fe8d 	bl	800e3a4 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800e68a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e68e:	2b04      	cmp	r3, #4
 800e690:	d109      	bne.n	800e6a6 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800e692:	887a      	ldrh	r2, [r7, #2]
 800e694:	2304      	movs	r3, #4
 800e696:	9300      	str	r3, [sp, #0]
 800e698:	2302      	movs	r3, #2
 800e69a:	68b9      	ldr	r1, [r7, #8]
 800e69c:	68f8      	ldr	r0, [r7, #12]
 800e69e:	f7ff fdfd 	bl	800e29c <addRecord>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e6a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3718      	adds	r7, #24
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}
 800e6b0:	08015320 	.word	0x08015320
 800e6b4:	08015964 	.word	0x08015964
 800e6b8:	080152f0 	.word	0x080152f0

0800e6bc <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800e6bc:	b590      	push	{r4, r7, lr}
 800e6be:	b089      	sub	sp, #36	; 0x24
 800e6c0:	af02      	add	r7, sp, #8
 800e6c2:	60f8      	str	r0, [r7, #12]
 800e6c4:	60b9      	str	r1, [r7, #8]
 800e6c6:	4611      	mov	r1, r2
 800e6c8:	461a      	mov	r2, r3
 800e6ca:	460b      	mov	r3, r1
 800e6cc:	80fb      	strh	r3, [r7, #6]
 800e6ce:	4613      	mov	r3, r2
 800e6d0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d106      	bne.n	800e6ee <updateStatePublish+0x32>
 800e6e0:	4b29      	ldr	r3, [pc, #164]	; (800e788 <updateStatePublish+0xcc>)
 800e6e2:	4a2a      	ldr	r2, [pc, #168]	; (800e78c <updateStatePublish+0xd0>)
 800e6e4:	f44f 7143 	mov.w	r1, #780	; 0x30c
 800e6e8:	4829      	ldr	r0, [pc, #164]	; (800e790 <updateStatePublish+0xd4>)
 800e6ea:	f003 ff37 	bl	801255c <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e6ee:	88fb      	ldrh	r3, [r7, #6]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d106      	bne.n	800e702 <updateStatePublish+0x46>
 800e6f4:	4b27      	ldr	r3, [pc, #156]	; (800e794 <updateStatePublish+0xd8>)
 800e6f6:	4a25      	ldr	r2, [pc, #148]	; (800e78c <updateStatePublish+0xd0>)
 800e6f8:	f240 310d 	movw	r1, #781	; 0x30d
 800e6fc:	4824      	ldr	r0, [pc, #144]	; (800e790 <updateStatePublish+0xd4>)
 800e6fe:	f003 ff2d 	bl	801255c <__assert_func>
    assert( qos != MQTTQoS0 );
 800e702:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e706:	2b00      	cmp	r3, #0
 800e708:	d106      	bne.n	800e718 <updateStatePublish+0x5c>
 800e70a:	4b23      	ldr	r3, [pc, #140]	; (800e798 <updateStatePublish+0xdc>)
 800e70c:	4a1f      	ldr	r2, [pc, #124]	; (800e78c <updateStatePublish+0xd0>)
 800e70e:	f240 310e 	movw	r1, #782	; 0x30e
 800e712:	481f      	ldr	r0, [pc, #124]	; (800e790 <updateStatePublish+0xd4>)
 800e714:	f003 ff22 	bl	801255c <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800e718:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e71c:	797a      	ldrb	r2, [r7, #5]
 800e71e:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 800e722:	f897 002c 	ldrb.w	r0, [r7, #44]	; 0x2c
 800e726:	f7ff fbf9 	bl	800df1c <validateTransitionPublish>
 800e72a:	4603      	mov	r3, r0
 800e72c:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800e72e:	7dbb      	ldrb	r3, [r7, #22]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d021      	beq.n	800e778 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800e734:	797b      	ldrb	r3, [r7, #5]
 800e736:	2b01      	cmp	r3, #1
 800e738:	d10f      	bne.n	800e75a <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	6858      	ldr	r0, [r3, #4]
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	68d9      	ldr	r1, [r3, #12]
 800e742:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800e746:	88fa      	ldrh	r2, [r7, #6]
 800e748:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800e74c:	9300      	str	r3, [sp, #0]
 800e74e:	4623      	mov	r3, r4
 800e750:	f7ff fda4 	bl	800e29c <addRecord>
 800e754:	4603      	mov	r3, r0
 800e756:	75fb      	strb	r3, [r7, #23]
 800e758:	e010      	b.n	800e77c <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800e75a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800e75e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800e762:	429a      	cmp	r2, r3
 800e764:	d00a      	beq.n	800e77c <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	6818      	ldr	r0, [r3, #0]
 800e76a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800e76e:	2300      	movs	r3, #0
 800e770:	68b9      	ldr	r1, [r7, #8]
 800e772:	f7ff fe17 	bl	800e3a4 <updateRecord>
 800e776:	e001      	b.n	800e77c <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800e778:	2308      	movs	r3, #8
 800e77a:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e77c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e77e:	4618      	mov	r0, r3
 800e780:	371c      	adds	r7, #28
 800e782:	46bd      	mov	sp, r7
 800e784:	bd90      	pop	{r4, r7, pc}
 800e786:	bf00      	nop
 800e788:	08015340 	.word	0x08015340
 800e78c:	08015974 	.word	0x08015974
 800e790:	080152f0 	.word	0x080152f0
 800e794:	080152cc 	.word	0x080152cc
 800e798:	08015330 	.word	0x08015330

0800e79c <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800e79c:	b590      	push	{r4, r7, lr}
 800e79e:	b087      	sub	sp, #28
 800e7a0:	af02      	add	r7, sp, #8
 800e7a2:	6078      	str	r0, [r7, #4]
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	807b      	strh	r3, [r7, #2]
 800e7a8:	4613      	mov	r3, r2
 800e7aa:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800e7b0:	787b      	ldrb	r3, [r7, #1]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d102      	bne.n	800e7bc <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	73fb      	strb	r3, [r7, #15]
 800e7ba:	e014      	b.n	800e7e6 <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800e7bc:	887b      	ldrh	r3, [r7, #2]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d002      	beq.n	800e7c8 <MQTT_ReserveState+0x2c>
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d102      	bne.n	800e7ce <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	73fb      	strb	r3, [r7, #15]
 800e7cc:	e00b      	b.n	800e7e6 <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6818      	ldr	r0, [r3, #0]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6899      	ldr	r1, [r3, #8]
 800e7d6:	787b      	ldrb	r3, [r7, #1]
 800e7d8:	887a      	ldrh	r2, [r7, #2]
 800e7da:	2401      	movs	r4, #1
 800e7dc:	9400      	str	r4, [sp, #0]
 800e7de:	f7ff fd5d 	bl	800e29c <addRecord>
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800e7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	3714      	adds	r7, #20
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd90      	pop	{r4, r7, pc}

0800e7f0 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b085      	sub	sp, #20
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	460a      	mov	r2, r1
 800e7fa:	71fb      	strb	r3, [r7, #7]
 800e7fc:	4613      	mov	r3, r2
 800e7fe:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e800:	2300      	movs	r3, #0
 800e802:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800e804:	79bb      	ldrb	r3, [r7, #6]
 800e806:	2b02      	cmp	r3, #2
 800e808:	d011      	beq.n	800e82e <MQTT_CalculateStatePublish+0x3e>
 800e80a:	2b02      	cmp	r3, #2
 800e80c:	dc17      	bgt.n	800e83e <MQTT_CalculateStatePublish+0x4e>
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d002      	beq.n	800e818 <MQTT_CalculateStatePublish+0x28>
 800e812:	2b01      	cmp	r3, #1
 800e814:	d003      	beq.n	800e81e <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800e816:	e012      	b.n	800e83e <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800e818:	230a      	movs	r3, #10
 800e81a:	73fb      	strb	r3, [r7, #15]
            break;
 800e81c:	e010      	b.n	800e840 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800e81e:	79fb      	ldrb	r3, [r7, #7]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d101      	bne.n	800e828 <MQTT_CalculateStatePublish+0x38>
 800e824:	2306      	movs	r3, #6
 800e826:	e000      	b.n	800e82a <MQTT_CalculateStatePublish+0x3a>
 800e828:	2302      	movs	r3, #2
 800e82a:	73fb      	strb	r3, [r7, #15]
            break;
 800e82c:	e008      	b.n	800e840 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800e82e:	79fb      	ldrb	r3, [r7, #7]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d101      	bne.n	800e838 <MQTT_CalculateStatePublish+0x48>
 800e834:	2307      	movs	r3, #7
 800e836:	e000      	b.n	800e83a <MQTT_CalculateStatePublish+0x4a>
 800e838:	2303      	movs	r3, #3
 800e83a:	73fb      	strb	r3, [r7, #15]
            break;
 800e83c:	e000      	b.n	800e840 <MQTT_CalculateStatePublish+0x50>
            break;
 800e83e:	bf00      	nop
    }

    return calculatedState;
 800e840:	7bfb      	ldrb	r3, [r7, #15]
}
 800e842:	4618      	mov	r0, r3
 800e844:	3714      	adds	r7, #20
 800e846:	46bd      	mov	sp, r7
 800e848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84c:	4770      	bx	lr

0800e84e <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800e84e:	b590      	push	{r4, r7, lr}
 800e850:	b08b      	sub	sp, #44	; 0x2c
 800e852:	af04      	add	r7, sp, #16
 800e854:	6078      	str	r0, [r7, #4]
 800e856:	4608      	mov	r0, r1
 800e858:	4611      	mov	r1, r2
 800e85a:	461a      	mov	r2, r3
 800e85c:	4603      	mov	r3, r0
 800e85e:	807b      	strh	r3, [r7, #2]
 800e860:	460b      	mov	r3, r1
 800e862:	707b      	strb	r3, [r7, #1]
 800e864:	4613      	mov	r3, r2
 800e866:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800e868:	2300      	movs	r3, #0
 800e86a:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800e86c:	2300      	movs	r3, #0
 800e86e:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800e870:	2300      	movs	r3, #0
 800e872:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800e874:	2300      	movs	r3, #0
 800e876:	43db      	mvns	r3, r3
 800e878:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800e87a:	2300      	movs	r3, #0
 800e87c:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d002      	beq.n	800e88a <MQTT_UpdateStatePublish+0x3c>
 800e884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e886:	2b00      	cmp	r3, #0
 800e888:	d102      	bne.n	800e890 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800e88a:	2301      	movs	r3, #1
 800e88c:	75fb      	strb	r3, [r7, #23]
 800e88e:	e028      	b.n	800e8e2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800e890:	783b      	ldrb	r3, [r7, #0]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d103      	bne.n	800e89e <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800e896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e898:	220a      	movs	r2, #10
 800e89a:	701a      	strb	r2, [r3, #0]
 800e89c:	e021      	b.n	800e8e2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800e89e:	887b      	ldrh	r3, [r7, #2]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d102      	bne.n	800e8aa <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800e8a4:	2301      	movs	r3, #1
 800e8a6:	75fb      	strb	r3, [r7, #23]
 800e8a8:	e01b      	b.n	800e8e2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800e8aa:	787b      	ldrb	r3, [r7, #1]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d118      	bne.n	800e8e2 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6818      	ldr	r0, [r3, #0]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	6899      	ldr	r1, [r3, #8]
 800e8b8:	f107 040d 	add.w	r4, r7, #13
 800e8bc:	887a      	ldrh	r2, [r7, #2]
 800e8be:	f107 030e 	add.w	r3, r7, #14
 800e8c2:	9300      	str	r3, [sp, #0]
 800e8c4:	4623      	mov	r3, r4
 800e8c6:	f7ff fc31 	bl	800e12c <findInRecord>
 800e8ca:	6138      	str	r0, [r7, #16]
                                    pMqttContext->outgoingPublishRecordMaxCount,
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	43db      	mvns	r3, r3
 800e8d0:	693a      	ldr	r2, [r7, #16]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d003      	beq.n	800e8de <MQTT_UpdateStatePublish+0x90>
 800e8d6:	7b7b      	ldrb	r3, [r7, #13]
 800e8d8:	783a      	ldrb	r2, [r7, #0]
 800e8da:	429a      	cmp	r2, r3
 800e8dc:	d001      	beq.n	800e8e2 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800e8de:	2301      	movs	r3, #1
 800e8e0:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800e8e2:	783b      	ldrb	r3, [r7, #0]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d020      	beq.n	800e92a <MQTT_UpdateStatePublish+0xdc>
 800e8e8:	7dfb      	ldrb	r3, [r7, #23]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d11d      	bne.n	800e92a <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800e8ee:	783a      	ldrb	r2, [r7, #0]
 800e8f0:	787b      	ldrb	r3, [r7, #1]
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	f7ff ff7b 	bl	800e7f0 <MQTT_CalculateStatePublish>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800e8fe:	7bbb      	ldrb	r3, [r7, #14]
 800e900:	7878      	ldrb	r0, [r7, #1]
 800e902:	8879      	ldrh	r1, [r7, #2]
 800e904:	7bfa      	ldrb	r2, [r7, #15]
 800e906:	9202      	str	r2, [sp, #8]
 800e908:	9301      	str	r3, [sp, #4]
 800e90a:	783b      	ldrb	r3, [r7, #0]
 800e90c:	9300      	str	r3, [sp, #0]
 800e90e:	4603      	mov	r3, r0
 800e910:	460a      	mov	r2, r1
 800e912:	6939      	ldr	r1, [r7, #16]
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f7ff fed1 	bl	800e6bc <updateStatePublish>
 800e91a:	4603      	mov	r3, r0
 800e91c:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800e91e:	7dfb      	ldrb	r3, [r7, #23]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d102      	bne.n	800e92a <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800e924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e926:	7bfa      	ldrb	r2, [r7, #15]
 800e928:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800e92a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	371c      	adds	r7, #28
 800e930:	46bd      	mov	sp, r7
 800e932:	bd90      	pop	{r4, r7, pc}

0800e934 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b08a      	sub	sp, #40	; 0x28
 800e938:	af02      	add	r7, sp, #8
 800e93a:	6078      	str	r0, [r7, #4]
 800e93c:	4608      	mov	r0, r1
 800e93e:	4611      	mov	r1, r2
 800e940:	461a      	mov	r2, r3
 800e942:	4603      	mov	r3, r0
 800e944:	807b      	strh	r3, [r7, #2]
 800e946:	460b      	mov	r3, r1
 800e948:	707b      	strb	r3, [r7, #1]
 800e94a:	4613      	mov	r3, r2
 800e94c:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800e94e:	2300      	movs	r3, #0
 800e950:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800e952:	2300      	movs	r3, #0
 800e954:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800e956:	783a      	ldrb	r2, [r7, #0]
 800e958:	787b      	ldrb	r3, [r7, #1]
 800e95a:	4611      	mov	r1, r2
 800e95c:	4618      	mov	r0, r3
 800e95e:	f7ff fbb7 	bl	800e0d0 <isPublishOutgoing>
 800e962:	4603      	mov	r3, r0
 800e964:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800e966:	2300      	movs	r3, #0
 800e968:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800e96a:	2300      	movs	r3, #0
 800e96c:	43db      	mvns	r3, r3
 800e96e:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800e970:	2300      	movs	r3, #0
 800e972:	43db      	mvns	r3, r3
 800e974:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800e976:	2300      	movs	r3, #0
 800e978:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800e97a:	2305      	movs	r3, #5
 800e97c:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d002      	beq.n	800e98a <MQTT_UpdateStateAck+0x56>
 800e984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e986:	2b00      	cmp	r3, #0
 800e988:	d102      	bne.n	800e990 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800e98a:	2301      	movs	r3, #1
 800e98c:	74fb      	strb	r3, [r7, #19]
 800e98e:	e027      	b.n	800e9e0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800e990:	887b      	ldrh	r3, [r7, #2]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d102      	bne.n	800e99c <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800e996:	2301      	movs	r3, #1
 800e998:	74fb      	strb	r3, [r7, #19]
 800e99a:	e021      	b.n	800e9e0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800e99c:	787b      	ldrb	r3, [r7, #1]
 800e99e:	2b03      	cmp	r3, #3
 800e9a0:	d902      	bls.n	800e9a8 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	74fb      	strb	r3, [r7, #19]
 800e9a6:	e01b      	b.n	800e9e0 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800e9a8:	7c7b      	ldrb	r3, [r7, #17]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d006      	beq.n	800e9bc <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	689b      	ldr	r3, [r3, #8]
 800e9b8:	61fb      	str	r3, [r7, #28]
 800e9ba:	e005      	b.n	800e9c8 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	68db      	ldr	r3, [r3, #12]
 800e9c6:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800e9c8:	f107 010f 	add.w	r1, r7, #15
 800e9cc:	887a      	ldrh	r2, [r7, #2]
 800e9ce:	f107 0310 	add.w	r3, r7, #16
 800e9d2:	9300      	str	r3, [sp, #0]
 800e9d4:	460b      	mov	r3, r1
 800e9d6:	69f9      	ldr	r1, [r7, #28]
 800e9d8:	6978      	ldr	r0, [r7, #20]
 800e9da:	f7ff fba7 	bl	800e12c <findInRecord>
 800e9de:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	43db      	mvns	r3, r3
 800e9e4:	69ba      	ldr	r2, [r7, #24]
 800e9e6:	429a      	cmp	r2, r3
 800e9e8:	d01a      	beq.n	800ea20 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800e9ea:	7bfa      	ldrb	r2, [r7, #15]
 800e9ec:	7839      	ldrb	r1, [r7, #0]
 800e9ee:	787b      	ldrb	r3, [r7, #1]
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7ff fdbb 	bl	800e56c <MQTT_CalculateStateAck>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800e9fa:	7c3b      	ldrb	r3, [r7, #16]
 800e9fc:	8879      	ldrh	r1, [r7, #2]
 800e9fe:	7cba      	ldrb	r2, [r7, #18]
 800ea00:	9201      	str	r2, [sp, #4]
 800ea02:	9300      	str	r3, [sp, #0]
 800ea04:	460b      	mov	r3, r1
 800ea06:	69ba      	ldr	r2, [r7, #24]
 800ea08:	69f9      	ldr	r1, [r7, #28]
 800ea0a:	6978      	ldr	r0, [r7, #20]
 800ea0c:	f7ff fdfa 	bl	800e604 <updateStateAck>
 800ea10:	4603      	mov	r3, r0
 800ea12:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800ea14:	7cfb      	ldrb	r3, [r7, #19]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d102      	bne.n	800ea20 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800ea1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea1c:	7cba      	ldrb	r2, [r7, #18]
 800ea1e:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800ea20:	7cfb      	ldrb	r3, [r7, #19]
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	3720      	adds	r7, #32
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}

0800ea2a <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800ea2a:	b580      	push	{r7, lr}
 800ea2c:	b086      	sub	sp, #24
 800ea2e:	af00      	add	r7, sp, #0
 800ea30:	60f8      	str	r0, [r7, #12]
 800ea32:	60b9      	str	r1, [r7, #8]
 800ea34:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800ea36:	2300      	movs	r3, #0
 800ea38:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d01b      	beq.n	800ea7c <MQTT_PubrelToResend+0x52>
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d018      	beq.n	800ea7c <MQTT_PubrelToResend+0x52>
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d015      	beq.n	800ea7c <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800ea50:	8abb      	ldrh	r3, [r7, #20]
 800ea52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ea56:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800ea58:	8abb      	ldrh	r3, [r7, #20]
 800ea5a:	f043 0310 	orr.w	r3, r3, #16
 800ea5e:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800ea60:	8abb      	ldrh	r3, [r7, #20]
 800ea62:	68ba      	ldr	r2, [r7, #8]
 800ea64:	4619      	mov	r1, r3
 800ea66:	68f8      	ldr	r0, [r7, #12]
 800ea68:	f7ff fcd8 	bl	800e41c <stateSelect>
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800ea70:	8afb      	ldrh	r3, [r7, #22]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d002      	beq.n	800ea7c <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2204      	movs	r2, #4
 800ea7a:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800ea7c:	8afb      	ldrh	r3, [r7, #22]
}
 800ea7e:	4618      	mov	r0, r3
 800ea80:	3718      	adds	r7, #24
 800ea82:	46bd      	mov	sp, r7
 800ea84:	bd80      	pop	{r7, pc}
	...

0800ea88 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 800ea8e:	af02      	add	r7, sp, #8
 800ea90:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ea94:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ea98:	6018      	str	r0, [r3, #0]
 800ea9a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ea9e:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 800eaa2:	6019      	str	r1, [r3, #0]
 800eaa4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eaa8:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800eaac:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800eaae:	2301      	movs	r3, #1
 800eab0:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800eab4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eab8:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	781a      	ldrb	r2, [r3, #0]
 800eac0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eac4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eac8:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800eaca:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eace:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	88da      	ldrh	r2, [r3, #6]
 800ead6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eada:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eade:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800eae0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eae4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eae8:	2200      	movs	r2, #0
 800eaea:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800eaec:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eaf0:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800eaf8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eafc:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	789a      	ldrb	r2, [r3, #2]
 800eb04:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb08:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eb0c:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800eb0e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb12:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	78da      	ldrb	r2, [r3, #3]
 800eb1a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb1e:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eb22:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800eb24:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb28:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	791a      	ldrb	r2, [r3, #4]
 800eb30:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb34:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eb38:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800eb3a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb3e:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	795a      	ldrb	r2, [r3, #5]
 800eb46:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb4a:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800eb4e:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800eb50:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb54:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	785b      	ldrb	r3, [r3, #1]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d115      	bne.n	800eb8c <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800eb60:	f107 0314 	add.w	r3, r7, #20
 800eb64:	4619      	mov	r1, r3
 800eb66:	482a      	ldr	r0, [pc, #168]	; (800ec10 <transport_recv+0x188>)
 800eb68:	f7fb fc54 	bl	800a414 <ES_WIFI_StartClientConnection>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800eb72:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d001      	beq.n	800eb7e <transport_recv+0xf6>
			return 0;
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	e042      	b.n	800ec04 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800eb7e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb82:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	2201      	movs	r2, #1
 800eb8a:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800eb8c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb90:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	7819      	ldrb	r1, [r3, #0]
 800eb98:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eb9c:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	b298      	uxth	r0, r3
 800eba4:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800eba8:	f5a3 6285 	sub.w	r2, r3, #1064	; 0x428
 800ebac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ebb0:	9301      	str	r3, [sp, #4]
 800ebb2:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	4603      	mov	r3, r0
 800ebba:	6812      	ldr	r2, [r2, #0]
 800ebbc:	4814      	ldr	r0, [pc, #80]	; (800ec10 <transport_recv+0x188>)
 800ebbe:	f7fb fdcf 	bl	800a760 <ES_WIFI_ReceiveData>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	f887 342b 	strb.w	r3, [r7, #1067]	; 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800ebc8:	f897 342b 	ldrb.w	r3, [r7, #1067]	; 0x42b
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00a      	beq.n	800ebe6 <transport_recv+0x15e>
		socketStatus=0;
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		pNetworkContext->socket_open=0;
 800ebd6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ebda:	f2a3 4324 	subw	r3, r3, #1060	; 0x424
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	705a      	strb	r2, [r3, #1]
 800ebe4:	e00c      	b.n	800ec00 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800ebe6:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800ebea:	461a      	mov	r2, r3
 800ebec:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800ebf0:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800ebf4:	2100      	movs	r1, #0
 800ebf6:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800ebf8:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	; 0x428
 800ebfc:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
	}

    return socketStatus;
 800ec00:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
}
 800ec04:	4618      	mov	r0, r3
 800ec06:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	20000d60 	.word	0x20000d60

0800ec14 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800ec14:	b580      	push	{r7, lr}
 800ec16:	b08e      	sub	sp, #56	; 0x38
 800ec18:	af02      	add	r7, sp, #8
 800ec1a:	60f8      	str	r0, [r7, #12]
 800ec1c:	60b9      	str	r1, [r7, #8]
 800ec1e:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800ec20:	2300      	movs	r3, #0
 800ec22:	62fb      	str	r3, [r7, #44]	; 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	88db      	ldrh	r3, [r3, #6]
 800ec2e:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800ec30:	2300      	movs	r3, #0
 800ec32:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800ec34:	2300      	movs	r3, #0
 800ec36:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	789b      	ldrb	r3, [r3, #2]
 800ec3c:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	78db      	ldrb	r3, [r3, #3]
 800ec42:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	791b      	ldrb	r3, [r3, #4]
 800ec48:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	795b      	ldrb	r3, [r3, #5]
 800ec4e:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	785b      	ldrb	r3, [r3, #1]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d111      	bne.n	800ec7c <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800ec58:	f107 0314 	add.w	r3, r7, #20
 800ec5c:	4619      	mov	r1, r3
 800ec5e:	481c      	ldr	r0, [pc, #112]	; (800ecd0 <transport_send+0xbc>)
 800ec60:	f7fb fbd8 	bl	800a414 <ES_WIFI_StartClientConnection>
 800ec64:	4603      	mov	r3, r0
 800ec66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800ec6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d001      	beq.n	800ec76 <transport_send+0x62>
			return 0;
 800ec72:	2300      	movs	r3, #0
 800ec74:	e027      	b.n	800ecc6 <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	7819      	ldrb	r1, [r3, #0]
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	b29a      	uxth	r2, r3
 800ec84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ec88:	9301      	str	r3, [sp, #4]
 800ec8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ec8e:	9300      	str	r3, [sp, #0]
 800ec90:	4613      	mov	r3, r2
 800ec92:	68ba      	ldr	r2, [r7, #8]
 800ec94:	480e      	ldr	r0, [pc, #56]	; (800ecd0 <transport_send+0xbc>)
 800ec96:	f7fb fca7 	bl	800a5e8 <ES_WIFI_SendData>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800eca0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d00a      	beq.n	800ecbe <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800ecae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ecb2:	4619      	mov	r1, r3
 800ecb4:	4807      	ldr	r0, [pc, #28]	; (800ecd4 <transport_send+0xc0>)
 800ecb6:	f004 f967 	bl	8012f88 <iprintf>
		return 0;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	e003      	b.n	800ecc6 <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800ecbe:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800ecc2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

    return socketStatus;
 800ecc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3730      	adds	r7, #48	; 0x30
 800ecca:	46bd      	mov	sp, r7
 800eccc:	bd80      	pop	{r7, pc}
 800ecce:	bf00      	nop
 800ecd0:	20000d60 	.word	0x20000d60
 800ecd4:	080154a4 	.word	0x080154a4

0800ecd8 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b085      	sub	sp, #20
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	60ba      	str	r2, [r7, #8]
 800ece0:	607b      	str	r3, [r7, #4]
 800ece2:	4603      	mov	r3, r0
 800ece4:	73fb      	strb	r3, [r7, #15]
 800ece6:	460b      	mov	r3, r1
 800ece8:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	7bfa      	ldrb	r2, [r7, #15]
 800ecee:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	7bba      	ldrb	r2, [r7, #14]
 800ecf4:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	4a08      	ldr	r2, [pc, #32]	; (800ed1c <init_transport_from_socket+0x44>)
 800ecfa:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	4a08      	ldr	r2, [pc, #32]	; (800ed20 <init_transport_from_socket+0x48>)
 800ed00:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2200      	movs	r2, #0
 800ed06:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	68ba      	ldr	r2, [r7, #8]
 800ed0c:	60da      	str	r2, [r3, #12]
}
 800ed0e:	bf00      	nop
 800ed10:	3714      	adds	r7, #20
 800ed12:	46bd      	mov	sp, r7
 800ed14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed18:	4770      	bx	lr
 800ed1a:	bf00      	nop
 800ed1c:	0800ea89 	.word	0x0800ea89
 800ed20:	0800ec15 	.word	0x0800ec15

0800ed24 <__NVIC_SetPriority>:
{
 800ed24:	b480      	push	{r7}
 800ed26:	b083      	sub	sp, #12
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	6039      	str	r1, [r7, #0]
 800ed2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ed30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	db0a      	blt.n	800ed4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ed38:	683b      	ldr	r3, [r7, #0]
 800ed3a:	b2da      	uxtb	r2, r3
 800ed3c:	490c      	ldr	r1, [pc, #48]	; (800ed70 <__NVIC_SetPriority+0x4c>)
 800ed3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed42:	0112      	lsls	r2, r2, #4
 800ed44:	b2d2      	uxtb	r2, r2
 800ed46:	440b      	add	r3, r1
 800ed48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ed4c:	e00a      	b.n	800ed64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	b2da      	uxtb	r2, r3
 800ed52:	4908      	ldr	r1, [pc, #32]	; (800ed74 <__NVIC_SetPriority+0x50>)
 800ed54:	79fb      	ldrb	r3, [r7, #7]
 800ed56:	f003 030f 	and.w	r3, r3, #15
 800ed5a:	3b04      	subs	r3, #4
 800ed5c:	0112      	lsls	r2, r2, #4
 800ed5e:	b2d2      	uxtb	r2, r2
 800ed60:	440b      	add	r3, r1
 800ed62:	761a      	strb	r2, [r3, #24]
}
 800ed64:	bf00      	nop
 800ed66:	370c      	adds	r7, #12
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr
 800ed70:	e000e100 	.word	0xe000e100
 800ed74:	e000ed00 	.word	0xe000ed00

0800ed78 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ed7c:	4b05      	ldr	r3, [pc, #20]	; (800ed94 <SysTick_Handler+0x1c>)
 800ed7e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ed80:	f002 f986 	bl	8011090 <xTaskGetSchedulerState>
 800ed84:	4603      	mov	r3, r0
 800ed86:	2b01      	cmp	r3, #1
 800ed88:	d001      	beq.n	800ed8e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ed8a:	f003 f96d 	bl	8012068 <xPortSysTickHandler>
  }
}
 800ed8e:	bf00      	nop
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	e000e010 	.word	0xe000e010

0800ed98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	f06f 0004 	mvn.w	r0, #4
 800eda2:	f7ff ffbf 	bl	800ed24 <__NVIC_SetPriority>
#endif
}
 800eda6:	bf00      	nop
 800eda8:	bd80      	pop	{r7, pc}
	...

0800edac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800edac:	b480      	push	{r7}
 800edae:	b083      	sub	sp, #12
 800edb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800edb2:	f3ef 8305 	mrs	r3, IPSR
 800edb6:	603b      	str	r3, [r7, #0]
  return(result);
 800edb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d003      	beq.n	800edc6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800edbe:	f06f 0305 	mvn.w	r3, #5
 800edc2:	607b      	str	r3, [r7, #4]
 800edc4:	e00c      	b.n	800ede0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800edc6:	4b0a      	ldr	r3, [pc, #40]	; (800edf0 <osKernelInitialize+0x44>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d105      	bne.n	800edda <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800edce:	4b08      	ldr	r3, [pc, #32]	; (800edf0 <osKernelInitialize+0x44>)
 800edd0:	2201      	movs	r2, #1
 800edd2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800edd4:	2300      	movs	r3, #0
 800edd6:	607b      	str	r3, [r7, #4]
 800edd8:	e002      	b.n	800ede0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800edda:	f04f 33ff 	mov.w	r3, #4294967295
 800edde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ede0:	687b      	ldr	r3, [r7, #4]
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	370c      	adds	r7, #12
 800ede6:	46bd      	mov	sp, r7
 800ede8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edec:	4770      	bx	lr
 800edee:	bf00      	nop
 800edf0:	20001660 	.word	0x20001660

0800edf4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b082      	sub	sp, #8
 800edf8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800edfa:	f3ef 8305 	mrs	r3, IPSR
 800edfe:	603b      	str	r3, [r7, #0]
  return(result);
 800ee00:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d003      	beq.n	800ee0e <osKernelStart+0x1a>
    stat = osErrorISR;
 800ee06:	f06f 0305 	mvn.w	r3, #5
 800ee0a:	607b      	str	r3, [r7, #4]
 800ee0c:	e010      	b.n	800ee30 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ee0e:	4b0b      	ldr	r3, [pc, #44]	; (800ee3c <osKernelStart+0x48>)
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	2b01      	cmp	r3, #1
 800ee14:	d109      	bne.n	800ee2a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ee16:	f7ff ffbf 	bl	800ed98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ee1a:	4b08      	ldr	r3, [pc, #32]	; (800ee3c <osKernelStart+0x48>)
 800ee1c:	2202      	movs	r2, #2
 800ee1e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ee20:	f001 fcbc 	bl	801079c <vTaskStartScheduler>
      stat = osOK;
 800ee24:	2300      	movs	r3, #0
 800ee26:	607b      	str	r3, [r7, #4]
 800ee28:	e002      	b.n	800ee30 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ee2a:	f04f 33ff 	mov.w	r3, #4294967295
 800ee2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ee30:	687b      	ldr	r3, [r7, #4]
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	3708      	adds	r7, #8
 800ee36:	46bd      	mov	sp, r7
 800ee38:	bd80      	pop	{r7, pc}
 800ee3a:	bf00      	nop
 800ee3c:	20001660 	.word	0x20001660

0800ee40 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b08e      	sub	sp, #56	; 0x38
 800ee44:	af04      	add	r7, sp, #16
 800ee46:	60f8      	str	r0, [r7, #12]
 800ee48:	60b9      	str	r1, [r7, #8]
 800ee4a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee50:	f3ef 8305 	mrs	r3, IPSR
 800ee54:	617b      	str	r3, [r7, #20]
  return(result);
 800ee56:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d17e      	bne.n	800ef5a <osThreadNew+0x11a>
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d07b      	beq.n	800ef5a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ee62:	2380      	movs	r3, #128	; 0x80
 800ee64:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ee66:	2318      	movs	r3, #24
 800ee68:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ee6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee72:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d045      	beq.n	800ef06 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d002      	beq.n	800ee88 <osThreadNew+0x48>
        name = attr->name;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	699b      	ldr	r3, [r3, #24]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d002      	beq.n	800ee96 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	699b      	ldr	r3, [r3, #24]
 800ee94:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ee96:	69fb      	ldr	r3, [r7, #28]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d008      	beq.n	800eeae <osThreadNew+0x6e>
 800ee9c:	69fb      	ldr	r3, [r7, #28]
 800ee9e:	2b38      	cmp	r3, #56	; 0x38
 800eea0:	d805      	bhi.n	800eeae <osThreadNew+0x6e>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	685b      	ldr	r3, [r3, #4]
 800eea6:	f003 0301 	and.w	r3, r3, #1
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d001      	beq.n	800eeb2 <osThreadNew+0x72>
        return (NULL);
 800eeae:	2300      	movs	r3, #0
 800eeb0:	e054      	b.n	800ef5c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	695b      	ldr	r3, [r3, #20]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d003      	beq.n	800eec2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	695b      	ldr	r3, [r3, #20]
 800eebe:	089b      	lsrs	r3, r3, #2
 800eec0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	689b      	ldr	r3, [r3, #8]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d00e      	beq.n	800eee8 <osThreadNew+0xa8>
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	68db      	ldr	r3, [r3, #12]
 800eece:	2bbf      	cmp	r3, #191	; 0xbf
 800eed0:	d90a      	bls.n	800eee8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d006      	beq.n	800eee8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	695b      	ldr	r3, [r3, #20]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d002      	beq.n	800eee8 <osThreadNew+0xa8>
        mem = 1;
 800eee2:	2301      	movs	r3, #1
 800eee4:	61bb      	str	r3, [r7, #24]
 800eee6:	e010      	b.n	800ef0a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	689b      	ldr	r3, [r3, #8]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d10c      	bne.n	800ef0a <osThreadNew+0xca>
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	68db      	ldr	r3, [r3, #12]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d108      	bne.n	800ef0a <osThreadNew+0xca>
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	691b      	ldr	r3, [r3, #16]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d104      	bne.n	800ef0a <osThreadNew+0xca>
          mem = 0;
 800ef00:	2300      	movs	r3, #0
 800ef02:	61bb      	str	r3, [r7, #24]
 800ef04:	e001      	b.n	800ef0a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ef06:	2300      	movs	r3, #0
 800ef08:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ef0a:	69bb      	ldr	r3, [r7, #24]
 800ef0c:	2b01      	cmp	r3, #1
 800ef0e:	d110      	bne.n	800ef32 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ef14:	687a      	ldr	r2, [r7, #4]
 800ef16:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ef18:	9202      	str	r2, [sp, #8]
 800ef1a:	9301      	str	r3, [sp, #4]
 800ef1c:	69fb      	ldr	r3, [r7, #28]
 800ef1e:	9300      	str	r3, [sp, #0]
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	6a3a      	ldr	r2, [r7, #32]
 800ef24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ef26:	68f8      	ldr	r0, [r7, #12]
 800ef28:	f001 f970 	bl	801020c <xTaskCreateStatic>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	613b      	str	r3, [r7, #16]
 800ef30:	e013      	b.n	800ef5a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ef32:	69bb      	ldr	r3, [r7, #24]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d110      	bne.n	800ef5a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ef38:	6a3b      	ldr	r3, [r7, #32]
 800ef3a:	b29a      	uxth	r2, r3
 800ef3c:	f107 0310 	add.w	r3, r7, #16
 800ef40:	9301      	str	r3, [sp, #4]
 800ef42:	69fb      	ldr	r3, [r7, #28]
 800ef44:	9300      	str	r3, [sp, #0]
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ef4a:	68f8      	ldr	r0, [r7, #12]
 800ef4c:	f001 f9bb 	bl	80102c6 <xTaskCreate>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d001      	beq.n	800ef5a <osThreadNew+0x11a>
            hTask = NULL;
 800ef56:	2300      	movs	r3, #0
 800ef58:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ef5a:	693b      	ldr	r3, [r7, #16]
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3728      	adds	r7, #40	; 0x28
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b086      	sub	sp, #24
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef70:	f3ef 8305 	mrs	r3, IPSR
 800ef74:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d003      	beq.n	800ef84 <osThreadTerminate+0x20>
    stat = osErrorISR;
 800ef7c:	f06f 0305 	mvn.w	r3, #5
 800ef80:	617b      	str	r3, [r7, #20]
 800ef82:	e017      	b.n	800efb4 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d103      	bne.n	800ef92 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 800ef8a:	f06f 0303 	mvn.w	r3, #3
 800ef8e:	617b      	str	r3, [r7, #20]
 800ef90:	e010      	b.n	800efb4 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 800ef92:	6938      	ldr	r0, [r7, #16]
 800ef94:	f001 fb9c 	bl	80106d0 <eTaskGetState>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 800ef9c:	7bfb      	ldrb	r3, [r7, #15]
 800ef9e:	2b04      	cmp	r3, #4
 800efa0:	d005      	beq.n	800efae <osThreadTerminate+0x4a>
      stat = osOK;
 800efa2:	2300      	movs	r3, #0
 800efa4:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 800efa6:	6938      	ldr	r0, [r7, #16]
 800efa8:	f001 faec 	bl	8010584 <vTaskDelete>
 800efac:	e002      	b.n	800efb4 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 800efae:	f06f 0302 	mvn.w	r3, #2
 800efb2:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 800efb4:	697b      	ldr	r3, [r7, #20]
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3718      	adds	r7, #24
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}
	...

0800efc0 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b088      	sub	sp, #32
 800efc4:	af02      	add	r7, sp, #8
 800efc6:	6078      	str	r0, [r7, #4]
 800efc8:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d002      	beq.n	800efda <osThreadFlagsSet+0x1a>
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	da03      	bge.n	800efe2 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800efda:	f06f 0303 	mvn.w	r3, #3
 800efde:	60fb      	str	r3, [r7, #12]
 800efe0:	e035      	b.n	800f04e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800efe2:	f04f 33ff 	mov.w	r3, #4294967295
 800efe6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efe8:	f3ef 8305 	mrs	r3, IPSR
 800efec:	613b      	str	r3, [r7, #16]
  return(result);
 800efee:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d01f      	beq.n	800f034 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800eff4:	2300      	movs	r3, #0
 800eff6:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800eff8:	f107 0308 	add.w	r3, r7, #8
 800effc:	9300      	str	r3, [sp, #0]
 800effe:	2300      	movs	r3, #0
 800f000:	2201      	movs	r2, #1
 800f002:	6839      	ldr	r1, [r7, #0]
 800f004:	6978      	ldr	r0, [r7, #20]
 800f006:	f002 f9ed 	bl	80113e4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800f00a:	f107 030c 	add.w	r3, r7, #12
 800f00e:	2200      	movs	r2, #0
 800f010:	9200      	str	r2, [sp, #0]
 800f012:	2200      	movs	r2, #0
 800f014:	2100      	movs	r1, #0
 800f016:	6978      	ldr	r0, [r7, #20]
 800f018:	f002 f9e4 	bl	80113e4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800f01c:	68bb      	ldr	r3, [r7, #8]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d015      	beq.n	800f04e <osThreadFlagsSet+0x8e>
 800f022:	4b0d      	ldr	r3, [pc, #52]	; (800f058 <osThreadFlagsSet+0x98>)
 800f024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f028:	601a      	str	r2, [r3, #0]
 800f02a:	f3bf 8f4f 	dsb	sy
 800f02e:	f3bf 8f6f 	isb	sy
 800f032:	e00c      	b.n	800f04e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800f034:	2300      	movs	r3, #0
 800f036:	2201      	movs	r2, #1
 800f038:	6839      	ldr	r1, [r7, #0]
 800f03a:	6978      	ldr	r0, [r7, #20]
 800f03c:	f002 f914 	bl	8011268 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800f040:	f107 030c 	add.w	r3, r7, #12
 800f044:	2200      	movs	r2, #0
 800f046:	2100      	movs	r1, #0
 800f048:	6978      	ldr	r0, [r7, #20]
 800f04a:	f002 f90d 	bl	8011268 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800f04e:	68fb      	ldr	r3, [r7, #12]
}
 800f050:	4618      	mov	r0, r3
 800f052:	3718      	adds	r7, #24
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}
 800f058:	e000ed04 	.word	0xe000ed04

0800f05c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800f05c:	b580      	push	{r7, lr}
 800f05e:	b08c      	sub	sp, #48	; 0x30
 800f060:	af00      	add	r7, sp, #0
 800f062:	60f8      	str	r0, [r7, #12]
 800f064:	60b9      	str	r1, [r7, #8]
 800f066:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f068:	f3ef 8305 	mrs	r3, IPSR
 800f06c:	617b      	str	r3, [r7, #20]
  return(result);
 800f06e:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800f070:	2b00      	cmp	r3, #0
 800f072:	d003      	beq.n	800f07c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800f074:	f06f 0305 	mvn.w	r3, #5
 800f078:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f07a:	e06b      	b.n	800f154 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	da03      	bge.n	800f08a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800f082:	f06f 0303 	mvn.w	r3, #3
 800f086:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f088:	e064      	b.n	800f154 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	f003 0302 	and.w	r3, r3, #2
 800f090:	2b00      	cmp	r3, #0
 800f092:	d002      	beq.n	800f09a <osThreadFlagsWait+0x3e>
      clear = 0U;
 800f094:	2300      	movs	r3, #0
 800f096:	62bb      	str	r3, [r7, #40]	; 0x28
 800f098:	e001      	b.n	800f09e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800f0a6:	f001 fc97 	bl	80109d8 <xTaskGetTickCount>
 800f0aa:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800f0ac:	f107 0210 	add.w	r2, r7, #16
 800f0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f0b4:	2000      	movs	r0, #0
 800f0b6:	f002 f877 	bl	80111a8 <xTaskNotifyWait>
 800f0ba:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800f0bc:	69fb      	ldr	r3, [r7, #28]
 800f0be:	2b01      	cmp	r3, #1
 800f0c0:	d137      	bne.n	800f132 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800f0c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	4013      	ands	r3, r2
 800f0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0ce:	4313      	orrs	r3, r2
 800f0d0:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800f0d2:	68bb      	ldr	r3, [r7, #8]
 800f0d4:	f003 0301 	and.w	r3, r3, #1
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d00c      	beq.n	800f0f6 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800f0dc:	68fa      	ldr	r2, [r7, #12]
 800f0de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0e0:	4013      	ands	r3, r2
 800f0e2:	68fa      	ldr	r2, [r7, #12]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d032      	beq.n	800f14e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d10f      	bne.n	800f10e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f0ee:	f06f 0302 	mvn.w	r3, #2
 800f0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800f0f4:	e02e      	b.n	800f154 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800f0f6:	68fa      	ldr	r2, [r7, #12]
 800f0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0fa:	4013      	ands	r3, r2
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d128      	bne.n	800f152 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d103      	bne.n	800f10e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f106:	f06f 0302 	mvn.w	r3, #2
 800f10a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800f10c:	e022      	b.n	800f154 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800f10e:	f001 fc63 	bl	80109d8 <xTaskGetTickCount>
 800f112:	4602      	mov	r2, r0
 800f114:	6a3b      	ldr	r3, [r7, #32]
 800f116:	1ad3      	subs	r3, r2, r3
 800f118:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800f11a:	69ba      	ldr	r2, [r7, #24]
 800f11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11e:	429a      	cmp	r2, r3
 800f120:	d902      	bls.n	800f128 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800f122:	2300      	movs	r3, #0
 800f124:	627b      	str	r3, [r7, #36]	; 0x24
 800f126:	e00e      	b.n	800f146 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800f128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f12a:	69bb      	ldr	r3, [r7, #24]
 800f12c:	1ad3      	subs	r3, r2, r3
 800f12e:	627b      	str	r3, [r7, #36]	; 0x24
 800f130:	e009      	b.n	800f146 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d103      	bne.n	800f140 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800f138:	f06f 0302 	mvn.w	r3, #2
 800f13c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f13e:	e002      	b.n	800f146 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800f140:	f06f 0301 	mvn.w	r3, #1
 800f144:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800f146:	69fb      	ldr	r3, [r7, #28]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d1af      	bne.n	800f0ac <osThreadFlagsWait+0x50>
 800f14c:	e002      	b.n	800f154 <osThreadFlagsWait+0xf8>
            break;
 800f14e:	bf00      	nop
 800f150:	e000      	b.n	800f154 <osThreadFlagsWait+0xf8>
            break;
 800f152:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800f154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f156:	4618      	mov	r0, r3
 800f158:	3730      	adds	r7, #48	; 0x30
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}

0800f15e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f15e:	b580      	push	{r7, lr}
 800f160:	b084      	sub	sp, #16
 800f162:	af00      	add	r7, sp, #0
 800f164:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f166:	f3ef 8305 	mrs	r3, IPSR
 800f16a:	60bb      	str	r3, [r7, #8]
  return(result);
 800f16c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d003      	beq.n	800f17a <osDelay+0x1c>
    stat = osErrorISR;
 800f172:	f06f 0305 	mvn.w	r3, #5
 800f176:	60fb      	str	r3, [r7, #12]
 800f178:	e007      	b.n	800f18a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f17a:	2300      	movs	r3, #0
 800f17c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d002      	beq.n	800f18a <osDelay+0x2c>
      vTaskDelay(ticks);
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f001 fa6f 	bl	8010668 <vTaskDelay>
    }
  }

  return (stat);
 800f18a:	68fb      	ldr	r3, [r7, #12]
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3710      	adds	r7, #16
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}

0800f194 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f194:	b580      	push	{r7, lr}
 800f196:	b08a      	sub	sp, #40	; 0x28
 800f198:	af02      	add	r7, sp, #8
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1a4:	f3ef 8305 	mrs	r3, IPSR
 800f1a8:	613b      	str	r3, [r7, #16]
  return(result);
 800f1aa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d15f      	bne.n	800f270 <osMessageQueueNew+0xdc>
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d05c      	beq.n	800f270 <osMessageQueueNew+0xdc>
 800f1b6:	68bb      	ldr	r3, [r7, #8]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d059      	beq.n	800f270 <osMessageQueueNew+0xdc>
    mem = -1;
 800f1bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d029      	beq.n	800f21c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	689b      	ldr	r3, [r3, #8]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d012      	beq.n	800f1f6 <osMessageQueueNew+0x62>
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	68db      	ldr	r3, [r3, #12]
 800f1d4:	2b4f      	cmp	r3, #79	; 0x4f
 800f1d6:	d90e      	bls.n	800f1f6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00a      	beq.n	800f1f6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	695a      	ldr	r2, [r3, #20]
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	68b9      	ldr	r1, [r7, #8]
 800f1e8:	fb01 f303 	mul.w	r3, r1, r3
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d302      	bcc.n	800f1f6 <osMessageQueueNew+0x62>
        mem = 1;
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	61bb      	str	r3, [r7, #24]
 800f1f4:	e014      	b.n	800f220 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	689b      	ldr	r3, [r3, #8]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d110      	bne.n	800f220 <osMessageQueueNew+0x8c>
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	68db      	ldr	r3, [r3, #12]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d10c      	bne.n	800f220 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d108      	bne.n	800f220 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	695b      	ldr	r3, [r3, #20]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d104      	bne.n	800f220 <osMessageQueueNew+0x8c>
          mem = 0;
 800f216:	2300      	movs	r3, #0
 800f218:	61bb      	str	r3, [r7, #24]
 800f21a:	e001      	b.n	800f220 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f21c:	2300      	movs	r3, #0
 800f21e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f220:	69bb      	ldr	r3, [r7, #24]
 800f222:	2b01      	cmp	r3, #1
 800f224:	d10b      	bne.n	800f23e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	691a      	ldr	r2, [r3, #16]
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	689b      	ldr	r3, [r3, #8]
 800f22e:	2100      	movs	r1, #0
 800f230:	9100      	str	r1, [sp, #0]
 800f232:	68b9      	ldr	r1, [r7, #8]
 800f234:	68f8      	ldr	r0, [r7, #12]
 800f236:	f000 fa87 	bl	800f748 <xQueueGenericCreateStatic>
 800f23a:	61f8      	str	r0, [r7, #28]
 800f23c:	e008      	b.n	800f250 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f23e:	69bb      	ldr	r3, [r7, #24]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d105      	bne.n	800f250 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f244:	2200      	movs	r2, #0
 800f246:	68b9      	ldr	r1, [r7, #8]
 800f248:	68f8      	ldr	r0, [r7, #12]
 800f24a:	f000 faf5 	bl	800f838 <xQueueGenericCreate>
 800f24e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f250:	69fb      	ldr	r3, [r7, #28]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d00c      	beq.n	800f270 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d003      	beq.n	800f264 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	617b      	str	r3, [r7, #20]
 800f262:	e001      	b.n	800f268 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f264:	2300      	movs	r3, #0
 800f266:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f268:	6979      	ldr	r1, [r7, #20]
 800f26a:	69f8      	ldr	r0, [r7, #28]
 800f26c:	f000 ff70 	bl	8010150 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f270:	69fb      	ldr	r3, [r7, #28]
}
 800f272:	4618      	mov	r0, r3
 800f274:	3720      	adds	r7, #32
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}
	...

0800f27c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b088      	sub	sp, #32
 800f280:	af00      	add	r7, sp, #0
 800f282:	60f8      	str	r0, [r7, #12]
 800f284:	60b9      	str	r1, [r7, #8]
 800f286:	603b      	str	r3, [r7, #0]
 800f288:	4613      	mov	r3, r2
 800f28a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f290:	2300      	movs	r3, #0
 800f292:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f294:	f3ef 8305 	mrs	r3, IPSR
 800f298:	617b      	str	r3, [r7, #20]
  return(result);
 800f29a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d028      	beq.n	800f2f2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f2a0:	69bb      	ldr	r3, [r7, #24]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d005      	beq.n	800f2b2 <osMessageQueuePut+0x36>
 800f2a6:	68bb      	ldr	r3, [r7, #8]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d002      	beq.n	800f2b2 <osMessageQueuePut+0x36>
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d003      	beq.n	800f2ba <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f2b2:	f06f 0303 	mvn.w	r3, #3
 800f2b6:	61fb      	str	r3, [r7, #28]
 800f2b8:	e038      	b.n	800f32c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f2be:	f107 0210 	add.w	r2, r7, #16
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	68b9      	ldr	r1, [r7, #8]
 800f2c6:	69b8      	ldr	r0, [r7, #24]
 800f2c8:	f000 fc12 	bl	800faf0 <xQueueGenericSendFromISR>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	2b01      	cmp	r3, #1
 800f2d0:	d003      	beq.n	800f2da <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f2d2:	f06f 0302 	mvn.w	r3, #2
 800f2d6:	61fb      	str	r3, [r7, #28]
 800f2d8:	e028      	b.n	800f32c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f2da:	693b      	ldr	r3, [r7, #16]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d025      	beq.n	800f32c <osMessageQueuePut+0xb0>
 800f2e0:	4b15      	ldr	r3, [pc, #84]	; (800f338 <osMessageQueuePut+0xbc>)
 800f2e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f2e6:	601a      	str	r2, [r3, #0]
 800f2e8:	f3bf 8f4f 	dsb	sy
 800f2ec:	f3bf 8f6f 	isb	sy
 800f2f0:	e01c      	b.n	800f32c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d002      	beq.n	800f2fe <osMessageQueuePut+0x82>
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d103      	bne.n	800f306 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f2fe:	f06f 0303 	mvn.w	r3, #3
 800f302:	61fb      	str	r3, [r7, #28]
 800f304:	e012      	b.n	800f32c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f306:	2300      	movs	r3, #0
 800f308:	683a      	ldr	r2, [r7, #0]
 800f30a:	68b9      	ldr	r1, [r7, #8]
 800f30c:	69b8      	ldr	r0, [r7, #24]
 800f30e:	f000 faf1 	bl	800f8f4 <xQueueGenericSend>
 800f312:	4603      	mov	r3, r0
 800f314:	2b01      	cmp	r3, #1
 800f316:	d009      	beq.n	800f32c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d003      	beq.n	800f326 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f31e:	f06f 0301 	mvn.w	r3, #1
 800f322:	61fb      	str	r3, [r7, #28]
 800f324:	e002      	b.n	800f32c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f326:	f06f 0302 	mvn.w	r3, #2
 800f32a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f32c:	69fb      	ldr	r3, [r7, #28]
}
 800f32e:	4618      	mov	r0, r3
 800f330:	3720      	adds	r7, #32
 800f332:	46bd      	mov	sp, r7
 800f334:	bd80      	pop	{r7, pc}
 800f336:	bf00      	nop
 800f338:	e000ed04 	.word	0xe000ed04

0800f33c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b088      	sub	sp, #32
 800f340:	af00      	add	r7, sp, #0
 800f342:	60f8      	str	r0, [r7, #12]
 800f344:	60b9      	str	r1, [r7, #8]
 800f346:	607a      	str	r2, [r7, #4]
 800f348:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f34e:	2300      	movs	r3, #0
 800f350:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f352:	f3ef 8305 	mrs	r3, IPSR
 800f356:	617b      	str	r3, [r7, #20]
  return(result);
 800f358:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d028      	beq.n	800f3b0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f35e:	69bb      	ldr	r3, [r7, #24]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d005      	beq.n	800f370 <osMessageQueueGet+0x34>
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d002      	beq.n	800f370 <osMessageQueueGet+0x34>
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d003      	beq.n	800f378 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f370:	f06f 0303 	mvn.w	r3, #3
 800f374:	61fb      	str	r3, [r7, #28]
 800f376:	e037      	b.n	800f3e8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f378:	2300      	movs	r3, #0
 800f37a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f37c:	f107 0310 	add.w	r3, r7, #16
 800f380:	461a      	mov	r2, r3
 800f382:	68b9      	ldr	r1, [r7, #8]
 800f384:	69b8      	ldr	r0, [r7, #24]
 800f386:	f000 fd2f 	bl	800fde8 <xQueueReceiveFromISR>
 800f38a:	4603      	mov	r3, r0
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d003      	beq.n	800f398 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f390:	f06f 0302 	mvn.w	r3, #2
 800f394:	61fb      	str	r3, [r7, #28]
 800f396:	e027      	b.n	800f3e8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d024      	beq.n	800f3e8 <osMessageQueueGet+0xac>
 800f39e:	4b15      	ldr	r3, [pc, #84]	; (800f3f4 <osMessageQueueGet+0xb8>)
 800f3a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f3a4:	601a      	str	r2, [r3, #0]
 800f3a6:	f3bf 8f4f 	dsb	sy
 800f3aa:	f3bf 8f6f 	isb	sy
 800f3ae:	e01b      	b.n	800f3e8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f3b0:	69bb      	ldr	r3, [r7, #24]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d002      	beq.n	800f3bc <osMessageQueueGet+0x80>
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d103      	bne.n	800f3c4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f3bc:	f06f 0303 	mvn.w	r3, #3
 800f3c0:	61fb      	str	r3, [r7, #28]
 800f3c2:	e011      	b.n	800f3e8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f3c4:	683a      	ldr	r2, [r7, #0]
 800f3c6:	68b9      	ldr	r1, [r7, #8]
 800f3c8:	69b8      	ldr	r0, [r7, #24]
 800f3ca:	f000 fc2d 	bl	800fc28 <xQueueReceive>
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	2b01      	cmp	r3, #1
 800f3d2:	d009      	beq.n	800f3e8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d003      	beq.n	800f3e2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f3da:	f06f 0301 	mvn.w	r3, #1
 800f3de:	61fb      	str	r3, [r7, #28]
 800f3e0:	e002      	b.n	800f3e8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f3e2:	f06f 0302 	mvn.w	r3, #2
 800f3e6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f3e8:	69fb      	ldr	r3, [r7, #28]
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3720      	adds	r7, #32
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}
 800f3f2:	bf00      	nop
 800f3f4:	e000ed04 	.word	0xe000ed04

0800f3f8 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b08a      	sub	sp, #40	; 0x28
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800f404:	6a3b      	ldr	r3, [r7, #32]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d102      	bne.n	800f410 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800f40a:	2300      	movs	r3, #0
 800f40c:	627b      	str	r3, [r7, #36]	; 0x24
 800f40e:	e023      	b.n	800f458 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f410:	f3ef 8305 	mrs	r3, IPSR
 800f414:	61bb      	str	r3, [r7, #24]
  return(result);
 800f416:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d019      	beq.n	800f450 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f41c:	f3ef 8211 	mrs	r2, BASEPRI
 800f420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f424:	f383 8811 	msr	BASEPRI, r3
 800f428:	f3bf 8f6f 	isb	sy
 800f42c:	f3bf 8f4f 	dsb	sy
 800f430:	613a      	str	r2, [r7, #16]
 800f432:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f434:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800f436:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800f438:	6a3b      	ldr	r3, [r7, #32]
 800f43a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f43c:	6a3b      	ldr	r3, [r7, #32]
 800f43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f440:	1ad3      	subs	r3, r2, r3
 800f442:	627b      	str	r3, [r7, #36]	; 0x24
 800f444:	69fb      	ldr	r3, [r7, #28]
 800f446:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f44e:	e003      	b.n	800f458 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800f450:	6a38      	ldr	r0, [r7, #32]
 800f452:	f000 fd49 	bl	800fee8 <uxQueueSpacesAvailable>
 800f456:	6278      	str	r0, [r7, #36]	; 0x24
  }

  return (space);
 800f458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f45a:	4618      	mov	r0, r3
 800f45c:	3728      	adds	r7, #40	; 0x28
 800f45e:	46bd      	mov	sp, r7
 800f460:	bd80      	pop	{r7, pc}

0800f462 <osMessageQueueReset>:

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 800f462:	b580      	push	{r7, lr}
 800f464:	b086      	sub	sp, #24
 800f466:	af00      	add	r7, sp, #0
 800f468:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f46e:	f3ef 8305 	mrs	r3, IPSR
 800f472:	60fb      	str	r3, [r7, #12]
  return(result);
 800f474:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f476:	2b00      	cmp	r3, #0
 800f478:	d003      	beq.n	800f482 <osMessageQueueReset+0x20>
    stat = osErrorISR;
 800f47a:	f06f 0305 	mvn.w	r3, #5
 800f47e:	617b      	str	r3, [r7, #20]
 800f480:	e00c      	b.n	800f49c <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 800f482:	693b      	ldr	r3, [r7, #16]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d103      	bne.n	800f490 <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 800f488:	f06f 0303 	mvn.w	r3, #3
 800f48c:	617b      	str	r3, [r7, #20]
 800f48e:	e005      	b.n	800f49c <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 800f490:	2300      	movs	r3, #0
 800f492:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 800f494:	2100      	movs	r1, #0
 800f496:	6938      	ldr	r0, [r7, #16]
 800f498:	f000 f8ee 	bl	800f678 <xQueueGenericReset>
  }

  return (stat);
 800f49c:	697b      	ldr	r3, [r7, #20]
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	3718      	adds	r7, #24
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
	...

0800f4a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f4a8:	b480      	push	{r7}
 800f4aa:	b085      	sub	sp, #20
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	60f8      	str	r0, [r7, #12]
 800f4b0:	60b9      	str	r1, [r7, #8]
 800f4b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	4a07      	ldr	r2, [pc, #28]	; (800f4d4 <vApplicationGetIdleTaskMemory+0x2c>)
 800f4b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f4ba:	68bb      	ldr	r3, [r7, #8]
 800f4bc:	4a06      	ldr	r2, [pc, #24]	; (800f4d8 <vApplicationGetIdleTaskMemory+0x30>)
 800f4be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2280      	movs	r2, #128	; 0x80
 800f4c4:	601a      	str	r2, [r3, #0]
}
 800f4c6:	bf00      	nop
 800f4c8:	3714      	adds	r7, #20
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d0:	4770      	bx	lr
 800f4d2:	bf00      	nop
 800f4d4:	20001664 	.word	0x20001664
 800f4d8:	20001724 	.word	0x20001724

0800f4dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f4dc:	b480      	push	{r7}
 800f4de:	b085      	sub	sp, #20
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	60f8      	str	r0, [r7, #12]
 800f4e4:	60b9      	str	r1, [r7, #8]
 800f4e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	4a07      	ldr	r2, [pc, #28]	; (800f508 <vApplicationGetTimerTaskMemory+0x2c>)
 800f4ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f4ee:	68bb      	ldr	r3, [r7, #8]
 800f4f0:	4a06      	ldr	r2, [pc, #24]	; (800f50c <vApplicationGetTimerTaskMemory+0x30>)
 800f4f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f4fa:	601a      	str	r2, [r3, #0]
}
 800f4fc:	bf00      	nop
 800f4fe:	3714      	adds	r7, #20
 800f500:	46bd      	mov	sp, r7
 800f502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f506:	4770      	bx	lr
 800f508:	20001924 	.word	0x20001924
 800f50c:	200019e4 	.word	0x200019e4

0800f510 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f510:	b480      	push	{r7}
 800f512:	b083      	sub	sp, #12
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	f103 0208 	add.w	r2, r3, #8
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	f04f 32ff 	mov.w	r2, #4294967295
 800f528:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f103 0208 	add.w	r2, r3, #8
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f103 0208 	add.w	r2, r3, #8
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2200      	movs	r2, #0
 800f542:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f544:	bf00      	nop
 800f546:	370c      	adds	r7, #12
 800f548:	46bd      	mov	sp, r7
 800f54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f54e:	4770      	bx	lr

0800f550 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f550:	b480      	push	{r7}
 800f552:	b083      	sub	sp, #12
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	2200      	movs	r2, #0
 800f55c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f55e:	bf00      	nop
 800f560:	370c      	adds	r7, #12
 800f562:	46bd      	mov	sp, r7
 800f564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f568:	4770      	bx	lr

0800f56a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f56a:	b480      	push	{r7}
 800f56c:	b085      	sub	sp, #20
 800f56e:	af00      	add	r7, sp, #0
 800f570:	6078      	str	r0, [r7, #4]
 800f572:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	685b      	ldr	r3, [r3, #4]
 800f578:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	68fa      	ldr	r2, [r7, #12]
 800f57e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	689a      	ldr	r2, [r3, #8]
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	689b      	ldr	r3, [r3, #8]
 800f58c:	683a      	ldr	r2, [r7, #0]
 800f58e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	683a      	ldr	r2, [r7, #0]
 800f594:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	687a      	ldr	r2, [r7, #4]
 800f59a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	1c5a      	adds	r2, r3, #1
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	601a      	str	r2, [r3, #0]
}
 800f5a6:	bf00      	nop
 800f5a8:	3714      	adds	r7, #20
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr

0800f5b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f5b2:	b480      	push	{r7}
 800f5b4:	b085      	sub	sp, #20
 800f5b6:	af00      	add	r7, sp, #0
 800f5b8:	6078      	str	r0, [r7, #4]
 800f5ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5c8:	d103      	bne.n	800f5d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	691b      	ldr	r3, [r3, #16]
 800f5ce:	60fb      	str	r3, [r7, #12]
 800f5d0:	e00c      	b.n	800f5ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	3308      	adds	r3, #8
 800f5d6:	60fb      	str	r3, [r7, #12]
 800f5d8:	e002      	b.n	800f5e0 <vListInsert+0x2e>
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	685b      	ldr	r3, [r3, #4]
 800f5de:	60fb      	str	r3, [r7, #12]
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	685b      	ldr	r3, [r3, #4]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	68ba      	ldr	r2, [r7, #8]
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	d2f6      	bcs.n	800f5da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	685a      	ldr	r2, [r3, #4]
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	683a      	ldr	r2, [r7, #0]
 800f5fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	68fa      	ldr	r2, [r7, #12]
 800f600:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	683a      	ldr	r2, [r7, #0]
 800f606:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	687a      	ldr	r2, [r7, #4]
 800f60c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	1c5a      	adds	r2, r3, #1
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	601a      	str	r2, [r3, #0]
}
 800f618:	bf00      	nop
 800f61a:	3714      	adds	r7, #20
 800f61c:	46bd      	mov	sp, r7
 800f61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f622:	4770      	bx	lr

0800f624 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f624:	b480      	push	{r7}
 800f626:	b085      	sub	sp, #20
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	691b      	ldr	r3, [r3, #16]
 800f630:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	685b      	ldr	r3, [r3, #4]
 800f636:	687a      	ldr	r2, [r7, #4]
 800f638:	6892      	ldr	r2, [r2, #8]
 800f63a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	689b      	ldr	r3, [r3, #8]
 800f640:	687a      	ldr	r2, [r7, #4]
 800f642:	6852      	ldr	r2, [r2, #4]
 800f644:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	685b      	ldr	r3, [r3, #4]
 800f64a:	687a      	ldr	r2, [r7, #4]
 800f64c:	429a      	cmp	r2, r3
 800f64e:	d103      	bne.n	800f658 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	689a      	ldr	r2, [r3, #8]
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2200      	movs	r2, #0
 800f65c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	1e5a      	subs	r2, r3, #1
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681b      	ldr	r3, [r3, #0]
}
 800f66c:	4618      	mov	r0, r3
 800f66e:	3714      	adds	r7, #20
 800f670:	46bd      	mov	sp, r7
 800f672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f676:	4770      	bx	lr

0800f678 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	b084      	sub	sp, #16
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
 800f680:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d10a      	bne.n	800f6a2 <xQueueGenericReset+0x2a>
	__asm volatile
 800f68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f690:	f383 8811 	msr	BASEPRI, r3
 800f694:	f3bf 8f6f 	isb	sy
 800f698:	f3bf 8f4f 	dsb	sy
 800f69c:	60bb      	str	r3, [r7, #8]
}
 800f69e:	bf00      	nop
 800f6a0:	e7fe      	b.n	800f6a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f6a2:	f002 fc4f 	bl	8011f44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	681a      	ldr	r2, [r3, #0]
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f6ae:	68f9      	ldr	r1, [r7, #12]
 800f6b0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f6b2:	fb01 f303 	mul.w	r3, r1, r3
 800f6b6:	441a      	add	r2, r3
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	2200      	movs	r2, #0
 800f6c0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	681a      	ldr	r2, [r3, #0]
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	681a      	ldr	r2, [r3, #0]
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f6d2:	3b01      	subs	r3, #1
 800f6d4:	68f9      	ldr	r1, [r7, #12]
 800f6d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f6d8:	fb01 f303 	mul.w	r3, r1, r3
 800f6dc:	441a      	add	r2, r3
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	22ff      	movs	r2, #255	; 0xff
 800f6e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	22ff      	movs	r2, #255	; 0xff
 800f6ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d114      	bne.n	800f722 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	691b      	ldr	r3, [r3, #16]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d01a      	beq.n	800f736 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	3310      	adds	r3, #16
 800f704:	4618      	mov	r0, r3
 800f706:	f001 fb01 	bl	8010d0c <xTaskRemoveFromEventList>
 800f70a:	4603      	mov	r3, r0
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d012      	beq.n	800f736 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f710:	4b0c      	ldr	r3, [pc, #48]	; (800f744 <xQueueGenericReset+0xcc>)
 800f712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f716:	601a      	str	r2, [r3, #0]
 800f718:	f3bf 8f4f 	dsb	sy
 800f71c:	f3bf 8f6f 	isb	sy
 800f720:	e009      	b.n	800f736 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	3310      	adds	r3, #16
 800f726:	4618      	mov	r0, r3
 800f728:	f7ff fef2 	bl	800f510 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	3324      	adds	r3, #36	; 0x24
 800f730:	4618      	mov	r0, r3
 800f732:	f7ff feed 	bl	800f510 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f736:	f002 fc35 	bl	8011fa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f73a:	2301      	movs	r3, #1
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	3710      	adds	r7, #16
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	e000ed04 	.word	0xe000ed04

0800f748 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f748:	b580      	push	{r7, lr}
 800f74a:	b08e      	sub	sp, #56	; 0x38
 800f74c:	af02      	add	r7, sp, #8
 800f74e:	60f8      	str	r0, [r7, #12]
 800f750:	60b9      	str	r1, [r7, #8]
 800f752:	607a      	str	r2, [r7, #4]
 800f754:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10a      	bne.n	800f772 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f760:	f383 8811 	msr	BASEPRI, r3
 800f764:	f3bf 8f6f 	isb	sy
 800f768:	f3bf 8f4f 	dsb	sy
 800f76c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f76e:	bf00      	nop
 800f770:	e7fe      	b.n	800f770 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d10a      	bne.n	800f78e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f77c:	f383 8811 	msr	BASEPRI, r3
 800f780:	f3bf 8f6f 	isb	sy
 800f784:	f3bf 8f4f 	dsb	sy
 800f788:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f78a:	bf00      	nop
 800f78c:	e7fe      	b.n	800f78c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d002      	beq.n	800f79a <xQueueGenericCreateStatic+0x52>
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d001      	beq.n	800f79e <xQueueGenericCreateStatic+0x56>
 800f79a:	2301      	movs	r3, #1
 800f79c:	e000      	b.n	800f7a0 <xQueueGenericCreateStatic+0x58>
 800f79e:	2300      	movs	r3, #0
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d10a      	bne.n	800f7ba <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f7a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7a8:	f383 8811 	msr	BASEPRI, r3
 800f7ac:	f3bf 8f6f 	isb	sy
 800f7b0:	f3bf 8f4f 	dsb	sy
 800f7b4:	623b      	str	r3, [r7, #32]
}
 800f7b6:	bf00      	nop
 800f7b8:	e7fe      	b.n	800f7b8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d102      	bne.n	800f7c6 <xQueueGenericCreateStatic+0x7e>
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d101      	bne.n	800f7ca <xQueueGenericCreateStatic+0x82>
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	e000      	b.n	800f7cc <xQueueGenericCreateStatic+0x84>
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d10a      	bne.n	800f7e6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7d4:	f383 8811 	msr	BASEPRI, r3
 800f7d8:	f3bf 8f6f 	isb	sy
 800f7dc:	f3bf 8f4f 	dsb	sy
 800f7e0:	61fb      	str	r3, [r7, #28]
}
 800f7e2:	bf00      	nop
 800f7e4:	e7fe      	b.n	800f7e4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f7e6:	2350      	movs	r3, #80	; 0x50
 800f7e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f7ea:	697b      	ldr	r3, [r7, #20]
 800f7ec:	2b50      	cmp	r3, #80	; 0x50
 800f7ee:	d00a      	beq.n	800f806 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	61bb      	str	r3, [r7, #24]
}
 800f802:	bf00      	nop
 800f804:	e7fe      	b.n	800f804 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f806:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f80c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d00d      	beq.n	800f82e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f814:	2201      	movs	r2, #1
 800f816:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f81a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f820:	9300      	str	r3, [sp, #0]
 800f822:	4613      	mov	r3, r2
 800f824:	687a      	ldr	r2, [r7, #4]
 800f826:	68b9      	ldr	r1, [r7, #8]
 800f828:	68f8      	ldr	r0, [r7, #12]
 800f82a:	f000 f83f 	bl	800f8ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f830:	4618      	mov	r0, r3
 800f832:	3730      	adds	r7, #48	; 0x30
 800f834:	46bd      	mov	sp, r7
 800f836:	bd80      	pop	{r7, pc}

0800f838 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b08a      	sub	sp, #40	; 0x28
 800f83c:	af02      	add	r7, sp, #8
 800f83e:	60f8      	str	r0, [r7, #12]
 800f840:	60b9      	str	r1, [r7, #8]
 800f842:	4613      	mov	r3, r2
 800f844:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d10a      	bne.n	800f862 <xQueueGenericCreate+0x2a>
	__asm volatile
 800f84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f850:	f383 8811 	msr	BASEPRI, r3
 800f854:	f3bf 8f6f 	isb	sy
 800f858:	f3bf 8f4f 	dsb	sy
 800f85c:	613b      	str	r3, [r7, #16]
}
 800f85e:	bf00      	nop
 800f860:	e7fe      	b.n	800f860 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	68ba      	ldr	r2, [r7, #8]
 800f866:	fb02 f303 	mul.w	r3, r2, r3
 800f86a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f86c:	69fb      	ldr	r3, [r7, #28]
 800f86e:	3350      	adds	r3, #80	; 0x50
 800f870:	4618      	mov	r0, r3
 800f872:	f002 fc89 	bl	8012188 <pvPortMalloc>
 800f876:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f878:	69bb      	ldr	r3, [r7, #24]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d011      	beq.n	800f8a2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f87e:	69bb      	ldr	r3, [r7, #24]
 800f880:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	3350      	adds	r3, #80	; 0x50
 800f886:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f888:	69bb      	ldr	r3, [r7, #24]
 800f88a:	2200      	movs	r2, #0
 800f88c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f890:	79fa      	ldrb	r2, [r7, #7]
 800f892:	69bb      	ldr	r3, [r7, #24]
 800f894:	9300      	str	r3, [sp, #0]
 800f896:	4613      	mov	r3, r2
 800f898:	697a      	ldr	r2, [r7, #20]
 800f89a:	68b9      	ldr	r1, [r7, #8]
 800f89c:	68f8      	ldr	r0, [r7, #12]
 800f89e:	f000 f805 	bl	800f8ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f8a2:	69bb      	ldr	r3, [r7, #24]
	}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3720      	adds	r7, #32
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b084      	sub	sp, #16
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	607a      	str	r2, [r7, #4]
 800f8b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d103      	bne.n	800f8c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f8c0:	69bb      	ldr	r3, [r7, #24]
 800f8c2:	69ba      	ldr	r2, [r7, #24]
 800f8c4:	601a      	str	r2, [r3, #0]
 800f8c6:	e002      	b.n	800f8ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f8c8:	69bb      	ldr	r3, [r7, #24]
 800f8ca:	687a      	ldr	r2, [r7, #4]
 800f8cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f8ce:	69bb      	ldr	r3, [r7, #24]
 800f8d0:	68fa      	ldr	r2, [r7, #12]
 800f8d2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f8d4:	69bb      	ldr	r3, [r7, #24]
 800f8d6:	68ba      	ldr	r2, [r7, #8]
 800f8d8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f8da:	2101      	movs	r1, #1
 800f8dc:	69b8      	ldr	r0, [r7, #24]
 800f8de:	f7ff fecb 	bl	800f678 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f8e2:	69bb      	ldr	r3, [r7, #24]
 800f8e4:	78fa      	ldrb	r2, [r7, #3]
 800f8e6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f8ea:	bf00      	nop
 800f8ec:	3710      	adds	r7, #16
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}
	...

0800f8f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b08e      	sub	sp, #56	; 0x38
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	60f8      	str	r0, [r7, #12]
 800f8fc:	60b9      	str	r1, [r7, #8]
 800f8fe:	607a      	str	r2, [r7, #4]
 800f900:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f902:	2300      	movs	r3, #0
 800f904:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d10a      	bne.n	800f926 <xQueueGenericSend+0x32>
	__asm volatile
 800f910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f914:	f383 8811 	msr	BASEPRI, r3
 800f918:	f3bf 8f6f 	isb	sy
 800f91c:	f3bf 8f4f 	dsb	sy
 800f920:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f922:	bf00      	nop
 800f924:	e7fe      	b.n	800f924 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f926:	68bb      	ldr	r3, [r7, #8]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d103      	bne.n	800f934 <xQueueGenericSend+0x40>
 800f92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f92e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f930:	2b00      	cmp	r3, #0
 800f932:	d101      	bne.n	800f938 <xQueueGenericSend+0x44>
 800f934:	2301      	movs	r3, #1
 800f936:	e000      	b.n	800f93a <xQueueGenericSend+0x46>
 800f938:	2300      	movs	r3, #0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d10a      	bne.n	800f954 <xQueueGenericSend+0x60>
	__asm volatile
 800f93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f942:	f383 8811 	msr	BASEPRI, r3
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	f3bf 8f4f 	dsb	sy
 800f94e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f950:	bf00      	nop
 800f952:	e7fe      	b.n	800f952 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	2b02      	cmp	r3, #2
 800f958:	d103      	bne.n	800f962 <xQueueGenericSend+0x6e>
 800f95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f95c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f95e:	2b01      	cmp	r3, #1
 800f960:	d101      	bne.n	800f966 <xQueueGenericSend+0x72>
 800f962:	2301      	movs	r3, #1
 800f964:	e000      	b.n	800f968 <xQueueGenericSend+0x74>
 800f966:	2300      	movs	r3, #0
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d10a      	bne.n	800f982 <xQueueGenericSend+0x8e>
	__asm volatile
 800f96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f970:	f383 8811 	msr	BASEPRI, r3
 800f974:	f3bf 8f6f 	isb	sy
 800f978:	f3bf 8f4f 	dsb	sy
 800f97c:	623b      	str	r3, [r7, #32]
}
 800f97e:	bf00      	nop
 800f980:	e7fe      	b.n	800f980 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f982:	f001 fb85 	bl	8011090 <xTaskGetSchedulerState>
 800f986:	4603      	mov	r3, r0
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d102      	bne.n	800f992 <xQueueGenericSend+0x9e>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d101      	bne.n	800f996 <xQueueGenericSend+0xa2>
 800f992:	2301      	movs	r3, #1
 800f994:	e000      	b.n	800f998 <xQueueGenericSend+0xa4>
 800f996:	2300      	movs	r3, #0
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d10a      	bne.n	800f9b2 <xQueueGenericSend+0xbe>
	__asm volatile
 800f99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9a0:	f383 8811 	msr	BASEPRI, r3
 800f9a4:	f3bf 8f6f 	isb	sy
 800f9a8:	f3bf 8f4f 	dsb	sy
 800f9ac:	61fb      	str	r3, [r7, #28]
}
 800f9ae:	bf00      	nop
 800f9b0:	e7fe      	b.n	800f9b0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f9b2:	f002 fac7 	bl	8011f44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9be:	429a      	cmp	r2, r3
 800f9c0:	d302      	bcc.n	800f9c8 <xQueueGenericSend+0xd4>
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	2b02      	cmp	r3, #2
 800f9c6:	d129      	bne.n	800fa1c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f9c8:	683a      	ldr	r2, [r7, #0]
 800f9ca:	68b9      	ldr	r1, [r7, #8]
 800f9cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f9ce:	f000 faae 	bl	800ff2e <prvCopyDataToQueue>
 800f9d2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d010      	beq.n	800f9fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9de:	3324      	adds	r3, #36	; 0x24
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	f001 f993 	bl	8010d0c <xTaskRemoveFromEventList>
 800f9e6:	4603      	mov	r3, r0
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d013      	beq.n	800fa14 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f9ec:	4b3f      	ldr	r3, [pc, #252]	; (800faec <xQueueGenericSend+0x1f8>)
 800f9ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9f2:	601a      	str	r2, [r3, #0]
 800f9f4:	f3bf 8f4f 	dsb	sy
 800f9f8:	f3bf 8f6f 	isb	sy
 800f9fc:	e00a      	b.n	800fa14 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f9fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d007      	beq.n	800fa14 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fa04:	4b39      	ldr	r3, [pc, #228]	; (800faec <xQueueGenericSend+0x1f8>)
 800fa06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa0a:	601a      	str	r2, [r3, #0]
 800fa0c:	f3bf 8f4f 	dsb	sy
 800fa10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fa14:	f002 fac6 	bl	8011fa4 <vPortExitCritical>
				return pdPASS;
 800fa18:	2301      	movs	r3, #1
 800fa1a:	e063      	b.n	800fae4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d103      	bne.n	800fa2a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fa22:	f002 fabf 	bl	8011fa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fa26:	2300      	movs	r3, #0
 800fa28:	e05c      	b.n	800fae4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fa2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d106      	bne.n	800fa3e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fa30:	f107 0314 	add.w	r3, r7, #20
 800fa34:	4618      	mov	r0, r3
 800fa36:	f001 f9cd 	bl	8010dd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fa3e:	f002 fab1 	bl	8011fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fa42:	f000 ff1d 	bl	8010880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fa46:	f002 fa7d 	bl	8011f44 <vPortEnterCritical>
 800fa4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fa50:	b25b      	sxtb	r3, r3
 800fa52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa56:	d103      	bne.n	800fa60 <xQueueGenericSend+0x16c>
 800fa58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fa60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fa66:	b25b      	sxtb	r3, r3
 800fa68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa6c:	d103      	bne.n	800fa76 <xQueueGenericSend+0x182>
 800fa6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa70:	2200      	movs	r2, #0
 800fa72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fa76:	f002 fa95 	bl	8011fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fa7a:	1d3a      	adds	r2, r7, #4
 800fa7c:	f107 0314 	add.w	r3, r7, #20
 800fa80:	4611      	mov	r1, r2
 800fa82:	4618      	mov	r0, r3
 800fa84:	f001 f9bc 	bl	8010e00 <xTaskCheckForTimeOut>
 800fa88:	4603      	mov	r3, r0
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d124      	bne.n	800fad8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fa8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fa90:	f000 fb45 	bl	801011e <prvIsQueueFull>
 800fa94:	4603      	mov	r3, r0
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d018      	beq.n	800facc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fa9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa9c:	3310      	adds	r3, #16
 800fa9e:	687a      	ldr	r2, [r7, #4]
 800faa0:	4611      	mov	r1, r2
 800faa2:	4618      	mov	r0, r3
 800faa4:	f001 f8e2 	bl	8010c6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800faa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800faaa:	f000 fad0 	bl	801004e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800faae:	f000 fef5 	bl	801089c <xTaskResumeAll>
 800fab2:	4603      	mov	r3, r0
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	f47f af7c 	bne.w	800f9b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800faba:	4b0c      	ldr	r3, [pc, #48]	; (800faec <xQueueGenericSend+0x1f8>)
 800fabc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fac0:	601a      	str	r2, [r3, #0]
 800fac2:	f3bf 8f4f 	dsb	sy
 800fac6:	f3bf 8f6f 	isb	sy
 800faca:	e772      	b.n	800f9b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800facc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800face:	f000 fabe 	bl	801004e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fad2:	f000 fee3 	bl	801089c <xTaskResumeAll>
 800fad6:	e76c      	b.n	800f9b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fad8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fada:	f000 fab8 	bl	801004e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fade:	f000 fedd 	bl	801089c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fae2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3738      	adds	r7, #56	; 0x38
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}
 800faec:	e000ed04 	.word	0xe000ed04

0800faf0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b090      	sub	sp, #64	; 0x40
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	60f8      	str	r0, [r7, #12]
 800faf8:	60b9      	str	r1, [r7, #8]
 800fafa:	607a      	str	r2, [r7, #4]
 800fafc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800fb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d10a      	bne.n	800fb1e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800fb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb0c:	f383 8811 	msr	BASEPRI, r3
 800fb10:	f3bf 8f6f 	isb	sy
 800fb14:	f3bf 8f4f 	dsb	sy
 800fb18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fb1a:	bf00      	nop
 800fb1c:	e7fe      	b.n	800fb1c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d103      	bne.n	800fb2c <xQueueGenericSendFromISR+0x3c>
 800fb24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d101      	bne.n	800fb30 <xQueueGenericSendFromISR+0x40>
 800fb2c:	2301      	movs	r3, #1
 800fb2e:	e000      	b.n	800fb32 <xQueueGenericSendFromISR+0x42>
 800fb30:	2300      	movs	r3, #0
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d10a      	bne.n	800fb4c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800fb36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb3a:	f383 8811 	msr	BASEPRI, r3
 800fb3e:	f3bf 8f6f 	isb	sy
 800fb42:	f3bf 8f4f 	dsb	sy
 800fb46:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fb48:	bf00      	nop
 800fb4a:	e7fe      	b.n	800fb4a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fb4c:	683b      	ldr	r3, [r7, #0]
 800fb4e:	2b02      	cmp	r3, #2
 800fb50:	d103      	bne.n	800fb5a <xQueueGenericSendFromISR+0x6a>
 800fb52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	d101      	bne.n	800fb5e <xQueueGenericSendFromISR+0x6e>
 800fb5a:	2301      	movs	r3, #1
 800fb5c:	e000      	b.n	800fb60 <xQueueGenericSendFromISR+0x70>
 800fb5e:	2300      	movs	r3, #0
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d10a      	bne.n	800fb7a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800fb64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb68:	f383 8811 	msr	BASEPRI, r3
 800fb6c:	f3bf 8f6f 	isb	sy
 800fb70:	f3bf 8f4f 	dsb	sy
 800fb74:	623b      	str	r3, [r7, #32]
}
 800fb76:	bf00      	nop
 800fb78:	e7fe      	b.n	800fb78 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fb7a:	f002 fac5 	bl	8012108 <vPortValidateInterruptPriority>
	__asm volatile
 800fb7e:	f3ef 8211 	mrs	r2, BASEPRI
 800fb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb86:	f383 8811 	msr	BASEPRI, r3
 800fb8a:	f3bf 8f6f 	isb	sy
 800fb8e:	f3bf 8f4f 	dsb	sy
 800fb92:	61fa      	str	r2, [r7, #28]
 800fb94:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800fb96:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fb98:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fb9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fba2:	429a      	cmp	r2, r3
 800fba4:	d302      	bcc.n	800fbac <xQueueGenericSendFromISR+0xbc>
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	2b02      	cmp	r3, #2
 800fbaa:	d12f      	bne.n	800fc0c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fbac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fbb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbba:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fbbc:	683a      	ldr	r2, [r7, #0]
 800fbbe:	68b9      	ldr	r1, [r7, #8]
 800fbc0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fbc2:	f000 f9b4 	bl	800ff2e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fbc6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800fbca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbce:	d112      	bne.n	800fbf6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d016      	beq.n	800fc06 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fbd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbda:	3324      	adds	r3, #36	; 0x24
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f001 f895 	bl	8010d0c <xTaskRemoveFromEventList>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d00e      	beq.n	800fc06 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d00b      	beq.n	800fc06 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2201      	movs	r2, #1
 800fbf2:	601a      	str	r2, [r3, #0]
 800fbf4:	e007      	b.n	800fc06 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fbf6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	b2db      	uxtb	r3, r3
 800fbfe:	b25a      	sxtb	r2, r3
 800fc00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fc06:	2301      	movs	r3, #1
 800fc08:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800fc0a:	e001      	b.n	800fc10 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fc10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc12:	617b      	str	r3, [r7, #20]
	__asm volatile
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	f383 8811 	msr	BASEPRI, r3
}
 800fc1a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fc1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	3740      	adds	r7, #64	; 0x40
 800fc22:	46bd      	mov	sp, r7
 800fc24:	bd80      	pop	{r7, pc}
	...

0800fc28 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b08c      	sub	sp, #48	; 0x30
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	60f8      	str	r0, [r7, #12]
 800fc30:	60b9      	str	r1, [r7, #8]
 800fc32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fc34:	2300      	movs	r3, #0
 800fc36:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d10a      	bne.n	800fc58 <xQueueReceive+0x30>
	__asm volatile
 800fc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc46:	f383 8811 	msr	BASEPRI, r3
 800fc4a:	f3bf 8f6f 	isb	sy
 800fc4e:	f3bf 8f4f 	dsb	sy
 800fc52:	623b      	str	r3, [r7, #32]
}
 800fc54:	bf00      	nop
 800fc56:	e7fe      	b.n	800fc56 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc58:	68bb      	ldr	r3, [r7, #8]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d103      	bne.n	800fc66 <xQueueReceive+0x3e>
 800fc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d101      	bne.n	800fc6a <xQueueReceive+0x42>
 800fc66:	2301      	movs	r3, #1
 800fc68:	e000      	b.n	800fc6c <xQueueReceive+0x44>
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d10a      	bne.n	800fc86 <xQueueReceive+0x5e>
	__asm volatile
 800fc70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc74:	f383 8811 	msr	BASEPRI, r3
 800fc78:	f3bf 8f6f 	isb	sy
 800fc7c:	f3bf 8f4f 	dsb	sy
 800fc80:	61fb      	str	r3, [r7, #28]
}
 800fc82:	bf00      	nop
 800fc84:	e7fe      	b.n	800fc84 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fc86:	f001 fa03 	bl	8011090 <xTaskGetSchedulerState>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d102      	bne.n	800fc96 <xQueueReceive+0x6e>
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d101      	bne.n	800fc9a <xQueueReceive+0x72>
 800fc96:	2301      	movs	r3, #1
 800fc98:	e000      	b.n	800fc9c <xQueueReceive+0x74>
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d10a      	bne.n	800fcb6 <xQueueReceive+0x8e>
	__asm volatile
 800fca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fca4:	f383 8811 	msr	BASEPRI, r3
 800fca8:	f3bf 8f6f 	isb	sy
 800fcac:	f3bf 8f4f 	dsb	sy
 800fcb0:	61bb      	str	r3, [r7, #24]
}
 800fcb2:	bf00      	nop
 800fcb4:	e7fe      	b.n	800fcb4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fcb6:	f002 f945 	bl	8011f44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fcba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcbe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d01f      	beq.n	800fd06 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fcc6:	68b9      	ldr	r1, [r7, #8]
 800fcc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fcca:	f000 f99a 	bl	8010002 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fcce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcd0:	1e5a      	subs	r2, r3, #1
 800fcd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcd4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcd8:	691b      	ldr	r3, [r3, #16]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d00f      	beq.n	800fcfe <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fcde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fce0:	3310      	adds	r3, #16
 800fce2:	4618      	mov	r0, r3
 800fce4:	f001 f812 	bl	8010d0c <xTaskRemoveFromEventList>
 800fce8:	4603      	mov	r3, r0
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d007      	beq.n	800fcfe <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fcee:	4b3d      	ldr	r3, [pc, #244]	; (800fde4 <xQueueReceive+0x1bc>)
 800fcf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcf4:	601a      	str	r2, [r3, #0]
 800fcf6:	f3bf 8f4f 	dsb	sy
 800fcfa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fcfe:	f002 f951 	bl	8011fa4 <vPortExitCritical>
				return pdPASS;
 800fd02:	2301      	movs	r3, #1
 800fd04:	e069      	b.n	800fdda <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d103      	bne.n	800fd14 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fd0c:	f002 f94a 	bl	8011fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fd10:	2300      	movs	r3, #0
 800fd12:	e062      	b.n	800fdda <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d106      	bne.n	800fd28 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fd1a:	f107 0310 	add.w	r3, r7, #16
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f001 f858 	bl	8010dd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fd24:	2301      	movs	r3, #1
 800fd26:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fd28:	f002 f93c 	bl	8011fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fd2c:	f000 fda8 	bl	8010880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fd30:	f002 f908 	bl	8011f44 <vPortEnterCritical>
 800fd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fd3a:	b25b      	sxtb	r3, r3
 800fd3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd40:	d103      	bne.n	800fd4a <xQueueReceive+0x122>
 800fd42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd44:	2200      	movs	r2, #0
 800fd46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fd50:	b25b      	sxtb	r3, r3
 800fd52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd56:	d103      	bne.n	800fd60 <xQueueReceive+0x138>
 800fd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fd60:	f002 f920 	bl	8011fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fd64:	1d3a      	adds	r2, r7, #4
 800fd66:	f107 0310 	add.w	r3, r7, #16
 800fd6a:	4611      	mov	r1, r2
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	f001 f847 	bl	8010e00 <xTaskCheckForTimeOut>
 800fd72:	4603      	mov	r3, r0
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d123      	bne.n	800fdc0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fd7a:	f000 f9ba 	bl	80100f2 <prvIsQueueEmpty>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d017      	beq.n	800fdb4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fd84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd86:	3324      	adds	r3, #36	; 0x24
 800fd88:	687a      	ldr	r2, [r7, #4]
 800fd8a:	4611      	mov	r1, r2
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f000 ff6d 	bl	8010c6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fd92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fd94:	f000 f95b 	bl	801004e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fd98:	f000 fd80 	bl	801089c <xTaskResumeAll>
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d189      	bne.n	800fcb6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800fda2:	4b10      	ldr	r3, [pc, #64]	; (800fde4 <xQueueReceive+0x1bc>)
 800fda4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fda8:	601a      	str	r2, [r3, #0]
 800fdaa:	f3bf 8f4f 	dsb	sy
 800fdae:	f3bf 8f6f 	isb	sy
 800fdb2:	e780      	b.n	800fcb6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fdb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdb6:	f000 f94a 	bl	801004e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fdba:	f000 fd6f 	bl	801089c <xTaskResumeAll>
 800fdbe:	e77a      	b.n	800fcb6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fdc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdc2:	f000 f944 	bl	801004e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fdc6:	f000 fd69 	bl	801089c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fdca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdcc:	f000 f991 	bl	80100f2 <prvIsQueueEmpty>
 800fdd0:	4603      	mov	r3, r0
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	f43f af6f 	beq.w	800fcb6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fdd8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fdda:	4618      	mov	r0, r3
 800fddc:	3730      	adds	r7, #48	; 0x30
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}
 800fde2:	bf00      	nop
 800fde4:	e000ed04 	.word	0xe000ed04

0800fde8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b08e      	sub	sp, #56	; 0x38
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	60f8      	str	r0, [r7, #12]
 800fdf0:	60b9      	str	r1, [r7, #8]
 800fdf2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fdf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d10a      	bne.n	800fe14 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800fdfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe02:	f383 8811 	msr	BASEPRI, r3
 800fe06:	f3bf 8f6f 	isb	sy
 800fe0a:	f3bf 8f4f 	dsb	sy
 800fe0e:	623b      	str	r3, [r7, #32]
}
 800fe10:	bf00      	nop
 800fe12:	e7fe      	b.n	800fe12 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe14:	68bb      	ldr	r3, [r7, #8]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d103      	bne.n	800fe22 <xQueueReceiveFromISR+0x3a>
 800fe1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d101      	bne.n	800fe26 <xQueueReceiveFromISR+0x3e>
 800fe22:	2301      	movs	r3, #1
 800fe24:	e000      	b.n	800fe28 <xQueueReceiveFromISR+0x40>
 800fe26:	2300      	movs	r3, #0
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d10a      	bne.n	800fe42 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800fe2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe30:	f383 8811 	msr	BASEPRI, r3
 800fe34:	f3bf 8f6f 	isb	sy
 800fe38:	f3bf 8f4f 	dsb	sy
 800fe3c:	61fb      	str	r3, [r7, #28]
}
 800fe3e:	bf00      	nop
 800fe40:	e7fe      	b.n	800fe40 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe42:	f002 f961 	bl	8012108 <vPortValidateInterruptPriority>
	__asm volatile
 800fe46:	f3ef 8211 	mrs	r2, BASEPRI
 800fe4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe4e:	f383 8811 	msr	BASEPRI, r3
 800fe52:	f3bf 8f6f 	isb	sy
 800fe56:	f3bf 8f4f 	dsb	sy
 800fe5a:	61ba      	str	r2, [r7, #24]
 800fe5c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fe5e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fe60:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fe62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe66:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d02f      	beq.n	800fece <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fe6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fe74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fe78:	68b9      	ldr	r1, [r7, #8]
 800fe7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe7c:	f000 f8c1 	bl	8010002 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fe80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe82:	1e5a      	subs	r2, r3, #1
 800fe84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe86:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fe88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fe8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe90:	d112      	bne.n	800feb8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe94:	691b      	ldr	r3, [r3, #16]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d016      	beq.n	800fec8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe9c:	3310      	adds	r3, #16
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f000 ff34 	bl	8010d0c <xTaskRemoveFromEventList>
 800fea4:	4603      	mov	r3, r0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d00e      	beq.n	800fec8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d00b      	beq.n	800fec8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2201      	movs	r2, #1
 800feb4:	601a      	str	r2, [r3, #0]
 800feb6:	e007      	b.n	800fec8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800feb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800febc:	3301      	adds	r3, #1
 800febe:	b2db      	uxtb	r3, r3
 800fec0:	b25a      	sxtb	r2, r3
 800fec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800fec8:	2301      	movs	r3, #1
 800feca:	637b      	str	r3, [r7, #52]	; 0x34
 800fecc:	e001      	b.n	800fed2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800fece:	2300      	movs	r3, #0
 800fed0:	637b      	str	r3, [r7, #52]	; 0x34
 800fed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fed4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fed6:	693b      	ldr	r3, [r7, #16]
 800fed8:	f383 8811 	msr	BASEPRI, r3
}
 800fedc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3738      	adds	r7, #56	; 0x38
 800fee4:	46bd      	mov	sp, r7
 800fee6:	bd80      	pop	{r7, pc}

0800fee8 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b086      	sub	sp, #24
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d10a      	bne.n	800ff10 <uxQueueSpacesAvailable+0x28>
	__asm volatile
 800fefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fefe:	f383 8811 	msr	BASEPRI, r3
 800ff02:	f3bf 8f6f 	isb	sy
 800ff06:	f3bf 8f4f 	dsb	sy
 800ff0a:	60fb      	str	r3, [r7, #12]
}
 800ff0c:	bf00      	nop
 800ff0e:	e7fe      	b.n	800ff0e <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800ff10:	f002 f818 	bl	8011f44 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800ff14:	697b      	ldr	r3, [r7, #20]
 800ff16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff1c:	1ad3      	subs	r3, r2, r3
 800ff1e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ff20:	f002 f840 	bl	8011fa4 <vPortExitCritical>

	return uxReturn;
 800ff24:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ff26:	4618      	mov	r0, r3
 800ff28:	3718      	adds	r7, #24
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	bd80      	pop	{r7, pc}

0800ff2e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ff2e:	b580      	push	{r7, lr}
 800ff30:	b086      	sub	sp, #24
 800ff32:	af00      	add	r7, sp, #0
 800ff34:	60f8      	str	r0, [r7, #12]
 800ff36:	60b9      	str	r1, [r7, #8]
 800ff38:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff42:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d10d      	bne.n	800ff68 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d14d      	bne.n	800fff0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	689b      	ldr	r3, [r3, #8]
 800ff58:	4618      	mov	r0, r3
 800ff5a:	f001 f8b7 	bl	80110cc <xTaskPriorityDisinherit>
 800ff5e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2200      	movs	r2, #0
 800ff64:	609a      	str	r2, [r3, #8]
 800ff66:	e043      	b.n	800fff0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d119      	bne.n	800ffa2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	6858      	ldr	r0, [r3, #4]
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff76:	461a      	mov	r2, r3
 800ff78:	68b9      	ldr	r1, [r7, #8]
 800ff7a:	f002 fc52 	bl	8012822 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	685a      	ldr	r2, [r3, #4]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff86:	441a      	add	r2, r3
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	685a      	ldr	r2, [r3, #4]
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	689b      	ldr	r3, [r3, #8]
 800ff94:	429a      	cmp	r2, r3
 800ff96:	d32b      	bcc.n	800fff0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	681a      	ldr	r2, [r3, #0]
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	605a      	str	r2, [r3, #4]
 800ffa0:	e026      	b.n	800fff0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	68d8      	ldr	r0, [r3, #12]
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffaa:	461a      	mov	r2, r3
 800ffac:	68b9      	ldr	r1, [r7, #8]
 800ffae:	f002 fc38 	bl	8012822 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	68da      	ldr	r2, [r3, #12]
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffba:	425b      	negs	r3, r3
 800ffbc:	441a      	add	r2, r3
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	68da      	ldr	r2, [r3, #12]
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	d207      	bcs.n	800ffde <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	689a      	ldr	r2, [r3, #8]
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd6:	425b      	negs	r3, r3
 800ffd8:	441a      	add	r2, r3
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	2b02      	cmp	r3, #2
 800ffe2:	d105      	bne.n	800fff0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ffe4:	693b      	ldr	r3, [r7, #16]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d002      	beq.n	800fff0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	3b01      	subs	r3, #1
 800ffee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fff0:	693b      	ldr	r3, [r7, #16]
 800fff2:	1c5a      	adds	r2, r3, #1
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fff8:	697b      	ldr	r3, [r7, #20]
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	3718      	adds	r7, #24
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}

08010002 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010002:	b580      	push	{r7, lr}
 8010004:	b082      	sub	sp, #8
 8010006:	af00      	add	r7, sp, #0
 8010008:	6078      	str	r0, [r7, #4]
 801000a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010010:	2b00      	cmp	r3, #0
 8010012:	d018      	beq.n	8010046 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	68da      	ldr	r2, [r3, #12]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801001c:	441a      	add	r2, r3
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	68da      	ldr	r2, [r3, #12]
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	689b      	ldr	r3, [r3, #8]
 801002a:	429a      	cmp	r2, r3
 801002c:	d303      	bcc.n	8010036 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	681a      	ldr	r2, [r3, #0]
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	68d9      	ldr	r1, [r3, #12]
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801003e:	461a      	mov	r2, r3
 8010040:	6838      	ldr	r0, [r7, #0]
 8010042:	f002 fbee 	bl	8012822 <memcpy>
	}
}
 8010046:	bf00      	nop
 8010048:	3708      	adds	r7, #8
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}

0801004e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801004e:	b580      	push	{r7, lr}
 8010050:	b084      	sub	sp, #16
 8010052:	af00      	add	r7, sp, #0
 8010054:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010056:	f001 ff75 	bl	8011f44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010060:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010062:	e011      	b.n	8010088 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010068:	2b00      	cmp	r3, #0
 801006a:	d012      	beq.n	8010092 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	3324      	adds	r3, #36	; 0x24
 8010070:	4618      	mov	r0, r3
 8010072:	f000 fe4b 	bl	8010d0c <xTaskRemoveFromEventList>
 8010076:	4603      	mov	r3, r0
 8010078:	2b00      	cmp	r3, #0
 801007a:	d001      	beq.n	8010080 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801007c:	f000 ff22 	bl	8010ec4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010080:	7bfb      	ldrb	r3, [r7, #15]
 8010082:	3b01      	subs	r3, #1
 8010084:	b2db      	uxtb	r3, r3
 8010086:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801008c:	2b00      	cmp	r3, #0
 801008e:	dce9      	bgt.n	8010064 <prvUnlockQueue+0x16>
 8010090:	e000      	b.n	8010094 <prvUnlockQueue+0x46>
					break;
 8010092:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	22ff      	movs	r2, #255	; 0xff
 8010098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801009c:	f001 ff82 	bl	8011fa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80100a0:	f001 ff50 	bl	8011f44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80100aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100ac:	e011      	b.n	80100d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	691b      	ldr	r3, [r3, #16]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d012      	beq.n	80100dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	3310      	adds	r3, #16
 80100ba:	4618      	mov	r0, r3
 80100bc:	f000 fe26 	bl	8010d0c <xTaskRemoveFromEventList>
 80100c0:	4603      	mov	r3, r0
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d001      	beq.n	80100ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80100c6:	f000 fefd 	bl	8010ec4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80100ca:	7bbb      	ldrb	r3, [r7, #14]
 80100cc:	3b01      	subs	r3, #1
 80100ce:	b2db      	uxtb	r3, r3
 80100d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	dce9      	bgt.n	80100ae <prvUnlockQueue+0x60>
 80100da:	e000      	b.n	80100de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80100dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	22ff      	movs	r2, #255	; 0xff
 80100e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80100e6:	f001 ff5d 	bl	8011fa4 <vPortExitCritical>
}
 80100ea:	bf00      	nop
 80100ec:	3710      	adds	r7, #16
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}

080100f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80100f2:	b580      	push	{r7, lr}
 80100f4:	b084      	sub	sp, #16
 80100f6:	af00      	add	r7, sp, #0
 80100f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80100fa:	f001 ff23 	bl	8011f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010102:	2b00      	cmp	r3, #0
 8010104:	d102      	bne.n	801010c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010106:	2301      	movs	r3, #1
 8010108:	60fb      	str	r3, [r7, #12]
 801010a:	e001      	b.n	8010110 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801010c:	2300      	movs	r3, #0
 801010e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010110:	f001 ff48 	bl	8011fa4 <vPortExitCritical>

	return xReturn;
 8010114:	68fb      	ldr	r3, [r7, #12]
}
 8010116:	4618      	mov	r0, r3
 8010118:	3710      	adds	r7, #16
 801011a:	46bd      	mov	sp, r7
 801011c:	bd80      	pop	{r7, pc}

0801011e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801011e:	b580      	push	{r7, lr}
 8010120:	b084      	sub	sp, #16
 8010122:	af00      	add	r7, sp, #0
 8010124:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010126:	f001 ff0d 	bl	8011f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010132:	429a      	cmp	r2, r3
 8010134:	d102      	bne.n	801013c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010136:	2301      	movs	r3, #1
 8010138:	60fb      	str	r3, [r7, #12]
 801013a:	e001      	b.n	8010140 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801013c:	2300      	movs	r3, #0
 801013e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010140:	f001 ff30 	bl	8011fa4 <vPortExitCritical>

	return xReturn;
 8010144:	68fb      	ldr	r3, [r7, #12]
}
 8010146:	4618      	mov	r0, r3
 8010148:	3710      	adds	r7, #16
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
	...

08010150 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010150:	b480      	push	{r7}
 8010152:	b085      	sub	sp, #20
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
 8010158:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801015a:	2300      	movs	r3, #0
 801015c:	60fb      	str	r3, [r7, #12]
 801015e:	e014      	b.n	801018a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010160:	4a0f      	ldr	r2, [pc, #60]	; (80101a0 <vQueueAddToRegistry+0x50>)
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d10b      	bne.n	8010184 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801016c:	490c      	ldr	r1, [pc, #48]	; (80101a0 <vQueueAddToRegistry+0x50>)
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	683a      	ldr	r2, [r7, #0]
 8010172:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010176:	4a0a      	ldr	r2, [pc, #40]	; (80101a0 <vQueueAddToRegistry+0x50>)
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	00db      	lsls	r3, r3, #3
 801017c:	4413      	add	r3, r2
 801017e:	687a      	ldr	r2, [r7, #4]
 8010180:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010182:	e006      	b.n	8010192 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	3301      	adds	r3, #1
 8010188:	60fb      	str	r3, [r7, #12]
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2b07      	cmp	r3, #7
 801018e:	d9e7      	bls.n	8010160 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010190:	bf00      	nop
 8010192:	bf00      	nop
 8010194:	3714      	adds	r7, #20
 8010196:	46bd      	mov	sp, r7
 8010198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019c:	4770      	bx	lr
 801019e:	bf00      	nop
 80101a0:	20001de4 	.word	0x20001de4

080101a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b086      	sub	sp, #24
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80101b4:	f001 fec6 	bl	8011f44 <vPortEnterCritical>
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80101be:	b25b      	sxtb	r3, r3
 80101c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101c4:	d103      	bne.n	80101ce <vQueueWaitForMessageRestricted+0x2a>
 80101c6:	697b      	ldr	r3, [r7, #20]
 80101c8:	2200      	movs	r2, #0
 80101ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80101d4:	b25b      	sxtb	r3, r3
 80101d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101da:	d103      	bne.n	80101e4 <vQueueWaitForMessageRestricted+0x40>
 80101dc:	697b      	ldr	r3, [r7, #20]
 80101de:	2200      	movs	r2, #0
 80101e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80101e4:	f001 fede 	bl	8011fa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d106      	bne.n	80101fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80101f0:	697b      	ldr	r3, [r7, #20]
 80101f2:	3324      	adds	r3, #36	; 0x24
 80101f4:	687a      	ldr	r2, [r7, #4]
 80101f6:	68b9      	ldr	r1, [r7, #8]
 80101f8:	4618      	mov	r0, r3
 80101fa:	f000 fd5b 	bl	8010cb4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80101fe:	6978      	ldr	r0, [r7, #20]
 8010200:	f7ff ff25 	bl	801004e <prvUnlockQueue>
	}
 8010204:	bf00      	nop
 8010206:	3718      	adds	r7, #24
 8010208:	46bd      	mov	sp, r7
 801020a:	bd80      	pop	{r7, pc}

0801020c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801020c:	b580      	push	{r7, lr}
 801020e:	b08e      	sub	sp, #56	; 0x38
 8010210:	af04      	add	r7, sp, #16
 8010212:	60f8      	str	r0, [r7, #12]
 8010214:	60b9      	str	r1, [r7, #8]
 8010216:	607a      	str	r2, [r7, #4]
 8010218:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801021a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801021c:	2b00      	cmp	r3, #0
 801021e:	d10a      	bne.n	8010236 <xTaskCreateStatic+0x2a>
	__asm volatile
 8010220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010224:	f383 8811 	msr	BASEPRI, r3
 8010228:	f3bf 8f6f 	isb	sy
 801022c:	f3bf 8f4f 	dsb	sy
 8010230:	623b      	str	r3, [r7, #32]
}
 8010232:	bf00      	nop
 8010234:	e7fe      	b.n	8010234 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010238:	2b00      	cmp	r3, #0
 801023a:	d10a      	bne.n	8010252 <xTaskCreateStatic+0x46>
	__asm volatile
 801023c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010240:	f383 8811 	msr	BASEPRI, r3
 8010244:	f3bf 8f6f 	isb	sy
 8010248:	f3bf 8f4f 	dsb	sy
 801024c:	61fb      	str	r3, [r7, #28]
}
 801024e:	bf00      	nop
 8010250:	e7fe      	b.n	8010250 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010252:	23c0      	movs	r3, #192	; 0xc0
 8010254:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010256:	693b      	ldr	r3, [r7, #16]
 8010258:	2bc0      	cmp	r3, #192	; 0xc0
 801025a:	d00a      	beq.n	8010272 <xTaskCreateStatic+0x66>
	__asm volatile
 801025c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010260:	f383 8811 	msr	BASEPRI, r3
 8010264:	f3bf 8f6f 	isb	sy
 8010268:	f3bf 8f4f 	dsb	sy
 801026c:	61bb      	str	r3, [r7, #24]
}
 801026e:	bf00      	nop
 8010270:	e7fe      	b.n	8010270 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010272:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010276:	2b00      	cmp	r3, #0
 8010278:	d01e      	beq.n	80102b8 <xTaskCreateStatic+0xac>
 801027a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801027c:	2b00      	cmp	r3, #0
 801027e:	d01b      	beq.n	80102b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010282:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010288:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801028a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801028c:	2202      	movs	r2, #2
 801028e:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010292:	2300      	movs	r3, #0
 8010294:	9303      	str	r3, [sp, #12]
 8010296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010298:	9302      	str	r3, [sp, #8]
 801029a:	f107 0314 	add.w	r3, r7, #20
 801029e:	9301      	str	r3, [sp, #4]
 80102a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102a2:	9300      	str	r3, [sp, #0]
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	687a      	ldr	r2, [r7, #4]
 80102a8:	68b9      	ldr	r1, [r7, #8]
 80102aa:	68f8      	ldr	r0, [r7, #12]
 80102ac:	f000 f850 	bl	8010350 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80102b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102b2:	f000 f8f7 	bl	80104a4 <prvAddNewTaskToReadyList>
 80102b6:	e001      	b.n	80102bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80102b8:	2300      	movs	r3, #0
 80102ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80102bc:	697b      	ldr	r3, [r7, #20]
	}
 80102be:	4618      	mov	r0, r3
 80102c0:	3728      	adds	r7, #40	; 0x28
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}

080102c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80102c6:	b580      	push	{r7, lr}
 80102c8:	b08c      	sub	sp, #48	; 0x30
 80102ca:	af04      	add	r7, sp, #16
 80102cc:	60f8      	str	r0, [r7, #12]
 80102ce:	60b9      	str	r1, [r7, #8]
 80102d0:	603b      	str	r3, [r7, #0]
 80102d2:	4613      	mov	r3, r2
 80102d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80102d6:	88fb      	ldrh	r3, [r7, #6]
 80102d8:	009b      	lsls	r3, r3, #2
 80102da:	4618      	mov	r0, r3
 80102dc:	f001 ff54 	bl	8012188 <pvPortMalloc>
 80102e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d00e      	beq.n	8010306 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80102e8:	20c0      	movs	r0, #192	; 0xc0
 80102ea:	f001 ff4d 	bl	8012188 <pvPortMalloc>
 80102ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80102f0:	69fb      	ldr	r3, [r7, #28]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d003      	beq.n	80102fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80102f6:	69fb      	ldr	r3, [r7, #28]
 80102f8:	697a      	ldr	r2, [r7, #20]
 80102fa:	631a      	str	r2, [r3, #48]	; 0x30
 80102fc:	e005      	b.n	801030a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80102fe:	6978      	ldr	r0, [r7, #20]
 8010300:	f002 f80e 	bl	8012320 <vPortFree>
 8010304:	e001      	b.n	801030a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010306:	2300      	movs	r3, #0
 8010308:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801030a:	69fb      	ldr	r3, [r7, #28]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d017      	beq.n	8010340 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010310:	69fb      	ldr	r3, [r7, #28]
 8010312:	2200      	movs	r2, #0
 8010314:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010318:	88fa      	ldrh	r2, [r7, #6]
 801031a:	2300      	movs	r3, #0
 801031c:	9303      	str	r3, [sp, #12]
 801031e:	69fb      	ldr	r3, [r7, #28]
 8010320:	9302      	str	r3, [sp, #8]
 8010322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010324:	9301      	str	r3, [sp, #4]
 8010326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010328:	9300      	str	r3, [sp, #0]
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	68b9      	ldr	r1, [r7, #8]
 801032e:	68f8      	ldr	r0, [r7, #12]
 8010330:	f000 f80e 	bl	8010350 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010334:	69f8      	ldr	r0, [r7, #28]
 8010336:	f000 f8b5 	bl	80104a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801033a:	2301      	movs	r3, #1
 801033c:	61bb      	str	r3, [r7, #24]
 801033e:	e002      	b.n	8010346 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010340:	f04f 33ff 	mov.w	r3, #4294967295
 8010344:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010346:	69bb      	ldr	r3, [r7, #24]
	}
 8010348:	4618      	mov	r0, r3
 801034a:	3720      	adds	r7, #32
 801034c:	46bd      	mov	sp, r7
 801034e:	bd80      	pop	{r7, pc}

08010350 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b088      	sub	sp, #32
 8010354:	af00      	add	r7, sp, #0
 8010356:	60f8      	str	r0, [r7, #12]
 8010358:	60b9      	str	r1, [r7, #8]
 801035a:	607a      	str	r2, [r7, #4]
 801035c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801035e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010360:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	009b      	lsls	r3, r3, #2
 8010366:	461a      	mov	r2, r3
 8010368:	21a5      	movs	r1, #165	; 0xa5
 801036a:	f002 fa82 	bl	8012872 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801036e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010378:	3b01      	subs	r3, #1
 801037a:	009b      	lsls	r3, r3, #2
 801037c:	4413      	add	r3, r2
 801037e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010380:	69bb      	ldr	r3, [r7, #24]
 8010382:	f023 0307 	bic.w	r3, r3, #7
 8010386:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010388:	69bb      	ldr	r3, [r7, #24]
 801038a:	f003 0307 	and.w	r3, r3, #7
 801038e:	2b00      	cmp	r3, #0
 8010390:	d00a      	beq.n	80103a8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8010392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010396:	f383 8811 	msr	BASEPRI, r3
 801039a:	f3bf 8f6f 	isb	sy
 801039e:	f3bf 8f4f 	dsb	sy
 80103a2:	617b      	str	r3, [r7, #20]
}
 80103a4:	bf00      	nop
 80103a6:	e7fe      	b.n	80103a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80103a8:	68bb      	ldr	r3, [r7, #8]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d01f      	beq.n	80103ee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103ae:	2300      	movs	r3, #0
 80103b0:	61fb      	str	r3, [r7, #28]
 80103b2:	e012      	b.n	80103da <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80103b4:	68ba      	ldr	r2, [r7, #8]
 80103b6:	69fb      	ldr	r3, [r7, #28]
 80103b8:	4413      	add	r3, r2
 80103ba:	7819      	ldrb	r1, [r3, #0]
 80103bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80103be:	69fb      	ldr	r3, [r7, #28]
 80103c0:	4413      	add	r3, r2
 80103c2:	3334      	adds	r3, #52	; 0x34
 80103c4:	460a      	mov	r2, r1
 80103c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80103c8:	68ba      	ldr	r2, [r7, #8]
 80103ca:	69fb      	ldr	r3, [r7, #28]
 80103cc:	4413      	add	r3, r2
 80103ce:	781b      	ldrb	r3, [r3, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d006      	beq.n	80103e2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103d4:	69fb      	ldr	r3, [r7, #28]
 80103d6:	3301      	adds	r3, #1
 80103d8:	61fb      	str	r3, [r7, #28]
 80103da:	69fb      	ldr	r3, [r7, #28]
 80103dc:	2b0f      	cmp	r3, #15
 80103de:	d9e9      	bls.n	80103b4 <prvInitialiseNewTask+0x64>
 80103e0:	e000      	b.n	80103e4 <prvInitialiseNewTask+0x94>
			{
				break;
 80103e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80103e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103e6:	2200      	movs	r2, #0
 80103e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80103ec:	e003      	b.n	80103f6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80103ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103f0:	2200      	movs	r2, #0
 80103f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80103f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103f8:	2b37      	cmp	r3, #55	; 0x37
 80103fa:	d901      	bls.n	8010400 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80103fc:	2337      	movs	r3, #55	; 0x37
 80103fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010404:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801040a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801040c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801040e:	2200      	movs	r2, #0
 8010410:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010414:	3304      	adds	r3, #4
 8010416:	4618      	mov	r0, r3
 8010418:	f7ff f89a 	bl	800f550 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801041c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801041e:	3318      	adds	r3, #24
 8010420:	4618      	mov	r0, r3
 8010422:	f7ff f895 	bl	800f550 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801042a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801042c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010434:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801043a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 801043c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801043e:	2200      	movs	r2, #0
 8010440:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010444:	2200      	movs	r2, #0
 8010446:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801044a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801044c:	2200      	movs	r2, #0
 801044e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010454:	3358      	adds	r3, #88	; 0x58
 8010456:	2260      	movs	r2, #96	; 0x60
 8010458:	2100      	movs	r1, #0
 801045a:	4618      	mov	r0, r3
 801045c:	f002 fa09 	bl	8012872 <memset>
 8010460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010462:	4a0d      	ldr	r2, [pc, #52]	; (8010498 <prvInitialiseNewTask+0x148>)
 8010464:	65da      	str	r2, [r3, #92]	; 0x5c
 8010466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010468:	4a0c      	ldr	r2, [pc, #48]	; (801049c <prvInitialiseNewTask+0x14c>)
 801046a:	661a      	str	r2, [r3, #96]	; 0x60
 801046c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801046e:	4a0c      	ldr	r2, [pc, #48]	; (80104a0 <prvInitialiseNewTask+0x150>)
 8010470:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010472:	683a      	ldr	r2, [r7, #0]
 8010474:	68f9      	ldr	r1, [r7, #12]
 8010476:	69b8      	ldr	r0, [r7, #24]
 8010478:	f001 fc3a 	bl	8011cf0 <pxPortInitialiseStack>
 801047c:	4602      	mov	r2, r0
 801047e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010480:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010484:	2b00      	cmp	r3, #0
 8010486:	d002      	beq.n	801048e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801048a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801048c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801048e:	bf00      	nop
 8010490:	3720      	adds	r7, #32
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	080159e4 	.word	0x080159e4
 801049c:	08015a04 	.word	0x08015a04
 80104a0:	080159c4 	.word	0x080159c4

080104a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b082      	sub	sp, #8
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80104ac:	f001 fd4a 	bl	8011f44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80104b0:	4b2d      	ldr	r3, [pc, #180]	; (8010568 <prvAddNewTaskToReadyList+0xc4>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	3301      	adds	r3, #1
 80104b6:	4a2c      	ldr	r2, [pc, #176]	; (8010568 <prvAddNewTaskToReadyList+0xc4>)
 80104b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80104ba:	4b2c      	ldr	r3, [pc, #176]	; (801056c <prvAddNewTaskToReadyList+0xc8>)
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d109      	bne.n	80104d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80104c2:	4a2a      	ldr	r2, [pc, #168]	; (801056c <prvAddNewTaskToReadyList+0xc8>)
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80104c8:	4b27      	ldr	r3, [pc, #156]	; (8010568 <prvAddNewTaskToReadyList+0xc4>)
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	2b01      	cmp	r3, #1
 80104ce:	d110      	bne.n	80104f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80104d0:	f000 fd1c 	bl	8010f0c <prvInitialiseTaskLists>
 80104d4:	e00d      	b.n	80104f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80104d6:	4b26      	ldr	r3, [pc, #152]	; (8010570 <prvAddNewTaskToReadyList+0xcc>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d109      	bne.n	80104f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80104de:	4b23      	ldr	r3, [pc, #140]	; (801056c <prvAddNewTaskToReadyList+0xc8>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104e8:	429a      	cmp	r2, r3
 80104ea:	d802      	bhi.n	80104f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80104ec:	4a1f      	ldr	r2, [pc, #124]	; (801056c <prvAddNewTaskToReadyList+0xc8>)
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80104f2:	4b20      	ldr	r3, [pc, #128]	; (8010574 <prvAddNewTaskToReadyList+0xd0>)
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	3301      	adds	r3, #1
 80104f8:	4a1e      	ldr	r2, [pc, #120]	; (8010574 <prvAddNewTaskToReadyList+0xd0>)
 80104fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80104fc:	4b1d      	ldr	r3, [pc, #116]	; (8010574 <prvAddNewTaskToReadyList+0xd0>)
 80104fe:	681a      	ldr	r2, [r3, #0]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010508:	4b1b      	ldr	r3, [pc, #108]	; (8010578 <prvAddNewTaskToReadyList+0xd4>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	429a      	cmp	r2, r3
 801050e:	d903      	bls.n	8010518 <prvAddNewTaskToReadyList+0x74>
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010514:	4a18      	ldr	r2, [pc, #96]	; (8010578 <prvAddNewTaskToReadyList+0xd4>)
 8010516:	6013      	str	r3, [r2, #0]
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801051c:	4613      	mov	r3, r2
 801051e:	009b      	lsls	r3, r3, #2
 8010520:	4413      	add	r3, r2
 8010522:	009b      	lsls	r3, r3, #2
 8010524:	4a15      	ldr	r2, [pc, #84]	; (801057c <prvAddNewTaskToReadyList+0xd8>)
 8010526:	441a      	add	r2, r3
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	3304      	adds	r3, #4
 801052c:	4619      	mov	r1, r3
 801052e:	4610      	mov	r0, r2
 8010530:	f7ff f81b 	bl	800f56a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010534:	f001 fd36 	bl	8011fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010538:	4b0d      	ldr	r3, [pc, #52]	; (8010570 <prvAddNewTaskToReadyList+0xcc>)
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d00e      	beq.n	801055e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010540:	4b0a      	ldr	r3, [pc, #40]	; (801056c <prvAddNewTaskToReadyList+0xc8>)
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801054a:	429a      	cmp	r2, r3
 801054c:	d207      	bcs.n	801055e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801054e:	4b0c      	ldr	r3, [pc, #48]	; (8010580 <prvAddNewTaskToReadyList+0xdc>)
 8010550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010554:	601a      	str	r2, [r3, #0]
 8010556:	f3bf 8f4f 	dsb	sy
 801055a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801055e:	bf00      	nop
 8010560:	3708      	adds	r7, #8
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}
 8010566:	bf00      	nop
 8010568:	200022f8 	.word	0x200022f8
 801056c:	20001e24 	.word	0x20001e24
 8010570:	20002304 	.word	0x20002304
 8010574:	20002314 	.word	0x20002314
 8010578:	20002300 	.word	0x20002300
 801057c:	20001e28 	.word	0x20001e28
 8010580:	e000ed04 	.word	0xe000ed04

08010584 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8010584:	b580      	push	{r7, lr}
 8010586:	b084      	sub	sp, #16
 8010588:	af00      	add	r7, sp, #0
 801058a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801058c:	f001 fcda 	bl	8011f44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d102      	bne.n	801059c <vTaskDelete+0x18>
 8010596:	4b2c      	ldr	r3, [pc, #176]	; (8010648 <vTaskDelete+0xc4>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	e000      	b.n	801059e <vTaskDelete+0x1a>
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	3304      	adds	r3, #4
 80105a4:	4618      	mov	r0, r3
 80105a6:	f7ff f83d 	bl	800f624 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d004      	beq.n	80105bc <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	3318      	adds	r3, #24
 80105b6:	4618      	mov	r0, r3
 80105b8:	f7ff f834 	bl	800f624 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80105bc:	4b23      	ldr	r3, [pc, #140]	; (801064c <vTaskDelete+0xc8>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	3301      	adds	r3, #1
 80105c2:	4a22      	ldr	r2, [pc, #136]	; (801064c <vTaskDelete+0xc8>)
 80105c4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80105c6:	4b20      	ldr	r3, [pc, #128]	; (8010648 <vTaskDelete+0xc4>)
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	68fa      	ldr	r2, [r7, #12]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d10b      	bne.n	80105e8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	3304      	adds	r3, #4
 80105d4:	4619      	mov	r1, r3
 80105d6:	481e      	ldr	r0, [pc, #120]	; (8010650 <vTaskDelete+0xcc>)
 80105d8:	f7fe ffc7 	bl	800f56a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80105dc:	4b1d      	ldr	r3, [pc, #116]	; (8010654 <vTaskDelete+0xd0>)
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	3301      	adds	r3, #1
 80105e2:	4a1c      	ldr	r2, [pc, #112]	; (8010654 <vTaskDelete+0xd0>)
 80105e4:	6013      	str	r3, [r2, #0]
 80105e6:	e009      	b.n	80105fc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80105e8:	4b1b      	ldr	r3, [pc, #108]	; (8010658 <vTaskDelete+0xd4>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	3b01      	subs	r3, #1
 80105ee:	4a1a      	ldr	r2, [pc, #104]	; (8010658 <vTaskDelete+0xd4>)
 80105f0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80105f2:	68f8      	ldr	r0, [r7, #12]
 80105f4:	f000 fcf8 	bl	8010fe8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80105f8:	f000 fd2a 	bl	8011050 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80105fc:	f001 fcd2 	bl	8011fa4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8010600:	4b16      	ldr	r3, [pc, #88]	; (801065c <vTaskDelete+0xd8>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d01b      	beq.n	8010640 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8010608:	4b0f      	ldr	r3, [pc, #60]	; (8010648 <vTaskDelete+0xc4>)
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	68fa      	ldr	r2, [r7, #12]
 801060e:	429a      	cmp	r2, r3
 8010610:	d116      	bne.n	8010640 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8010612:	4b13      	ldr	r3, [pc, #76]	; (8010660 <vTaskDelete+0xdc>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d00a      	beq.n	8010630 <vTaskDelete+0xac>
	__asm volatile
 801061a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801061e:	f383 8811 	msr	BASEPRI, r3
 8010622:	f3bf 8f6f 	isb	sy
 8010626:	f3bf 8f4f 	dsb	sy
 801062a:	60bb      	str	r3, [r7, #8]
}
 801062c:	bf00      	nop
 801062e:	e7fe      	b.n	801062e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8010630:	4b0c      	ldr	r3, [pc, #48]	; (8010664 <vTaskDelete+0xe0>)
 8010632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010636:	601a      	str	r2, [r3, #0]
 8010638:	f3bf 8f4f 	dsb	sy
 801063c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010640:	bf00      	nop
 8010642:	3710      	adds	r7, #16
 8010644:	46bd      	mov	sp, r7
 8010646:	bd80      	pop	{r7, pc}
 8010648:	20001e24 	.word	0x20001e24
 801064c:	20002314 	.word	0x20002314
 8010650:	200022cc 	.word	0x200022cc
 8010654:	200022e0 	.word	0x200022e0
 8010658:	200022f8 	.word	0x200022f8
 801065c:	20002304 	.word	0x20002304
 8010660:	20002320 	.word	0x20002320
 8010664:	e000ed04 	.word	0xe000ed04

08010668 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010668:	b580      	push	{r7, lr}
 801066a:	b084      	sub	sp, #16
 801066c:	af00      	add	r7, sp, #0
 801066e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010670:	2300      	movs	r3, #0
 8010672:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d017      	beq.n	80106aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801067a:	4b13      	ldr	r3, [pc, #76]	; (80106c8 <vTaskDelay+0x60>)
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d00a      	beq.n	8010698 <vTaskDelay+0x30>
	__asm volatile
 8010682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010686:	f383 8811 	msr	BASEPRI, r3
 801068a:	f3bf 8f6f 	isb	sy
 801068e:	f3bf 8f4f 	dsb	sy
 8010692:	60bb      	str	r3, [r7, #8]
}
 8010694:	bf00      	nop
 8010696:	e7fe      	b.n	8010696 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010698:	f000 f8f2 	bl	8010880 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801069c:	2100      	movs	r1, #0
 801069e:	6878      	ldr	r0, [r7, #4]
 80106a0:	f000 ff84 	bl	80115ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80106a4:	f000 f8fa 	bl	801089c <xTaskResumeAll>
 80106a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d107      	bne.n	80106c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80106b0:	4b06      	ldr	r3, [pc, #24]	; (80106cc <vTaskDelay+0x64>)
 80106b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106b6:	601a      	str	r2, [r3, #0]
 80106b8:	f3bf 8f4f 	dsb	sy
 80106bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80106c0:	bf00      	nop
 80106c2:	3710      	adds	r7, #16
 80106c4:	46bd      	mov	sp, r7
 80106c6:	bd80      	pop	{r7, pc}
 80106c8:	20002320 	.word	0x20002320
 80106cc:	e000ed04 	.word	0xe000ed04

080106d0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b088      	sub	sp, #32
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80106dc:	69bb      	ldr	r3, [r7, #24]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d10a      	bne.n	80106f8 <eTaskGetState+0x28>
	__asm volatile
 80106e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106e6:	f383 8811 	msr	BASEPRI, r3
 80106ea:	f3bf 8f6f 	isb	sy
 80106ee:	f3bf 8f4f 	dsb	sy
 80106f2:	60bb      	str	r3, [r7, #8]
}
 80106f4:	bf00      	nop
 80106f6:	e7fe      	b.n	80106f6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80106f8:	4b23      	ldr	r3, [pc, #140]	; (8010788 <eTaskGetState+0xb8>)
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	69ba      	ldr	r2, [r7, #24]
 80106fe:	429a      	cmp	r2, r3
 8010700:	d102      	bne.n	8010708 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8010702:	2300      	movs	r3, #0
 8010704:	77fb      	strb	r3, [r7, #31]
 8010706:	e03a      	b.n	801077e <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8010708:	f001 fc1c 	bl	8011f44 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 801070c:	69bb      	ldr	r3, [r7, #24]
 801070e:	695b      	ldr	r3, [r3, #20]
 8010710:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8010712:	4b1e      	ldr	r3, [pc, #120]	; (801078c <eTaskGetState+0xbc>)
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8010718:	4b1d      	ldr	r3, [pc, #116]	; (8010790 <eTaskGetState+0xc0>)
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 801071e:	f001 fc41 	bl	8011fa4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8010722:	697a      	ldr	r2, [r7, #20]
 8010724:	693b      	ldr	r3, [r7, #16]
 8010726:	429a      	cmp	r2, r3
 8010728:	d003      	beq.n	8010732 <eTaskGetState+0x62>
 801072a:	697a      	ldr	r2, [r7, #20]
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	429a      	cmp	r2, r3
 8010730:	d102      	bne.n	8010738 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8010732:	2302      	movs	r3, #2
 8010734:	77fb      	strb	r3, [r7, #31]
 8010736:	e022      	b.n	801077e <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8010738:	697b      	ldr	r3, [r7, #20]
 801073a:	4a16      	ldr	r2, [pc, #88]	; (8010794 <eTaskGetState+0xc4>)
 801073c:	4293      	cmp	r3, r2
 801073e:	d112      	bne.n	8010766 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8010740:	69bb      	ldr	r3, [r7, #24]
 8010742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010744:	2b00      	cmp	r3, #0
 8010746:	d10b      	bne.n	8010760 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8010748:	69bb      	ldr	r3, [r7, #24]
 801074a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 801074e:	b2db      	uxtb	r3, r3
 8010750:	2b01      	cmp	r3, #1
 8010752:	d102      	bne.n	801075a <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8010754:	2302      	movs	r3, #2
 8010756:	77fb      	strb	r3, [r7, #31]
 8010758:	e011      	b.n	801077e <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 801075a:	2303      	movs	r3, #3
 801075c:	77fb      	strb	r3, [r7, #31]
 801075e:	e00e      	b.n	801077e <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8010760:	2302      	movs	r3, #2
 8010762:	77fb      	strb	r3, [r7, #31]
 8010764:	e00b      	b.n	801077e <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	4a0b      	ldr	r2, [pc, #44]	; (8010798 <eTaskGetState+0xc8>)
 801076a:	4293      	cmp	r3, r2
 801076c:	d002      	beq.n	8010774 <eTaskGetState+0xa4>
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d102      	bne.n	801077a <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8010774:	2304      	movs	r3, #4
 8010776:	77fb      	strb	r3, [r7, #31]
 8010778:	e001      	b.n	801077e <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 801077a:	2301      	movs	r3, #1
 801077c:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 801077e:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8010780:	4618      	mov	r0, r3
 8010782:	3720      	adds	r7, #32
 8010784:	46bd      	mov	sp, r7
 8010786:	bd80      	pop	{r7, pc}
 8010788:	20001e24 	.word	0x20001e24
 801078c:	200022b0 	.word	0x200022b0
 8010790:	200022b4 	.word	0x200022b4
 8010794:	200022e4 	.word	0x200022e4
 8010798:	200022cc 	.word	0x200022cc

0801079c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b08a      	sub	sp, #40	; 0x28
 80107a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80107a2:	2300      	movs	r3, #0
 80107a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80107a6:	2300      	movs	r3, #0
 80107a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80107aa:	463a      	mov	r2, r7
 80107ac:	1d39      	adds	r1, r7, #4
 80107ae:	f107 0308 	add.w	r3, r7, #8
 80107b2:	4618      	mov	r0, r3
 80107b4:	f7fe fe78 	bl	800f4a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80107b8:	6839      	ldr	r1, [r7, #0]
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	68ba      	ldr	r2, [r7, #8]
 80107be:	9202      	str	r2, [sp, #8]
 80107c0:	9301      	str	r3, [sp, #4]
 80107c2:	2300      	movs	r3, #0
 80107c4:	9300      	str	r3, [sp, #0]
 80107c6:	2300      	movs	r3, #0
 80107c8:	460a      	mov	r2, r1
 80107ca:	4925      	ldr	r1, [pc, #148]	; (8010860 <vTaskStartScheduler+0xc4>)
 80107cc:	4825      	ldr	r0, [pc, #148]	; (8010864 <vTaskStartScheduler+0xc8>)
 80107ce:	f7ff fd1d 	bl	801020c <xTaskCreateStatic>
 80107d2:	4603      	mov	r3, r0
 80107d4:	4a24      	ldr	r2, [pc, #144]	; (8010868 <vTaskStartScheduler+0xcc>)
 80107d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80107d8:	4b23      	ldr	r3, [pc, #140]	; (8010868 <vTaskStartScheduler+0xcc>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d002      	beq.n	80107e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80107e0:	2301      	movs	r3, #1
 80107e2:	617b      	str	r3, [r7, #20]
 80107e4:	e001      	b.n	80107ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80107e6:	2300      	movs	r3, #0
 80107e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80107ea:	697b      	ldr	r3, [r7, #20]
 80107ec:	2b01      	cmp	r3, #1
 80107ee:	d102      	bne.n	80107f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80107f0:	f000 ff30 	bl	8011654 <xTimerCreateTimerTask>
 80107f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80107f6:	697b      	ldr	r3, [r7, #20]
 80107f8:	2b01      	cmp	r3, #1
 80107fa:	d11d      	bne.n	8010838 <vTaskStartScheduler+0x9c>
	__asm volatile
 80107fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010800:	f383 8811 	msr	BASEPRI, r3
 8010804:	f3bf 8f6f 	isb	sy
 8010808:	f3bf 8f4f 	dsb	sy
 801080c:	613b      	str	r3, [r7, #16]
}
 801080e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010810:	4b16      	ldr	r3, [pc, #88]	; (801086c <vTaskStartScheduler+0xd0>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	3358      	adds	r3, #88	; 0x58
 8010816:	4a16      	ldr	r2, [pc, #88]	; (8010870 <vTaskStartScheduler+0xd4>)
 8010818:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801081a:	4b16      	ldr	r3, [pc, #88]	; (8010874 <vTaskStartScheduler+0xd8>)
 801081c:	f04f 32ff 	mov.w	r2, #4294967295
 8010820:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010822:	4b15      	ldr	r3, [pc, #84]	; (8010878 <vTaskStartScheduler+0xdc>)
 8010824:	2201      	movs	r2, #1
 8010826:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010828:	4b14      	ldr	r3, [pc, #80]	; (801087c <vTaskStartScheduler+0xe0>)
 801082a:	2200      	movs	r2, #0
 801082c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 801082e:	f7ef fed1 	bl	80005d4 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010832:	f001 fae5 	bl	8011e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010836:	e00e      	b.n	8010856 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010838:	697b      	ldr	r3, [r7, #20]
 801083a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801083e:	d10a      	bne.n	8010856 <vTaskStartScheduler+0xba>
	__asm volatile
 8010840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010844:	f383 8811 	msr	BASEPRI, r3
 8010848:	f3bf 8f6f 	isb	sy
 801084c:	f3bf 8f4f 	dsb	sy
 8010850:	60fb      	str	r3, [r7, #12]
}
 8010852:	bf00      	nop
 8010854:	e7fe      	b.n	8010854 <vTaskStartScheduler+0xb8>
}
 8010856:	bf00      	nop
 8010858:	3718      	adds	r7, #24
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}
 801085e:	bf00      	nop
 8010860:	080154d4 	.word	0x080154d4
 8010864:	08010edd 	.word	0x08010edd
 8010868:	2000231c 	.word	0x2000231c
 801086c:	20001e24 	.word	0x20001e24
 8010870:	20000054 	.word	0x20000054
 8010874:	20002318 	.word	0x20002318
 8010878:	20002304 	.word	0x20002304
 801087c:	200022fc 	.word	0x200022fc

08010880 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010880:	b480      	push	{r7}
 8010882:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010884:	4b04      	ldr	r3, [pc, #16]	; (8010898 <vTaskSuspendAll+0x18>)
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	3301      	adds	r3, #1
 801088a:	4a03      	ldr	r2, [pc, #12]	; (8010898 <vTaskSuspendAll+0x18>)
 801088c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801088e:	bf00      	nop
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr
 8010898:	20002320 	.word	0x20002320

0801089c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b084      	sub	sp, #16
 80108a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80108a2:	2300      	movs	r3, #0
 80108a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80108a6:	2300      	movs	r3, #0
 80108a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80108aa:	4b42      	ldr	r3, [pc, #264]	; (80109b4 <xTaskResumeAll+0x118>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d10a      	bne.n	80108c8 <xTaskResumeAll+0x2c>
	__asm volatile
 80108b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108b6:	f383 8811 	msr	BASEPRI, r3
 80108ba:	f3bf 8f6f 	isb	sy
 80108be:	f3bf 8f4f 	dsb	sy
 80108c2:	603b      	str	r3, [r7, #0]
}
 80108c4:	bf00      	nop
 80108c6:	e7fe      	b.n	80108c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80108c8:	f001 fb3c 	bl	8011f44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80108cc:	4b39      	ldr	r3, [pc, #228]	; (80109b4 <xTaskResumeAll+0x118>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	3b01      	subs	r3, #1
 80108d2:	4a38      	ldr	r2, [pc, #224]	; (80109b4 <xTaskResumeAll+0x118>)
 80108d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80108d6:	4b37      	ldr	r3, [pc, #220]	; (80109b4 <xTaskResumeAll+0x118>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d162      	bne.n	80109a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80108de:	4b36      	ldr	r3, [pc, #216]	; (80109b8 <xTaskResumeAll+0x11c>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d05e      	beq.n	80109a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80108e6:	e02f      	b.n	8010948 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108e8:	4b34      	ldr	r3, [pc, #208]	; (80109bc <xTaskResumeAll+0x120>)
 80108ea:	68db      	ldr	r3, [r3, #12]
 80108ec:	68db      	ldr	r3, [r3, #12]
 80108ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	3318      	adds	r3, #24
 80108f4:	4618      	mov	r0, r3
 80108f6:	f7fe fe95 	bl	800f624 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	3304      	adds	r3, #4
 80108fe:	4618      	mov	r0, r3
 8010900:	f7fe fe90 	bl	800f624 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010908:	4b2d      	ldr	r3, [pc, #180]	; (80109c0 <xTaskResumeAll+0x124>)
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	429a      	cmp	r2, r3
 801090e:	d903      	bls.n	8010918 <xTaskResumeAll+0x7c>
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010914:	4a2a      	ldr	r2, [pc, #168]	; (80109c0 <xTaskResumeAll+0x124>)
 8010916:	6013      	str	r3, [r2, #0]
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801091c:	4613      	mov	r3, r2
 801091e:	009b      	lsls	r3, r3, #2
 8010920:	4413      	add	r3, r2
 8010922:	009b      	lsls	r3, r3, #2
 8010924:	4a27      	ldr	r2, [pc, #156]	; (80109c4 <xTaskResumeAll+0x128>)
 8010926:	441a      	add	r2, r3
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	3304      	adds	r3, #4
 801092c:	4619      	mov	r1, r3
 801092e:	4610      	mov	r0, r2
 8010930:	f7fe fe1b 	bl	800f56a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010938:	4b23      	ldr	r3, [pc, #140]	; (80109c8 <xTaskResumeAll+0x12c>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801093e:	429a      	cmp	r2, r3
 8010940:	d302      	bcc.n	8010948 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010942:	4b22      	ldr	r3, [pc, #136]	; (80109cc <xTaskResumeAll+0x130>)
 8010944:	2201      	movs	r2, #1
 8010946:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010948:	4b1c      	ldr	r3, [pc, #112]	; (80109bc <xTaskResumeAll+0x120>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d1cb      	bne.n	80108e8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d001      	beq.n	801095a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010956:	f000 fb7b 	bl	8011050 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801095a:	4b1d      	ldr	r3, [pc, #116]	; (80109d0 <xTaskResumeAll+0x134>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d010      	beq.n	8010988 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010966:	f000 f847 	bl	80109f8 <xTaskIncrementTick>
 801096a:	4603      	mov	r3, r0
 801096c:	2b00      	cmp	r3, #0
 801096e:	d002      	beq.n	8010976 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010970:	4b16      	ldr	r3, [pc, #88]	; (80109cc <xTaskResumeAll+0x130>)
 8010972:	2201      	movs	r2, #1
 8010974:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	3b01      	subs	r3, #1
 801097a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	2b00      	cmp	r3, #0
 8010980:	d1f1      	bne.n	8010966 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010982:	4b13      	ldr	r3, [pc, #76]	; (80109d0 <xTaskResumeAll+0x134>)
 8010984:	2200      	movs	r2, #0
 8010986:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010988:	4b10      	ldr	r3, [pc, #64]	; (80109cc <xTaskResumeAll+0x130>)
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	2b00      	cmp	r3, #0
 801098e:	d009      	beq.n	80109a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010990:	2301      	movs	r3, #1
 8010992:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010994:	4b0f      	ldr	r3, [pc, #60]	; (80109d4 <xTaskResumeAll+0x138>)
 8010996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801099a:	601a      	str	r2, [r3, #0]
 801099c:	f3bf 8f4f 	dsb	sy
 80109a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80109a4:	f001 fafe 	bl	8011fa4 <vPortExitCritical>

	return xAlreadyYielded;
 80109a8:	68bb      	ldr	r3, [r7, #8]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3710      	adds	r7, #16
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}
 80109b2:	bf00      	nop
 80109b4:	20002320 	.word	0x20002320
 80109b8:	200022f8 	.word	0x200022f8
 80109bc:	200022b8 	.word	0x200022b8
 80109c0:	20002300 	.word	0x20002300
 80109c4:	20001e28 	.word	0x20001e28
 80109c8:	20001e24 	.word	0x20001e24
 80109cc:	2000230c 	.word	0x2000230c
 80109d0:	20002308 	.word	0x20002308
 80109d4:	e000ed04 	.word	0xe000ed04

080109d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80109d8:	b480      	push	{r7}
 80109da:	b083      	sub	sp, #12
 80109dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80109de:	4b05      	ldr	r3, [pc, #20]	; (80109f4 <xTaskGetTickCount+0x1c>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80109e4:	687b      	ldr	r3, [r7, #4]
}
 80109e6:	4618      	mov	r0, r3
 80109e8:	370c      	adds	r7, #12
 80109ea:	46bd      	mov	sp, r7
 80109ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f0:	4770      	bx	lr
 80109f2:	bf00      	nop
 80109f4:	200022fc 	.word	0x200022fc

080109f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b086      	sub	sp, #24
 80109fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80109fe:	2300      	movs	r3, #0
 8010a00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010a02:	4b4f      	ldr	r3, [pc, #316]	; (8010b40 <xTaskIncrementTick+0x148>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	f040 808f 	bne.w	8010b2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010a0c:	4b4d      	ldr	r3, [pc, #308]	; (8010b44 <xTaskIncrementTick+0x14c>)
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	3301      	adds	r3, #1
 8010a12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010a14:	4a4b      	ldr	r2, [pc, #300]	; (8010b44 <xTaskIncrementTick+0x14c>)
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010a1a:	693b      	ldr	r3, [r7, #16]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d120      	bne.n	8010a62 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010a20:	4b49      	ldr	r3, [pc, #292]	; (8010b48 <xTaskIncrementTick+0x150>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d00a      	beq.n	8010a40 <xTaskIncrementTick+0x48>
	__asm volatile
 8010a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a2e:	f383 8811 	msr	BASEPRI, r3
 8010a32:	f3bf 8f6f 	isb	sy
 8010a36:	f3bf 8f4f 	dsb	sy
 8010a3a:	603b      	str	r3, [r7, #0]
}
 8010a3c:	bf00      	nop
 8010a3e:	e7fe      	b.n	8010a3e <xTaskIncrementTick+0x46>
 8010a40:	4b41      	ldr	r3, [pc, #260]	; (8010b48 <xTaskIncrementTick+0x150>)
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	60fb      	str	r3, [r7, #12]
 8010a46:	4b41      	ldr	r3, [pc, #260]	; (8010b4c <xTaskIncrementTick+0x154>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	4a3f      	ldr	r2, [pc, #252]	; (8010b48 <xTaskIncrementTick+0x150>)
 8010a4c:	6013      	str	r3, [r2, #0]
 8010a4e:	4a3f      	ldr	r2, [pc, #252]	; (8010b4c <xTaskIncrementTick+0x154>)
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	6013      	str	r3, [r2, #0]
 8010a54:	4b3e      	ldr	r3, [pc, #248]	; (8010b50 <xTaskIncrementTick+0x158>)
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	3301      	adds	r3, #1
 8010a5a:	4a3d      	ldr	r2, [pc, #244]	; (8010b50 <xTaskIncrementTick+0x158>)
 8010a5c:	6013      	str	r3, [r2, #0]
 8010a5e:	f000 faf7 	bl	8011050 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010a62:	4b3c      	ldr	r3, [pc, #240]	; (8010b54 <xTaskIncrementTick+0x15c>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	693a      	ldr	r2, [r7, #16]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d349      	bcc.n	8010b00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010a6c:	4b36      	ldr	r3, [pc, #216]	; (8010b48 <xTaskIncrementTick+0x150>)
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d104      	bne.n	8010a80 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a76:	4b37      	ldr	r3, [pc, #220]	; (8010b54 <xTaskIncrementTick+0x15c>)
 8010a78:	f04f 32ff 	mov.w	r2, #4294967295
 8010a7c:	601a      	str	r2, [r3, #0]
					break;
 8010a7e:	e03f      	b.n	8010b00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a80:	4b31      	ldr	r3, [pc, #196]	; (8010b48 <xTaskIncrementTick+0x150>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	68db      	ldr	r3, [r3, #12]
 8010a86:	68db      	ldr	r3, [r3, #12]
 8010a88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010a8a:	68bb      	ldr	r3, [r7, #8]
 8010a8c:	685b      	ldr	r3, [r3, #4]
 8010a8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010a90:	693a      	ldr	r2, [r7, #16]
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d203      	bcs.n	8010aa0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010a98:	4a2e      	ldr	r2, [pc, #184]	; (8010b54 <xTaskIncrementTick+0x15c>)
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010a9e:	e02f      	b.n	8010b00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010aa0:	68bb      	ldr	r3, [r7, #8]
 8010aa2:	3304      	adds	r3, #4
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	f7fe fdbd 	bl	800f624 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010aaa:	68bb      	ldr	r3, [r7, #8]
 8010aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d004      	beq.n	8010abc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010ab2:	68bb      	ldr	r3, [r7, #8]
 8010ab4:	3318      	adds	r3, #24
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f7fe fdb4 	bl	800f624 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010abc:	68bb      	ldr	r3, [r7, #8]
 8010abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ac0:	4b25      	ldr	r3, [pc, #148]	; (8010b58 <xTaskIncrementTick+0x160>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	429a      	cmp	r2, r3
 8010ac6:	d903      	bls.n	8010ad0 <xTaskIncrementTick+0xd8>
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010acc:	4a22      	ldr	r2, [pc, #136]	; (8010b58 <xTaskIncrementTick+0x160>)
 8010ace:	6013      	str	r3, [r2, #0]
 8010ad0:	68bb      	ldr	r3, [r7, #8]
 8010ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ad4:	4613      	mov	r3, r2
 8010ad6:	009b      	lsls	r3, r3, #2
 8010ad8:	4413      	add	r3, r2
 8010ada:	009b      	lsls	r3, r3, #2
 8010adc:	4a1f      	ldr	r2, [pc, #124]	; (8010b5c <xTaskIncrementTick+0x164>)
 8010ade:	441a      	add	r2, r3
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	3304      	adds	r3, #4
 8010ae4:	4619      	mov	r1, r3
 8010ae6:	4610      	mov	r0, r2
 8010ae8:	f7fe fd3f 	bl	800f56a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010aec:	68bb      	ldr	r3, [r7, #8]
 8010aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010af0:	4b1b      	ldr	r3, [pc, #108]	; (8010b60 <xTaskIncrementTick+0x168>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d3b8      	bcc.n	8010a6c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8010afa:	2301      	movs	r3, #1
 8010afc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010afe:	e7b5      	b.n	8010a6c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010b00:	4b17      	ldr	r3, [pc, #92]	; (8010b60 <xTaskIncrementTick+0x168>)
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b06:	4915      	ldr	r1, [pc, #84]	; (8010b5c <xTaskIncrementTick+0x164>)
 8010b08:	4613      	mov	r3, r2
 8010b0a:	009b      	lsls	r3, r3, #2
 8010b0c:	4413      	add	r3, r2
 8010b0e:	009b      	lsls	r3, r3, #2
 8010b10:	440b      	add	r3, r1
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	2b01      	cmp	r3, #1
 8010b16:	d901      	bls.n	8010b1c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010b18:	2301      	movs	r3, #1
 8010b1a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010b1c:	4b11      	ldr	r3, [pc, #68]	; (8010b64 <xTaskIncrementTick+0x16c>)
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d007      	beq.n	8010b34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010b24:	2301      	movs	r3, #1
 8010b26:	617b      	str	r3, [r7, #20]
 8010b28:	e004      	b.n	8010b34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010b2a:	4b0f      	ldr	r3, [pc, #60]	; (8010b68 <xTaskIncrementTick+0x170>)
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	3301      	adds	r3, #1
 8010b30:	4a0d      	ldr	r2, [pc, #52]	; (8010b68 <xTaskIncrementTick+0x170>)
 8010b32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010b34:	697b      	ldr	r3, [r7, #20]
}
 8010b36:	4618      	mov	r0, r3
 8010b38:	3718      	adds	r7, #24
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}
 8010b3e:	bf00      	nop
 8010b40:	20002320 	.word	0x20002320
 8010b44:	200022fc 	.word	0x200022fc
 8010b48:	200022b0 	.word	0x200022b0
 8010b4c:	200022b4 	.word	0x200022b4
 8010b50:	20002310 	.word	0x20002310
 8010b54:	20002318 	.word	0x20002318
 8010b58:	20002300 	.word	0x20002300
 8010b5c:	20001e28 	.word	0x20001e28
 8010b60:	20001e24 	.word	0x20001e24
 8010b64:	2000230c 	.word	0x2000230c
 8010b68:	20002308 	.word	0x20002308

08010b6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b084      	sub	sp, #16
 8010b70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010b72:	4b36      	ldr	r3, [pc, #216]	; (8010c4c <vTaskSwitchContext+0xe0>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d003      	beq.n	8010b82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010b7a:	4b35      	ldr	r3, [pc, #212]	; (8010c50 <vTaskSwitchContext+0xe4>)
 8010b7c:	2201      	movs	r2, #1
 8010b7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010b80:	e05f      	b.n	8010c42 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 8010b82:	4b33      	ldr	r3, [pc, #204]	; (8010c50 <vTaskSwitchContext+0xe4>)
 8010b84:	2200      	movs	r2, #0
 8010b86:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8010b88:	f7ef fd32 	bl	80005f0 <getRunTimeCounterValue>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	4a31      	ldr	r2, [pc, #196]	; (8010c54 <vTaskSwitchContext+0xe8>)
 8010b90:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8010b92:	4b30      	ldr	r3, [pc, #192]	; (8010c54 <vTaskSwitchContext+0xe8>)
 8010b94:	681a      	ldr	r2, [r3, #0]
 8010b96:	4b30      	ldr	r3, [pc, #192]	; (8010c58 <vTaskSwitchContext+0xec>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	429a      	cmp	r2, r3
 8010b9c:	d909      	bls.n	8010bb2 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8010b9e:	4b2f      	ldr	r3, [pc, #188]	; (8010c5c <vTaskSwitchContext+0xf0>)
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010ba4:	4a2b      	ldr	r2, [pc, #172]	; (8010c54 <vTaskSwitchContext+0xe8>)
 8010ba6:	6810      	ldr	r0, [r2, #0]
 8010ba8:	4a2b      	ldr	r2, [pc, #172]	; (8010c58 <vTaskSwitchContext+0xec>)
 8010baa:	6812      	ldr	r2, [r2, #0]
 8010bac:	1a82      	subs	r2, r0, r2
 8010bae:	440a      	add	r2, r1
 8010bb0:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8010bb2:	4b28      	ldr	r3, [pc, #160]	; (8010c54 <vTaskSwitchContext+0xe8>)
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	4a28      	ldr	r2, [pc, #160]	; (8010c58 <vTaskSwitchContext+0xec>)
 8010bb8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bba:	4b29      	ldr	r3, [pc, #164]	; (8010c60 <vTaskSwitchContext+0xf4>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	60fb      	str	r3, [r7, #12]
 8010bc0:	e010      	b.n	8010be4 <vTaskSwitchContext+0x78>
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d10a      	bne.n	8010bde <vTaskSwitchContext+0x72>
	__asm volatile
 8010bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bcc:	f383 8811 	msr	BASEPRI, r3
 8010bd0:	f3bf 8f6f 	isb	sy
 8010bd4:	f3bf 8f4f 	dsb	sy
 8010bd8:	607b      	str	r3, [r7, #4]
}
 8010bda:	bf00      	nop
 8010bdc:	e7fe      	b.n	8010bdc <vTaskSwitchContext+0x70>
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	3b01      	subs	r3, #1
 8010be2:	60fb      	str	r3, [r7, #12]
 8010be4:	491f      	ldr	r1, [pc, #124]	; (8010c64 <vTaskSwitchContext+0xf8>)
 8010be6:	68fa      	ldr	r2, [r7, #12]
 8010be8:	4613      	mov	r3, r2
 8010bea:	009b      	lsls	r3, r3, #2
 8010bec:	4413      	add	r3, r2
 8010bee:	009b      	lsls	r3, r3, #2
 8010bf0:	440b      	add	r3, r1
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d0e4      	beq.n	8010bc2 <vTaskSwitchContext+0x56>
 8010bf8:	68fa      	ldr	r2, [r7, #12]
 8010bfa:	4613      	mov	r3, r2
 8010bfc:	009b      	lsls	r3, r3, #2
 8010bfe:	4413      	add	r3, r2
 8010c00:	009b      	lsls	r3, r3, #2
 8010c02:	4a18      	ldr	r2, [pc, #96]	; (8010c64 <vTaskSwitchContext+0xf8>)
 8010c04:	4413      	add	r3, r2
 8010c06:	60bb      	str	r3, [r7, #8]
 8010c08:	68bb      	ldr	r3, [r7, #8]
 8010c0a:	685b      	ldr	r3, [r3, #4]
 8010c0c:	685a      	ldr	r2, [r3, #4]
 8010c0e:	68bb      	ldr	r3, [r7, #8]
 8010c10:	605a      	str	r2, [r3, #4]
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	685a      	ldr	r2, [r3, #4]
 8010c16:	68bb      	ldr	r3, [r7, #8]
 8010c18:	3308      	adds	r3, #8
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d104      	bne.n	8010c28 <vTaskSwitchContext+0xbc>
 8010c1e:	68bb      	ldr	r3, [r7, #8]
 8010c20:	685b      	ldr	r3, [r3, #4]
 8010c22:	685a      	ldr	r2, [r3, #4]
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	605a      	str	r2, [r3, #4]
 8010c28:	68bb      	ldr	r3, [r7, #8]
 8010c2a:	685b      	ldr	r3, [r3, #4]
 8010c2c:	68db      	ldr	r3, [r3, #12]
 8010c2e:	4a0b      	ldr	r2, [pc, #44]	; (8010c5c <vTaskSwitchContext+0xf0>)
 8010c30:	6013      	str	r3, [r2, #0]
 8010c32:	4a0b      	ldr	r2, [pc, #44]	; (8010c60 <vTaskSwitchContext+0xf4>)
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010c38:	4b08      	ldr	r3, [pc, #32]	; (8010c5c <vTaskSwitchContext+0xf0>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	3358      	adds	r3, #88	; 0x58
 8010c3e:	4a0a      	ldr	r2, [pc, #40]	; (8010c68 <vTaskSwitchContext+0xfc>)
 8010c40:	6013      	str	r3, [r2, #0]
}
 8010c42:	bf00      	nop
 8010c44:	3710      	adds	r7, #16
 8010c46:	46bd      	mov	sp, r7
 8010c48:	bd80      	pop	{r7, pc}
 8010c4a:	bf00      	nop
 8010c4c:	20002320 	.word	0x20002320
 8010c50:	2000230c 	.word	0x2000230c
 8010c54:	20002328 	.word	0x20002328
 8010c58:	20002324 	.word	0x20002324
 8010c5c:	20001e24 	.word	0x20001e24
 8010c60:	20002300 	.word	0x20002300
 8010c64:	20001e28 	.word	0x20001e28
 8010c68:	20000054 	.word	0x20000054

08010c6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b084      	sub	sp, #16
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
 8010c74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d10a      	bne.n	8010c92 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8010c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c80:	f383 8811 	msr	BASEPRI, r3
 8010c84:	f3bf 8f6f 	isb	sy
 8010c88:	f3bf 8f4f 	dsb	sy
 8010c8c:	60fb      	str	r3, [r7, #12]
}
 8010c8e:	bf00      	nop
 8010c90:	e7fe      	b.n	8010c90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010c92:	4b07      	ldr	r3, [pc, #28]	; (8010cb0 <vTaskPlaceOnEventList+0x44>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	3318      	adds	r3, #24
 8010c98:	4619      	mov	r1, r3
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7fe fc89 	bl	800f5b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010ca0:	2101      	movs	r1, #1
 8010ca2:	6838      	ldr	r0, [r7, #0]
 8010ca4:	f000 fc82 	bl	80115ac <prvAddCurrentTaskToDelayedList>
}
 8010ca8:	bf00      	nop
 8010caa:	3710      	adds	r7, #16
 8010cac:	46bd      	mov	sp, r7
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	20001e24 	.word	0x20001e24

08010cb4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b086      	sub	sp, #24
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	60f8      	str	r0, [r7, #12]
 8010cbc:	60b9      	str	r1, [r7, #8]
 8010cbe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d10a      	bne.n	8010cdc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8010cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cca:	f383 8811 	msr	BASEPRI, r3
 8010cce:	f3bf 8f6f 	isb	sy
 8010cd2:	f3bf 8f4f 	dsb	sy
 8010cd6:	617b      	str	r3, [r7, #20]
}
 8010cd8:	bf00      	nop
 8010cda:	e7fe      	b.n	8010cda <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010cdc:	4b0a      	ldr	r3, [pc, #40]	; (8010d08 <vTaskPlaceOnEventListRestricted+0x54>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	3318      	adds	r3, #24
 8010ce2:	4619      	mov	r1, r3
 8010ce4:	68f8      	ldr	r0, [r7, #12]
 8010ce6:	f7fe fc40 	bl	800f56a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d002      	beq.n	8010cf6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8010cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8010cf4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010cf6:	6879      	ldr	r1, [r7, #4]
 8010cf8:	68b8      	ldr	r0, [r7, #8]
 8010cfa:	f000 fc57 	bl	80115ac <prvAddCurrentTaskToDelayedList>
	}
 8010cfe:	bf00      	nop
 8010d00:	3718      	adds	r7, #24
 8010d02:	46bd      	mov	sp, r7
 8010d04:	bd80      	pop	{r7, pc}
 8010d06:	bf00      	nop
 8010d08:	20001e24 	.word	0x20001e24

08010d0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b086      	sub	sp, #24
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	68db      	ldr	r3, [r3, #12]
 8010d18:	68db      	ldr	r3, [r3, #12]
 8010d1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010d1c:	693b      	ldr	r3, [r7, #16]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d10a      	bne.n	8010d38 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8010d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d26:	f383 8811 	msr	BASEPRI, r3
 8010d2a:	f3bf 8f6f 	isb	sy
 8010d2e:	f3bf 8f4f 	dsb	sy
 8010d32:	60fb      	str	r3, [r7, #12]
}
 8010d34:	bf00      	nop
 8010d36:	e7fe      	b.n	8010d36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010d38:	693b      	ldr	r3, [r7, #16]
 8010d3a:	3318      	adds	r3, #24
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	f7fe fc71 	bl	800f624 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d42:	4b1e      	ldr	r3, [pc, #120]	; (8010dbc <xTaskRemoveFromEventList+0xb0>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d11d      	bne.n	8010d86 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010d4a:	693b      	ldr	r3, [r7, #16]
 8010d4c:	3304      	adds	r3, #4
 8010d4e:	4618      	mov	r0, r3
 8010d50:	f7fe fc68 	bl	800f624 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d58:	4b19      	ldr	r3, [pc, #100]	; (8010dc0 <xTaskRemoveFromEventList+0xb4>)
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d903      	bls.n	8010d68 <xTaskRemoveFromEventList+0x5c>
 8010d60:	693b      	ldr	r3, [r7, #16]
 8010d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d64:	4a16      	ldr	r2, [pc, #88]	; (8010dc0 <xTaskRemoveFromEventList+0xb4>)
 8010d66:	6013      	str	r3, [r2, #0]
 8010d68:	693b      	ldr	r3, [r7, #16]
 8010d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d6c:	4613      	mov	r3, r2
 8010d6e:	009b      	lsls	r3, r3, #2
 8010d70:	4413      	add	r3, r2
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	4a13      	ldr	r2, [pc, #76]	; (8010dc4 <xTaskRemoveFromEventList+0xb8>)
 8010d76:	441a      	add	r2, r3
 8010d78:	693b      	ldr	r3, [r7, #16]
 8010d7a:	3304      	adds	r3, #4
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	4610      	mov	r0, r2
 8010d80:	f7fe fbf3 	bl	800f56a <vListInsertEnd>
 8010d84:	e005      	b.n	8010d92 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	3318      	adds	r3, #24
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	480e      	ldr	r0, [pc, #56]	; (8010dc8 <xTaskRemoveFromEventList+0xbc>)
 8010d8e:	f7fe fbec 	bl	800f56a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010d92:	693b      	ldr	r3, [r7, #16]
 8010d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d96:	4b0d      	ldr	r3, [pc, #52]	; (8010dcc <xTaskRemoveFromEventList+0xc0>)
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d9c:	429a      	cmp	r2, r3
 8010d9e:	d905      	bls.n	8010dac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010da0:	2301      	movs	r3, #1
 8010da2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010da4:	4b0a      	ldr	r3, [pc, #40]	; (8010dd0 <xTaskRemoveFromEventList+0xc4>)
 8010da6:	2201      	movs	r2, #1
 8010da8:	601a      	str	r2, [r3, #0]
 8010daa:	e001      	b.n	8010db0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010dac:	2300      	movs	r3, #0
 8010dae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010db0:	697b      	ldr	r3, [r7, #20]
}
 8010db2:	4618      	mov	r0, r3
 8010db4:	3718      	adds	r7, #24
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}
 8010dba:	bf00      	nop
 8010dbc:	20002320 	.word	0x20002320
 8010dc0:	20002300 	.word	0x20002300
 8010dc4:	20001e28 	.word	0x20001e28
 8010dc8:	200022b8 	.word	0x200022b8
 8010dcc:	20001e24 	.word	0x20001e24
 8010dd0:	2000230c 	.word	0x2000230c

08010dd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010dd4:	b480      	push	{r7}
 8010dd6:	b083      	sub	sp, #12
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010ddc:	4b06      	ldr	r3, [pc, #24]	; (8010df8 <vTaskInternalSetTimeOutState+0x24>)
 8010dde:	681a      	ldr	r2, [r3, #0]
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010de4:	4b05      	ldr	r3, [pc, #20]	; (8010dfc <vTaskInternalSetTimeOutState+0x28>)
 8010de6:	681a      	ldr	r2, [r3, #0]
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	605a      	str	r2, [r3, #4]
}
 8010dec:	bf00      	nop
 8010dee:	370c      	adds	r7, #12
 8010df0:	46bd      	mov	sp, r7
 8010df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df6:	4770      	bx	lr
 8010df8:	20002310 	.word	0x20002310
 8010dfc:	200022fc 	.word	0x200022fc

08010e00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b088      	sub	sp, #32
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	6078      	str	r0, [r7, #4]
 8010e08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d10a      	bne.n	8010e26 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8010e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e14:	f383 8811 	msr	BASEPRI, r3
 8010e18:	f3bf 8f6f 	isb	sy
 8010e1c:	f3bf 8f4f 	dsb	sy
 8010e20:	613b      	str	r3, [r7, #16]
}
 8010e22:	bf00      	nop
 8010e24:	e7fe      	b.n	8010e24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010e26:	683b      	ldr	r3, [r7, #0]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d10a      	bne.n	8010e42 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e30:	f383 8811 	msr	BASEPRI, r3
 8010e34:	f3bf 8f6f 	isb	sy
 8010e38:	f3bf 8f4f 	dsb	sy
 8010e3c:	60fb      	str	r3, [r7, #12]
}
 8010e3e:	bf00      	nop
 8010e40:	e7fe      	b.n	8010e40 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8010e42:	f001 f87f 	bl	8011f44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010e46:	4b1d      	ldr	r3, [pc, #116]	; (8010ebc <xTaskCheckForTimeOut+0xbc>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	685b      	ldr	r3, [r3, #4]
 8010e50:	69ba      	ldr	r2, [r7, #24]
 8010e52:	1ad3      	subs	r3, r2, r3
 8010e54:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010e56:	683b      	ldr	r3, [r7, #0]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e5e:	d102      	bne.n	8010e66 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010e60:	2300      	movs	r3, #0
 8010e62:	61fb      	str	r3, [r7, #28]
 8010e64:	e023      	b.n	8010eae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681a      	ldr	r2, [r3, #0]
 8010e6a:	4b15      	ldr	r3, [pc, #84]	; (8010ec0 <xTaskCheckForTimeOut+0xc0>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	429a      	cmp	r2, r3
 8010e70:	d007      	beq.n	8010e82 <xTaskCheckForTimeOut+0x82>
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	685b      	ldr	r3, [r3, #4]
 8010e76:	69ba      	ldr	r2, [r7, #24]
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	d302      	bcc.n	8010e82 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	61fb      	str	r3, [r7, #28]
 8010e80:	e015      	b.n	8010eae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	697a      	ldr	r2, [r7, #20]
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d20b      	bcs.n	8010ea4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	681a      	ldr	r2, [r3, #0]
 8010e90:	697b      	ldr	r3, [r7, #20]
 8010e92:	1ad2      	subs	r2, r2, r3
 8010e94:	683b      	ldr	r3, [r7, #0]
 8010e96:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010e98:	6878      	ldr	r0, [r7, #4]
 8010e9a:	f7ff ff9b 	bl	8010dd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	61fb      	str	r3, [r7, #28]
 8010ea2:	e004      	b.n	8010eae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010eaa:	2301      	movs	r3, #1
 8010eac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010eae:	f001 f879 	bl	8011fa4 <vPortExitCritical>

	return xReturn;
 8010eb2:	69fb      	ldr	r3, [r7, #28]
}
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	3720      	adds	r7, #32
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	200022fc 	.word	0x200022fc
 8010ec0:	20002310 	.word	0x20002310

08010ec4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010ec4:	b480      	push	{r7}
 8010ec6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010ec8:	4b03      	ldr	r3, [pc, #12]	; (8010ed8 <vTaskMissedYield+0x14>)
 8010eca:	2201      	movs	r2, #1
 8010ecc:	601a      	str	r2, [r3, #0]
}
 8010ece:	bf00      	nop
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed6:	4770      	bx	lr
 8010ed8:	2000230c 	.word	0x2000230c

08010edc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b082      	sub	sp, #8
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010ee4:	f000 f852 	bl	8010f8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010ee8:	4b06      	ldr	r3, [pc, #24]	; (8010f04 <prvIdleTask+0x28>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b01      	cmp	r3, #1
 8010eee:	d9f9      	bls.n	8010ee4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010ef0:	4b05      	ldr	r3, [pc, #20]	; (8010f08 <prvIdleTask+0x2c>)
 8010ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ef6:	601a      	str	r2, [r3, #0]
 8010ef8:	f3bf 8f4f 	dsb	sy
 8010efc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010f00:	e7f0      	b.n	8010ee4 <prvIdleTask+0x8>
 8010f02:	bf00      	nop
 8010f04:	20001e28 	.word	0x20001e28
 8010f08:	e000ed04 	.word	0xe000ed04

08010f0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b082      	sub	sp, #8
 8010f10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f12:	2300      	movs	r3, #0
 8010f14:	607b      	str	r3, [r7, #4]
 8010f16:	e00c      	b.n	8010f32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	4613      	mov	r3, r2
 8010f1c:	009b      	lsls	r3, r3, #2
 8010f1e:	4413      	add	r3, r2
 8010f20:	009b      	lsls	r3, r3, #2
 8010f22:	4a12      	ldr	r2, [pc, #72]	; (8010f6c <prvInitialiseTaskLists+0x60>)
 8010f24:	4413      	add	r3, r2
 8010f26:	4618      	mov	r0, r3
 8010f28:	f7fe faf2 	bl	800f510 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	3301      	adds	r3, #1
 8010f30:	607b      	str	r3, [r7, #4]
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	2b37      	cmp	r3, #55	; 0x37
 8010f36:	d9ef      	bls.n	8010f18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010f38:	480d      	ldr	r0, [pc, #52]	; (8010f70 <prvInitialiseTaskLists+0x64>)
 8010f3a:	f7fe fae9 	bl	800f510 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010f3e:	480d      	ldr	r0, [pc, #52]	; (8010f74 <prvInitialiseTaskLists+0x68>)
 8010f40:	f7fe fae6 	bl	800f510 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010f44:	480c      	ldr	r0, [pc, #48]	; (8010f78 <prvInitialiseTaskLists+0x6c>)
 8010f46:	f7fe fae3 	bl	800f510 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010f4a:	480c      	ldr	r0, [pc, #48]	; (8010f7c <prvInitialiseTaskLists+0x70>)
 8010f4c:	f7fe fae0 	bl	800f510 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010f50:	480b      	ldr	r0, [pc, #44]	; (8010f80 <prvInitialiseTaskLists+0x74>)
 8010f52:	f7fe fadd 	bl	800f510 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010f56:	4b0b      	ldr	r3, [pc, #44]	; (8010f84 <prvInitialiseTaskLists+0x78>)
 8010f58:	4a05      	ldr	r2, [pc, #20]	; (8010f70 <prvInitialiseTaskLists+0x64>)
 8010f5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010f5c:	4b0a      	ldr	r3, [pc, #40]	; (8010f88 <prvInitialiseTaskLists+0x7c>)
 8010f5e:	4a05      	ldr	r2, [pc, #20]	; (8010f74 <prvInitialiseTaskLists+0x68>)
 8010f60:	601a      	str	r2, [r3, #0]
}
 8010f62:	bf00      	nop
 8010f64:	3708      	adds	r7, #8
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	20001e28 	.word	0x20001e28
 8010f70:	20002288 	.word	0x20002288
 8010f74:	2000229c 	.word	0x2000229c
 8010f78:	200022b8 	.word	0x200022b8
 8010f7c:	200022cc 	.word	0x200022cc
 8010f80:	200022e4 	.word	0x200022e4
 8010f84:	200022b0 	.word	0x200022b0
 8010f88:	200022b4 	.word	0x200022b4

08010f8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b082      	sub	sp, #8
 8010f90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f92:	e019      	b.n	8010fc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010f94:	f000 ffd6 	bl	8011f44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f98:	4b10      	ldr	r3, [pc, #64]	; (8010fdc <prvCheckTasksWaitingTermination+0x50>)
 8010f9a:	68db      	ldr	r3, [r3, #12]
 8010f9c:	68db      	ldr	r3, [r3, #12]
 8010f9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	3304      	adds	r3, #4
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	f7fe fb3d 	bl	800f624 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010faa:	4b0d      	ldr	r3, [pc, #52]	; (8010fe0 <prvCheckTasksWaitingTermination+0x54>)
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	3b01      	subs	r3, #1
 8010fb0:	4a0b      	ldr	r2, [pc, #44]	; (8010fe0 <prvCheckTasksWaitingTermination+0x54>)
 8010fb2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010fb4:	4b0b      	ldr	r3, [pc, #44]	; (8010fe4 <prvCheckTasksWaitingTermination+0x58>)
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	3b01      	subs	r3, #1
 8010fba:	4a0a      	ldr	r2, [pc, #40]	; (8010fe4 <prvCheckTasksWaitingTermination+0x58>)
 8010fbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010fbe:	f000 fff1 	bl	8011fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010fc2:	6878      	ldr	r0, [r7, #4]
 8010fc4:	f000 f810 	bl	8010fe8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010fc8:	4b06      	ldr	r3, [pc, #24]	; (8010fe4 <prvCheckTasksWaitingTermination+0x58>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d1e1      	bne.n	8010f94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010fd0:	bf00      	nop
 8010fd2:	bf00      	nop
 8010fd4:	3708      	adds	r7, #8
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	bd80      	pop	{r7, pc}
 8010fda:	bf00      	nop
 8010fdc:	200022cc 	.word	0x200022cc
 8010fe0:	200022f8 	.word	0x200022f8
 8010fe4:	200022e0 	.word	0x200022e0

08010fe8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b084      	sub	sp, #16
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	3358      	adds	r3, #88	; 0x58
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	f002 f863 	bl	80130c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8011000:	2b00      	cmp	r3, #0
 8011002:	d108      	bne.n	8011016 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011008:	4618      	mov	r0, r3
 801100a:	f001 f989 	bl	8012320 <vPortFree>
				vPortFree( pxTCB );
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f001 f986 	bl	8012320 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011014:	e018      	b.n	8011048 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 801101c:	2b01      	cmp	r3, #1
 801101e:	d103      	bne.n	8011028 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f001 f97d 	bl	8012320 <vPortFree>
	}
 8011026:	e00f      	b.n	8011048 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 801102e:	2b02      	cmp	r3, #2
 8011030:	d00a      	beq.n	8011048 <prvDeleteTCB+0x60>
	__asm volatile
 8011032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011036:	f383 8811 	msr	BASEPRI, r3
 801103a:	f3bf 8f6f 	isb	sy
 801103e:	f3bf 8f4f 	dsb	sy
 8011042:	60fb      	str	r3, [r7, #12]
}
 8011044:	bf00      	nop
 8011046:	e7fe      	b.n	8011046 <prvDeleteTCB+0x5e>
	}
 8011048:	bf00      	nop
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}

08011050 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011050:	b480      	push	{r7}
 8011052:	b083      	sub	sp, #12
 8011054:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011056:	4b0c      	ldr	r3, [pc, #48]	; (8011088 <prvResetNextTaskUnblockTime+0x38>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d104      	bne.n	801106a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011060:	4b0a      	ldr	r3, [pc, #40]	; (801108c <prvResetNextTaskUnblockTime+0x3c>)
 8011062:	f04f 32ff 	mov.w	r2, #4294967295
 8011066:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011068:	e008      	b.n	801107c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801106a:	4b07      	ldr	r3, [pc, #28]	; (8011088 <prvResetNextTaskUnblockTime+0x38>)
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	68db      	ldr	r3, [r3, #12]
 8011070:	68db      	ldr	r3, [r3, #12]
 8011072:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	685b      	ldr	r3, [r3, #4]
 8011078:	4a04      	ldr	r2, [pc, #16]	; (801108c <prvResetNextTaskUnblockTime+0x3c>)
 801107a:	6013      	str	r3, [r2, #0]
}
 801107c:	bf00      	nop
 801107e:	370c      	adds	r7, #12
 8011080:	46bd      	mov	sp, r7
 8011082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011086:	4770      	bx	lr
 8011088:	200022b0 	.word	0x200022b0
 801108c:	20002318 	.word	0x20002318

08011090 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011090:	b480      	push	{r7}
 8011092:	b083      	sub	sp, #12
 8011094:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011096:	4b0b      	ldr	r3, [pc, #44]	; (80110c4 <xTaskGetSchedulerState+0x34>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d102      	bne.n	80110a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801109e:	2301      	movs	r3, #1
 80110a0:	607b      	str	r3, [r7, #4]
 80110a2:	e008      	b.n	80110b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110a4:	4b08      	ldr	r3, [pc, #32]	; (80110c8 <xTaskGetSchedulerState+0x38>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d102      	bne.n	80110b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80110ac:	2302      	movs	r3, #2
 80110ae:	607b      	str	r3, [r7, #4]
 80110b0:	e001      	b.n	80110b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80110b2:	2300      	movs	r3, #0
 80110b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80110b6:	687b      	ldr	r3, [r7, #4]
	}
 80110b8:	4618      	mov	r0, r3
 80110ba:	370c      	adds	r7, #12
 80110bc:	46bd      	mov	sp, r7
 80110be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c2:	4770      	bx	lr
 80110c4:	20002304 	.word	0x20002304
 80110c8:	20002320 	.word	0x20002320

080110cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b086      	sub	sp, #24
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80110d8:	2300      	movs	r3, #0
 80110da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d056      	beq.n	8011190 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80110e2:	4b2e      	ldr	r3, [pc, #184]	; (801119c <xTaskPriorityDisinherit+0xd0>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	693a      	ldr	r2, [r7, #16]
 80110e8:	429a      	cmp	r2, r3
 80110ea:	d00a      	beq.n	8011102 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80110ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110f0:	f383 8811 	msr	BASEPRI, r3
 80110f4:	f3bf 8f6f 	isb	sy
 80110f8:	f3bf 8f4f 	dsb	sy
 80110fc:	60fb      	str	r3, [r7, #12]
}
 80110fe:	bf00      	nop
 8011100:	e7fe      	b.n	8011100 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011102:	693b      	ldr	r3, [r7, #16]
 8011104:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011106:	2b00      	cmp	r3, #0
 8011108:	d10a      	bne.n	8011120 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801110a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801110e:	f383 8811 	msr	BASEPRI, r3
 8011112:	f3bf 8f6f 	isb	sy
 8011116:	f3bf 8f4f 	dsb	sy
 801111a:	60bb      	str	r3, [r7, #8]
}
 801111c:	bf00      	nop
 801111e:	e7fe      	b.n	801111e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011120:	693b      	ldr	r3, [r7, #16]
 8011122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011124:	1e5a      	subs	r2, r3, #1
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801112e:	693b      	ldr	r3, [r7, #16]
 8011130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011132:	429a      	cmp	r2, r3
 8011134:	d02c      	beq.n	8011190 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011136:	693b      	ldr	r3, [r7, #16]
 8011138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801113a:	2b00      	cmp	r3, #0
 801113c:	d128      	bne.n	8011190 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801113e:	693b      	ldr	r3, [r7, #16]
 8011140:	3304      	adds	r3, #4
 8011142:	4618      	mov	r0, r3
 8011144:	f7fe fa6e 	bl	800f624 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011148:	693b      	ldr	r3, [r7, #16]
 801114a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801114c:	693b      	ldr	r3, [r7, #16]
 801114e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011150:	693b      	ldr	r3, [r7, #16]
 8011152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011154:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801115c:	693b      	ldr	r3, [r7, #16]
 801115e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011160:	4b0f      	ldr	r3, [pc, #60]	; (80111a0 <xTaskPriorityDisinherit+0xd4>)
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	429a      	cmp	r2, r3
 8011166:	d903      	bls.n	8011170 <xTaskPriorityDisinherit+0xa4>
 8011168:	693b      	ldr	r3, [r7, #16]
 801116a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801116c:	4a0c      	ldr	r2, [pc, #48]	; (80111a0 <xTaskPriorityDisinherit+0xd4>)
 801116e:	6013      	str	r3, [r2, #0]
 8011170:	693b      	ldr	r3, [r7, #16]
 8011172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011174:	4613      	mov	r3, r2
 8011176:	009b      	lsls	r3, r3, #2
 8011178:	4413      	add	r3, r2
 801117a:	009b      	lsls	r3, r3, #2
 801117c:	4a09      	ldr	r2, [pc, #36]	; (80111a4 <xTaskPriorityDisinherit+0xd8>)
 801117e:	441a      	add	r2, r3
 8011180:	693b      	ldr	r3, [r7, #16]
 8011182:	3304      	adds	r3, #4
 8011184:	4619      	mov	r1, r3
 8011186:	4610      	mov	r0, r2
 8011188:	f7fe f9ef 	bl	800f56a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801118c:	2301      	movs	r3, #1
 801118e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011190:	697b      	ldr	r3, [r7, #20]
	}
 8011192:	4618      	mov	r0, r3
 8011194:	3718      	adds	r7, #24
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}
 801119a:	bf00      	nop
 801119c:	20001e24 	.word	0x20001e24
 80111a0:	20002300 	.word	0x20002300
 80111a4:	20001e28 	.word	0x20001e28

080111a8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b086      	sub	sp, #24
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	60f8      	str	r0, [r7, #12]
 80111b0:	60b9      	str	r1, [r7, #8]
 80111b2:	607a      	str	r2, [r7, #4]
 80111b4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80111b6:	f000 fec5 	bl	8011f44 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80111ba:	4b29      	ldr	r3, [pc, #164]	; (8011260 <xTaskNotifyWait+0xb8>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80111c2:	b2db      	uxtb	r3, r3
 80111c4:	2b02      	cmp	r3, #2
 80111c6:	d01c      	beq.n	8011202 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80111c8:	4b25      	ldr	r3, [pc, #148]	; (8011260 <xTaskNotifyWait+0xb8>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 80111d0:	68fa      	ldr	r2, [r7, #12]
 80111d2:	43d2      	mvns	r2, r2
 80111d4:	400a      	ands	r2, r1
 80111d6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80111da:	4b21      	ldr	r3, [pc, #132]	; (8011260 <xTaskNotifyWait+0xb8>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	2201      	movs	r2, #1
 80111e0:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

				if( xTicksToWait > ( TickType_t ) 0 )
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d00b      	beq.n	8011202 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80111ea:	2101      	movs	r1, #1
 80111ec:	6838      	ldr	r0, [r7, #0]
 80111ee:	f000 f9dd 	bl	80115ac <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80111f2:	4b1c      	ldr	r3, [pc, #112]	; (8011264 <xTaskNotifyWait+0xbc>)
 80111f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111f8:	601a      	str	r2, [r3, #0]
 80111fa:	f3bf 8f4f 	dsb	sy
 80111fe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011202:	f000 fecf 	bl	8011fa4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8011206:	f000 fe9d 	bl	8011f44 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	2b00      	cmp	r3, #0
 801120e:	d005      	beq.n	801121c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8011210:	4b13      	ldr	r3, [pc, #76]	; (8011260 <xTaskNotifyWait+0xb8>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801121c:	4b10      	ldr	r3, [pc, #64]	; (8011260 <xTaskNotifyWait+0xb8>)
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8011224:	b2db      	uxtb	r3, r3
 8011226:	2b02      	cmp	r3, #2
 8011228:	d002      	beq.n	8011230 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 801122a:	2300      	movs	r3, #0
 801122c:	617b      	str	r3, [r7, #20]
 801122e:	e00a      	b.n	8011246 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8011230:	4b0b      	ldr	r3, [pc, #44]	; (8011260 <xTaskNotifyWait+0xb8>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 8011238:	68ba      	ldr	r2, [r7, #8]
 801123a:	43d2      	mvns	r2, r2
 801123c:	400a      	ands	r2, r1
 801123e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
				xReturn = pdTRUE;
 8011242:	2301      	movs	r3, #1
 8011244:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011246:	4b06      	ldr	r3, [pc, #24]	; (8011260 <xTaskNotifyWait+0xb8>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	2200      	movs	r2, #0
 801124c:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
		}
		taskEXIT_CRITICAL();
 8011250:	f000 fea8 	bl	8011fa4 <vPortExitCritical>

		return xReturn;
 8011254:	697b      	ldr	r3, [r7, #20]
	}
 8011256:	4618      	mov	r0, r3
 8011258:	3718      	adds	r7, #24
 801125a:	46bd      	mov	sp, r7
 801125c:	bd80      	pop	{r7, pc}
 801125e:	bf00      	nop
 8011260:	20001e24 	.word	0x20001e24
 8011264:	e000ed04 	.word	0xe000ed04

08011268 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011268:	b580      	push	{r7, lr}
 801126a:	b08a      	sub	sp, #40	; 0x28
 801126c:	af00      	add	r7, sp, #0
 801126e:	60f8      	str	r0, [r7, #12]
 8011270:	60b9      	str	r1, [r7, #8]
 8011272:	603b      	str	r3, [r7, #0]
 8011274:	4613      	mov	r3, r2
 8011276:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011278:	2301      	movs	r3, #1
 801127a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d10a      	bne.n	8011298 <xTaskGenericNotify+0x30>
	__asm volatile
 8011282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011286:	f383 8811 	msr	BASEPRI, r3
 801128a:	f3bf 8f6f 	isb	sy
 801128e:	f3bf 8f4f 	dsb	sy
 8011292:	61bb      	str	r3, [r7, #24]
}
 8011294:	bf00      	nop
 8011296:	e7fe      	b.n	8011296 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801129c:	f000 fe52 	bl	8011f44 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d004      	beq.n	80112b0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80112a6:	6a3b      	ldr	r3, [r7, #32]
 80112a8:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80112ac:	683b      	ldr	r3, [r7, #0]
 80112ae:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80112b0:	6a3b      	ldr	r3, [r7, #32]
 80112b2:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80112b6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80112b8:	6a3b      	ldr	r3, [r7, #32]
 80112ba:	2202      	movs	r2, #2
 80112bc:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

			switch( eAction )
 80112c0:	79fb      	ldrb	r3, [r7, #7]
 80112c2:	2b04      	cmp	r3, #4
 80112c4:	d82d      	bhi.n	8011322 <xTaskGenericNotify+0xba>
 80112c6:	a201      	add	r2, pc, #4	; (adr r2, 80112cc <xTaskGenericNotify+0x64>)
 80112c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112cc:	08011345 	.word	0x08011345
 80112d0:	080112e1 	.word	0x080112e1
 80112d4:	080112f3 	.word	0x080112f3
 80112d8:	08011303 	.word	0x08011303
 80112dc:	0801130d 	.word	0x0801130d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80112e0:	6a3b      	ldr	r3, [r7, #32]
 80112e2:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80112e6:	68bb      	ldr	r3, [r7, #8]
 80112e8:	431a      	orrs	r2, r3
 80112ea:	6a3b      	ldr	r3, [r7, #32]
 80112ec:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 80112f0:	e02b      	b.n	801134a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80112f2:	6a3b      	ldr	r3, [r7, #32]
 80112f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80112f8:	1c5a      	adds	r2, r3, #1
 80112fa:	6a3b      	ldr	r3, [r7, #32]
 80112fc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 8011300:	e023      	b.n	801134a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011302:	6a3b      	ldr	r3, [r7, #32]
 8011304:	68ba      	ldr	r2, [r7, #8]
 8011306:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 801130a:	e01e      	b.n	801134a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801130c:	7ffb      	ldrb	r3, [r7, #31]
 801130e:	2b02      	cmp	r3, #2
 8011310:	d004      	beq.n	801131c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011312:	6a3b      	ldr	r3, [r7, #32]
 8011314:	68ba      	ldr	r2, [r7, #8]
 8011316:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801131a:	e016      	b.n	801134a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 801131c:	2300      	movs	r3, #0
 801131e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8011320:	e013      	b.n	801134a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011322:	6a3b      	ldr	r3, [r7, #32]
 8011324:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8011328:	f1b3 3fff 	cmp.w	r3, #4294967295
 801132c:	d00c      	beq.n	8011348 <xTaskGenericNotify+0xe0>
	__asm volatile
 801132e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011332:	f383 8811 	msr	BASEPRI, r3
 8011336:	f3bf 8f6f 	isb	sy
 801133a:	f3bf 8f4f 	dsb	sy
 801133e:	617b      	str	r3, [r7, #20]
}
 8011340:	bf00      	nop
 8011342:	e7fe      	b.n	8011342 <xTaskGenericNotify+0xda>
					break;
 8011344:	bf00      	nop
 8011346:	e000      	b.n	801134a <xTaskGenericNotify+0xe2>

					break;
 8011348:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801134a:	7ffb      	ldrb	r3, [r7, #31]
 801134c:	2b01      	cmp	r3, #1
 801134e:	d13a      	bne.n	80113c6 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011350:	6a3b      	ldr	r3, [r7, #32]
 8011352:	3304      	adds	r3, #4
 8011354:	4618      	mov	r0, r3
 8011356:	f7fe f965 	bl	800f624 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 801135a:	6a3b      	ldr	r3, [r7, #32]
 801135c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801135e:	4b1d      	ldr	r3, [pc, #116]	; (80113d4 <xTaskGenericNotify+0x16c>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	429a      	cmp	r2, r3
 8011364:	d903      	bls.n	801136e <xTaskGenericNotify+0x106>
 8011366:	6a3b      	ldr	r3, [r7, #32]
 8011368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801136a:	4a1a      	ldr	r2, [pc, #104]	; (80113d4 <xTaskGenericNotify+0x16c>)
 801136c:	6013      	str	r3, [r2, #0]
 801136e:	6a3b      	ldr	r3, [r7, #32]
 8011370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011372:	4613      	mov	r3, r2
 8011374:	009b      	lsls	r3, r3, #2
 8011376:	4413      	add	r3, r2
 8011378:	009b      	lsls	r3, r3, #2
 801137a:	4a17      	ldr	r2, [pc, #92]	; (80113d8 <xTaskGenericNotify+0x170>)
 801137c:	441a      	add	r2, r3
 801137e:	6a3b      	ldr	r3, [r7, #32]
 8011380:	3304      	adds	r3, #4
 8011382:	4619      	mov	r1, r3
 8011384:	4610      	mov	r0, r2
 8011386:	f7fe f8f0 	bl	800f56a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801138a:	6a3b      	ldr	r3, [r7, #32]
 801138c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801138e:	2b00      	cmp	r3, #0
 8011390:	d00a      	beq.n	80113a8 <xTaskGenericNotify+0x140>
	__asm volatile
 8011392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011396:	f383 8811 	msr	BASEPRI, r3
 801139a:	f3bf 8f6f 	isb	sy
 801139e:	f3bf 8f4f 	dsb	sy
 80113a2:	613b      	str	r3, [r7, #16]
}
 80113a4:	bf00      	nop
 80113a6:	e7fe      	b.n	80113a6 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80113a8:	6a3b      	ldr	r3, [r7, #32]
 80113aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ac:	4b0b      	ldr	r3, [pc, #44]	; (80113dc <xTaskGenericNotify+0x174>)
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113b2:	429a      	cmp	r2, r3
 80113b4:	d907      	bls.n	80113c6 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80113b6:	4b0a      	ldr	r3, [pc, #40]	; (80113e0 <xTaskGenericNotify+0x178>)
 80113b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80113bc:	601a      	str	r2, [r3, #0]
 80113be:	f3bf 8f4f 	dsb	sy
 80113c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80113c6:	f000 fded 	bl	8011fa4 <vPortExitCritical>

		return xReturn;
 80113ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80113cc:	4618      	mov	r0, r3
 80113ce:	3728      	adds	r7, #40	; 0x28
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}
 80113d4:	20002300 	.word	0x20002300
 80113d8:	20001e28 	.word	0x20001e28
 80113dc:	20001e24 	.word	0x20001e24
 80113e0:	e000ed04 	.word	0xe000ed04

080113e4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b08e      	sub	sp, #56	; 0x38
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	60f8      	str	r0, [r7, #12]
 80113ec:	60b9      	str	r1, [r7, #8]
 80113ee:	603b      	str	r3, [r7, #0]
 80113f0:	4613      	mov	r3, r2
 80113f2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80113f4:	2301      	movs	r3, #1
 80113f6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d10a      	bne.n	8011414 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80113fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011402:	f383 8811 	msr	BASEPRI, r3
 8011406:	f3bf 8f6f 	isb	sy
 801140a:	f3bf 8f4f 	dsb	sy
 801140e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011410:	bf00      	nop
 8011412:	e7fe      	b.n	8011412 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011414:	f000 fe78 	bl	8012108 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 801141c:	f3ef 8211 	mrs	r2, BASEPRI
 8011420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011424:	f383 8811 	msr	BASEPRI, r3
 8011428:	f3bf 8f6f 	isb	sy
 801142c:	f3bf 8f4f 	dsb	sy
 8011430:	623a      	str	r2, [r7, #32]
 8011432:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8011434:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011436:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d004      	beq.n	8011448 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801143e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011440:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8011444:	683b      	ldr	r3, [r7, #0]
 8011446:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801144a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 801144e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011454:	2202      	movs	r2, #2
 8011456:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

			switch( eAction )
 801145a:	79fb      	ldrb	r3, [r7, #7]
 801145c:	2b04      	cmp	r3, #4
 801145e:	d82f      	bhi.n	80114c0 <xTaskGenericNotifyFromISR+0xdc>
 8011460:	a201      	add	r2, pc, #4	; (adr r2, 8011468 <xTaskGenericNotifyFromISR+0x84>)
 8011462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011466:	bf00      	nop
 8011468:	080114e3 	.word	0x080114e3
 801146c:	0801147d 	.word	0x0801147d
 8011470:	0801148f 	.word	0x0801148f
 8011474:	0801149f 	.word	0x0801149f
 8011478:	080114a9 	.word	0x080114a9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801147c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801147e:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	431a      	orrs	r2, r3
 8011486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011488:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 801148c:	e02c      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801148e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011490:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8011494:	1c5a      	adds	r2, r3, #1
 8011496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011498:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 801149c:	e024      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801149e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114a0:	68ba      	ldr	r2, [r7, #8]
 80114a2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 80114a6:	e01f      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80114a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80114ac:	2b02      	cmp	r3, #2
 80114ae:	d004      	beq.n	80114ba <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80114b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114b2:	68ba      	ldr	r2, [r7, #8]
 80114b4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80114b8:	e016      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80114ba:	2300      	movs	r3, #0
 80114bc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80114be:	e013      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80114c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114c2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80114c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114ca:	d00c      	beq.n	80114e6 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80114cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114d0:	f383 8811 	msr	BASEPRI, r3
 80114d4:	f3bf 8f6f 	isb	sy
 80114d8:	f3bf 8f4f 	dsb	sy
 80114dc:	61bb      	str	r3, [r7, #24]
}
 80114de:	bf00      	nop
 80114e0:	e7fe      	b.n	80114e0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80114e2:	bf00      	nop
 80114e4:	e000      	b.n	80114e8 <xTaskGenericNotifyFromISR+0x104>
					break;
 80114e6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80114e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80114ec:	2b01      	cmp	r3, #1
 80114ee:	d146      	bne.n	801157e <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80114f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d00a      	beq.n	801150e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 80114f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114fc:	f383 8811 	msr	BASEPRI, r3
 8011500:	f3bf 8f6f 	isb	sy
 8011504:	f3bf 8f4f 	dsb	sy
 8011508:	617b      	str	r3, [r7, #20]
}
 801150a:	bf00      	nop
 801150c:	e7fe      	b.n	801150c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801150e:	4b21      	ldr	r3, [pc, #132]	; (8011594 <xTaskGenericNotifyFromISR+0x1b0>)
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d11d      	bne.n	8011552 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011518:	3304      	adds	r3, #4
 801151a:	4618      	mov	r0, r3
 801151c:	f7fe f882 	bl	800f624 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011524:	4b1c      	ldr	r3, [pc, #112]	; (8011598 <xTaskGenericNotifyFromISR+0x1b4>)
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	429a      	cmp	r2, r3
 801152a:	d903      	bls.n	8011534 <xTaskGenericNotifyFromISR+0x150>
 801152c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011530:	4a19      	ldr	r2, [pc, #100]	; (8011598 <xTaskGenericNotifyFromISR+0x1b4>)
 8011532:	6013      	str	r3, [r2, #0]
 8011534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011538:	4613      	mov	r3, r2
 801153a:	009b      	lsls	r3, r3, #2
 801153c:	4413      	add	r3, r2
 801153e:	009b      	lsls	r3, r3, #2
 8011540:	4a16      	ldr	r2, [pc, #88]	; (801159c <xTaskGenericNotifyFromISR+0x1b8>)
 8011542:	441a      	add	r2, r3
 8011544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011546:	3304      	adds	r3, #4
 8011548:	4619      	mov	r1, r3
 801154a:	4610      	mov	r0, r2
 801154c:	f7fe f80d 	bl	800f56a <vListInsertEnd>
 8011550:	e005      	b.n	801155e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011554:	3318      	adds	r3, #24
 8011556:	4619      	mov	r1, r3
 8011558:	4811      	ldr	r0, [pc, #68]	; (80115a0 <xTaskGenericNotifyFromISR+0x1bc>)
 801155a:	f7fe f806 	bl	800f56a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801155e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011562:	4b10      	ldr	r3, [pc, #64]	; (80115a4 <xTaskGenericNotifyFromISR+0x1c0>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011568:	429a      	cmp	r2, r3
 801156a:	d908      	bls.n	801157e <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801156c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801156e:	2b00      	cmp	r3, #0
 8011570:	d002      	beq.n	8011578 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011574:	2201      	movs	r2, #1
 8011576:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011578:	4b0b      	ldr	r3, [pc, #44]	; (80115a8 <xTaskGenericNotifyFromISR+0x1c4>)
 801157a:	2201      	movs	r2, #1
 801157c:	601a      	str	r2, [r3, #0]
 801157e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011580:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011582:	693b      	ldr	r3, [r7, #16]
 8011584:	f383 8811 	msr	BASEPRI, r3
}
 8011588:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801158a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 801158c:	4618      	mov	r0, r3
 801158e:	3738      	adds	r7, #56	; 0x38
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}
 8011594:	20002320 	.word	0x20002320
 8011598:	20002300 	.word	0x20002300
 801159c:	20001e28 	.word	0x20001e28
 80115a0:	200022b8 	.word	0x200022b8
 80115a4:	20001e24 	.word	0x20001e24
 80115a8:	2000230c 	.word	0x2000230c

080115ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b084      	sub	sp, #16
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	6078      	str	r0, [r7, #4]
 80115b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80115b6:	4b21      	ldr	r3, [pc, #132]	; (801163c <prvAddCurrentTaskToDelayedList+0x90>)
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80115bc:	4b20      	ldr	r3, [pc, #128]	; (8011640 <prvAddCurrentTaskToDelayedList+0x94>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	3304      	adds	r3, #4
 80115c2:	4618      	mov	r0, r3
 80115c4:	f7fe f82e 	bl	800f624 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115ce:	d10a      	bne.n	80115e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80115d0:	683b      	ldr	r3, [r7, #0]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d007      	beq.n	80115e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80115d6:	4b1a      	ldr	r3, [pc, #104]	; (8011640 <prvAddCurrentTaskToDelayedList+0x94>)
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	3304      	adds	r3, #4
 80115dc:	4619      	mov	r1, r3
 80115de:	4819      	ldr	r0, [pc, #100]	; (8011644 <prvAddCurrentTaskToDelayedList+0x98>)
 80115e0:	f7fd ffc3 	bl	800f56a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80115e4:	e026      	b.n	8011634 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80115e6:	68fa      	ldr	r2, [r7, #12]
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	4413      	add	r3, r2
 80115ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80115ee:	4b14      	ldr	r3, [pc, #80]	; (8011640 <prvAddCurrentTaskToDelayedList+0x94>)
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	68ba      	ldr	r2, [r7, #8]
 80115f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80115f6:	68ba      	ldr	r2, [r7, #8]
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	429a      	cmp	r2, r3
 80115fc:	d209      	bcs.n	8011612 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80115fe:	4b12      	ldr	r3, [pc, #72]	; (8011648 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011600:	681a      	ldr	r2, [r3, #0]
 8011602:	4b0f      	ldr	r3, [pc, #60]	; (8011640 <prvAddCurrentTaskToDelayedList+0x94>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	3304      	adds	r3, #4
 8011608:	4619      	mov	r1, r3
 801160a:	4610      	mov	r0, r2
 801160c:	f7fd ffd1 	bl	800f5b2 <vListInsert>
}
 8011610:	e010      	b.n	8011634 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011612:	4b0e      	ldr	r3, [pc, #56]	; (801164c <prvAddCurrentTaskToDelayedList+0xa0>)
 8011614:	681a      	ldr	r2, [r3, #0]
 8011616:	4b0a      	ldr	r3, [pc, #40]	; (8011640 <prvAddCurrentTaskToDelayedList+0x94>)
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	3304      	adds	r3, #4
 801161c:	4619      	mov	r1, r3
 801161e:	4610      	mov	r0, r2
 8011620:	f7fd ffc7 	bl	800f5b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011624:	4b0a      	ldr	r3, [pc, #40]	; (8011650 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	68ba      	ldr	r2, [r7, #8]
 801162a:	429a      	cmp	r2, r3
 801162c:	d202      	bcs.n	8011634 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801162e:	4a08      	ldr	r2, [pc, #32]	; (8011650 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011630:	68bb      	ldr	r3, [r7, #8]
 8011632:	6013      	str	r3, [r2, #0]
}
 8011634:	bf00      	nop
 8011636:	3710      	adds	r7, #16
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	200022fc 	.word	0x200022fc
 8011640:	20001e24 	.word	0x20001e24
 8011644:	200022e4 	.word	0x200022e4
 8011648:	200022b4 	.word	0x200022b4
 801164c:	200022b0 	.word	0x200022b0
 8011650:	20002318 	.word	0x20002318

08011654 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b08a      	sub	sp, #40	; 0x28
 8011658:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801165a:	2300      	movs	r3, #0
 801165c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801165e:	f000 fb07 	bl	8011c70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011662:	4b1c      	ldr	r3, [pc, #112]	; (80116d4 <xTimerCreateTimerTask+0x80>)
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d021      	beq.n	80116ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801166a:	2300      	movs	r3, #0
 801166c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801166e:	2300      	movs	r3, #0
 8011670:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011672:	1d3a      	adds	r2, r7, #4
 8011674:	f107 0108 	add.w	r1, r7, #8
 8011678:	f107 030c 	add.w	r3, r7, #12
 801167c:	4618      	mov	r0, r3
 801167e:	f7fd ff2d 	bl	800f4dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011682:	6879      	ldr	r1, [r7, #4]
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	68fa      	ldr	r2, [r7, #12]
 8011688:	9202      	str	r2, [sp, #8]
 801168a:	9301      	str	r3, [sp, #4]
 801168c:	2302      	movs	r3, #2
 801168e:	9300      	str	r3, [sp, #0]
 8011690:	2300      	movs	r3, #0
 8011692:	460a      	mov	r2, r1
 8011694:	4910      	ldr	r1, [pc, #64]	; (80116d8 <xTimerCreateTimerTask+0x84>)
 8011696:	4811      	ldr	r0, [pc, #68]	; (80116dc <xTimerCreateTimerTask+0x88>)
 8011698:	f7fe fdb8 	bl	801020c <xTaskCreateStatic>
 801169c:	4603      	mov	r3, r0
 801169e:	4a10      	ldr	r2, [pc, #64]	; (80116e0 <xTimerCreateTimerTask+0x8c>)
 80116a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80116a2:	4b0f      	ldr	r3, [pc, #60]	; (80116e0 <xTimerCreateTimerTask+0x8c>)
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d001      	beq.n	80116ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80116aa:	2301      	movs	r3, #1
 80116ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80116ae:	697b      	ldr	r3, [r7, #20]
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d10a      	bne.n	80116ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 80116b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116b8:	f383 8811 	msr	BASEPRI, r3
 80116bc:	f3bf 8f6f 	isb	sy
 80116c0:	f3bf 8f4f 	dsb	sy
 80116c4:	613b      	str	r3, [r7, #16]
}
 80116c6:	bf00      	nop
 80116c8:	e7fe      	b.n	80116c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80116ca:	697b      	ldr	r3, [r7, #20]
}
 80116cc:	4618      	mov	r0, r3
 80116ce:	3718      	adds	r7, #24
 80116d0:	46bd      	mov	sp, r7
 80116d2:	bd80      	pop	{r7, pc}
 80116d4:	2000235c 	.word	0x2000235c
 80116d8:	08015504 	.word	0x08015504
 80116dc:	08011819 	.word	0x08011819
 80116e0:	20002360 	.word	0x20002360

080116e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b08a      	sub	sp, #40	; 0x28
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	60f8      	str	r0, [r7, #12]
 80116ec:	60b9      	str	r1, [r7, #8]
 80116ee:	607a      	str	r2, [r7, #4]
 80116f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80116f2:	2300      	movs	r3, #0
 80116f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d10a      	bne.n	8011712 <xTimerGenericCommand+0x2e>
	__asm volatile
 80116fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011700:	f383 8811 	msr	BASEPRI, r3
 8011704:	f3bf 8f6f 	isb	sy
 8011708:	f3bf 8f4f 	dsb	sy
 801170c:	623b      	str	r3, [r7, #32]
}
 801170e:	bf00      	nop
 8011710:	e7fe      	b.n	8011710 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011712:	4b1a      	ldr	r3, [pc, #104]	; (801177c <xTimerGenericCommand+0x98>)
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	2b00      	cmp	r3, #0
 8011718:	d02a      	beq.n	8011770 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801171a:	68bb      	ldr	r3, [r7, #8]
 801171c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	2b05      	cmp	r3, #5
 801172a:	dc18      	bgt.n	801175e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801172c:	f7ff fcb0 	bl	8011090 <xTaskGetSchedulerState>
 8011730:	4603      	mov	r3, r0
 8011732:	2b02      	cmp	r3, #2
 8011734:	d109      	bne.n	801174a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011736:	4b11      	ldr	r3, [pc, #68]	; (801177c <xTimerGenericCommand+0x98>)
 8011738:	6818      	ldr	r0, [r3, #0]
 801173a:	f107 0110 	add.w	r1, r7, #16
 801173e:	2300      	movs	r3, #0
 8011740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011742:	f7fe f8d7 	bl	800f8f4 <xQueueGenericSend>
 8011746:	6278      	str	r0, [r7, #36]	; 0x24
 8011748:	e012      	b.n	8011770 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801174a:	4b0c      	ldr	r3, [pc, #48]	; (801177c <xTimerGenericCommand+0x98>)
 801174c:	6818      	ldr	r0, [r3, #0]
 801174e:	f107 0110 	add.w	r1, r7, #16
 8011752:	2300      	movs	r3, #0
 8011754:	2200      	movs	r2, #0
 8011756:	f7fe f8cd 	bl	800f8f4 <xQueueGenericSend>
 801175a:	6278      	str	r0, [r7, #36]	; 0x24
 801175c:	e008      	b.n	8011770 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801175e:	4b07      	ldr	r3, [pc, #28]	; (801177c <xTimerGenericCommand+0x98>)
 8011760:	6818      	ldr	r0, [r3, #0]
 8011762:	f107 0110 	add.w	r1, r7, #16
 8011766:	2300      	movs	r3, #0
 8011768:	683a      	ldr	r2, [r7, #0]
 801176a:	f7fe f9c1 	bl	800faf0 <xQueueGenericSendFromISR>
 801176e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011772:	4618      	mov	r0, r3
 8011774:	3728      	adds	r7, #40	; 0x28
 8011776:	46bd      	mov	sp, r7
 8011778:	bd80      	pop	{r7, pc}
 801177a:	bf00      	nop
 801177c:	2000235c 	.word	0x2000235c

08011780 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b088      	sub	sp, #32
 8011784:	af02      	add	r7, sp, #8
 8011786:	6078      	str	r0, [r7, #4]
 8011788:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801178a:	4b22      	ldr	r3, [pc, #136]	; (8011814 <prvProcessExpiredTimer+0x94>)
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68db      	ldr	r3, [r3, #12]
 8011790:	68db      	ldr	r3, [r3, #12]
 8011792:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011794:	697b      	ldr	r3, [r7, #20]
 8011796:	3304      	adds	r3, #4
 8011798:	4618      	mov	r0, r3
 801179a:	f7fd ff43 	bl	800f624 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801179e:	697b      	ldr	r3, [r7, #20]
 80117a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80117a4:	f003 0304 	and.w	r3, r3, #4
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d022      	beq.n	80117f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80117ac:	697b      	ldr	r3, [r7, #20]
 80117ae:	699a      	ldr	r2, [r3, #24]
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	18d1      	adds	r1, r2, r3
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	683a      	ldr	r2, [r7, #0]
 80117b8:	6978      	ldr	r0, [r7, #20]
 80117ba:	f000 f8d1 	bl	8011960 <prvInsertTimerInActiveList>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d01f      	beq.n	8011804 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80117c4:	2300      	movs	r3, #0
 80117c6:	9300      	str	r3, [sp, #0]
 80117c8:	2300      	movs	r3, #0
 80117ca:	687a      	ldr	r2, [r7, #4]
 80117cc:	2100      	movs	r1, #0
 80117ce:	6978      	ldr	r0, [r7, #20]
 80117d0:	f7ff ff88 	bl	80116e4 <xTimerGenericCommand>
 80117d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d113      	bne.n	8011804 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80117dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117e0:	f383 8811 	msr	BASEPRI, r3
 80117e4:	f3bf 8f6f 	isb	sy
 80117e8:	f3bf 8f4f 	dsb	sy
 80117ec:	60fb      	str	r3, [r7, #12]
}
 80117ee:	bf00      	nop
 80117f0:	e7fe      	b.n	80117f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80117f2:	697b      	ldr	r3, [r7, #20]
 80117f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80117f8:	f023 0301 	bic.w	r3, r3, #1
 80117fc:	b2da      	uxtb	r2, r3
 80117fe:	697b      	ldr	r3, [r7, #20]
 8011800:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011804:	697b      	ldr	r3, [r7, #20]
 8011806:	6a1b      	ldr	r3, [r3, #32]
 8011808:	6978      	ldr	r0, [r7, #20]
 801180a:	4798      	blx	r3
}
 801180c:	bf00      	nop
 801180e:	3718      	adds	r7, #24
 8011810:	46bd      	mov	sp, r7
 8011812:	bd80      	pop	{r7, pc}
 8011814:	20002354 	.word	0x20002354

08011818 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b084      	sub	sp, #16
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011820:	f107 0308 	add.w	r3, r7, #8
 8011824:	4618      	mov	r0, r3
 8011826:	f000 f857 	bl	80118d8 <prvGetNextExpireTime>
 801182a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801182c:	68bb      	ldr	r3, [r7, #8]
 801182e:	4619      	mov	r1, r3
 8011830:	68f8      	ldr	r0, [r7, #12]
 8011832:	f000 f803 	bl	801183c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011836:	f000 f8d5 	bl	80119e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801183a:	e7f1      	b.n	8011820 <prvTimerTask+0x8>

0801183c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801183c:	b580      	push	{r7, lr}
 801183e:	b084      	sub	sp, #16
 8011840:	af00      	add	r7, sp, #0
 8011842:	6078      	str	r0, [r7, #4]
 8011844:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011846:	f7ff f81b 	bl	8010880 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801184a:	f107 0308 	add.w	r3, r7, #8
 801184e:	4618      	mov	r0, r3
 8011850:	f000 f866 	bl	8011920 <prvSampleTimeNow>
 8011854:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011856:	68bb      	ldr	r3, [r7, #8]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d130      	bne.n	80118be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801185c:	683b      	ldr	r3, [r7, #0]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d10a      	bne.n	8011878 <prvProcessTimerOrBlockTask+0x3c>
 8011862:	687a      	ldr	r2, [r7, #4]
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	429a      	cmp	r2, r3
 8011868:	d806      	bhi.n	8011878 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801186a:	f7ff f817 	bl	801089c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801186e:	68f9      	ldr	r1, [r7, #12]
 8011870:	6878      	ldr	r0, [r7, #4]
 8011872:	f7ff ff85 	bl	8011780 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011876:	e024      	b.n	80118c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d008      	beq.n	8011890 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801187e:	4b13      	ldr	r3, [pc, #76]	; (80118cc <prvProcessTimerOrBlockTask+0x90>)
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d101      	bne.n	801188c <prvProcessTimerOrBlockTask+0x50>
 8011888:	2301      	movs	r3, #1
 801188a:	e000      	b.n	801188e <prvProcessTimerOrBlockTask+0x52>
 801188c:	2300      	movs	r3, #0
 801188e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011890:	4b0f      	ldr	r3, [pc, #60]	; (80118d0 <prvProcessTimerOrBlockTask+0x94>)
 8011892:	6818      	ldr	r0, [r3, #0]
 8011894:	687a      	ldr	r2, [r7, #4]
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	1ad3      	subs	r3, r2, r3
 801189a:	683a      	ldr	r2, [r7, #0]
 801189c:	4619      	mov	r1, r3
 801189e:	f7fe fc81 	bl	80101a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80118a2:	f7fe fffb 	bl	801089c <xTaskResumeAll>
 80118a6:	4603      	mov	r3, r0
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d10a      	bne.n	80118c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80118ac:	4b09      	ldr	r3, [pc, #36]	; (80118d4 <prvProcessTimerOrBlockTask+0x98>)
 80118ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80118b2:	601a      	str	r2, [r3, #0]
 80118b4:	f3bf 8f4f 	dsb	sy
 80118b8:	f3bf 8f6f 	isb	sy
}
 80118bc:	e001      	b.n	80118c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80118be:	f7fe ffed 	bl	801089c <xTaskResumeAll>
}
 80118c2:	bf00      	nop
 80118c4:	3710      	adds	r7, #16
 80118c6:	46bd      	mov	sp, r7
 80118c8:	bd80      	pop	{r7, pc}
 80118ca:	bf00      	nop
 80118cc:	20002358 	.word	0x20002358
 80118d0:	2000235c 	.word	0x2000235c
 80118d4:	e000ed04 	.word	0xe000ed04

080118d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80118d8:	b480      	push	{r7}
 80118da:	b085      	sub	sp, #20
 80118dc:	af00      	add	r7, sp, #0
 80118de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80118e0:	4b0e      	ldr	r3, [pc, #56]	; (801191c <prvGetNextExpireTime+0x44>)
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d101      	bne.n	80118ee <prvGetNextExpireTime+0x16>
 80118ea:	2201      	movs	r2, #1
 80118ec:	e000      	b.n	80118f0 <prvGetNextExpireTime+0x18>
 80118ee:	2200      	movs	r2, #0
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d105      	bne.n	8011908 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80118fc:	4b07      	ldr	r3, [pc, #28]	; (801191c <prvGetNextExpireTime+0x44>)
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	68db      	ldr	r3, [r3, #12]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	60fb      	str	r3, [r7, #12]
 8011906:	e001      	b.n	801190c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011908:	2300      	movs	r3, #0
 801190a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801190c:	68fb      	ldr	r3, [r7, #12]
}
 801190e:	4618      	mov	r0, r3
 8011910:	3714      	adds	r7, #20
 8011912:	46bd      	mov	sp, r7
 8011914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011918:	4770      	bx	lr
 801191a:	bf00      	nop
 801191c:	20002354 	.word	0x20002354

08011920 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b084      	sub	sp, #16
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011928:	f7ff f856 	bl	80109d8 <xTaskGetTickCount>
 801192c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801192e:	4b0b      	ldr	r3, [pc, #44]	; (801195c <prvSampleTimeNow+0x3c>)
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	68fa      	ldr	r2, [r7, #12]
 8011934:	429a      	cmp	r2, r3
 8011936:	d205      	bcs.n	8011944 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011938:	f000 f936 	bl	8011ba8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	2201      	movs	r2, #1
 8011940:	601a      	str	r2, [r3, #0]
 8011942:	e002      	b.n	801194a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	2200      	movs	r2, #0
 8011948:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801194a:	4a04      	ldr	r2, [pc, #16]	; (801195c <prvSampleTimeNow+0x3c>)
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011950:	68fb      	ldr	r3, [r7, #12]
}
 8011952:	4618      	mov	r0, r3
 8011954:	3710      	adds	r7, #16
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	20002364 	.word	0x20002364

08011960 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b086      	sub	sp, #24
 8011964:	af00      	add	r7, sp, #0
 8011966:	60f8      	str	r0, [r7, #12]
 8011968:	60b9      	str	r1, [r7, #8]
 801196a:	607a      	str	r2, [r7, #4]
 801196c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801196e:	2300      	movs	r3, #0
 8011970:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	68ba      	ldr	r2, [r7, #8]
 8011976:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	68fa      	ldr	r2, [r7, #12]
 801197c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801197e:	68ba      	ldr	r2, [r7, #8]
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	429a      	cmp	r2, r3
 8011984:	d812      	bhi.n	80119ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011986:	687a      	ldr	r2, [r7, #4]
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	1ad2      	subs	r2, r2, r3
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	699b      	ldr	r3, [r3, #24]
 8011990:	429a      	cmp	r2, r3
 8011992:	d302      	bcc.n	801199a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011994:	2301      	movs	r3, #1
 8011996:	617b      	str	r3, [r7, #20]
 8011998:	e01b      	b.n	80119d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801199a:	4b10      	ldr	r3, [pc, #64]	; (80119dc <prvInsertTimerInActiveList+0x7c>)
 801199c:	681a      	ldr	r2, [r3, #0]
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	3304      	adds	r3, #4
 80119a2:	4619      	mov	r1, r3
 80119a4:	4610      	mov	r0, r2
 80119a6:	f7fd fe04 	bl	800f5b2 <vListInsert>
 80119aa:	e012      	b.n	80119d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80119ac:	687a      	ldr	r2, [r7, #4]
 80119ae:	683b      	ldr	r3, [r7, #0]
 80119b0:	429a      	cmp	r2, r3
 80119b2:	d206      	bcs.n	80119c2 <prvInsertTimerInActiveList+0x62>
 80119b4:	68ba      	ldr	r2, [r7, #8]
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	429a      	cmp	r2, r3
 80119ba:	d302      	bcc.n	80119c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80119bc:	2301      	movs	r3, #1
 80119be:	617b      	str	r3, [r7, #20]
 80119c0:	e007      	b.n	80119d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80119c2:	4b07      	ldr	r3, [pc, #28]	; (80119e0 <prvInsertTimerInActiveList+0x80>)
 80119c4:	681a      	ldr	r2, [r3, #0]
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	3304      	adds	r3, #4
 80119ca:	4619      	mov	r1, r3
 80119cc:	4610      	mov	r0, r2
 80119ce:	f7fd fdf0 	bl	800f5b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80119d2:	697b      	ldr	r3, [r7, #20]
}
 80119d4:	4618      	mov	r0, r3
 80119d6:	3718      	adds	r7, #24
 80119d8:	46bd      	mov	sp, r7
 80119da:	bd80      	pop	{r7, pc}
 80119dc:	20002358 	.word	0x20002358
 80119e0:	20002354 	.word	0x20002354

080119e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80119e4:	b580      	push	{r7, lr}
 80119e6:	b08e      	sub	sp, #56	; 0x38
 80119e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80119ea:	e0ca      	b.n	8011b82 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	da18      	bge.n	8011a24 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80119f2:	1d3b      	adds	r3, r7, #4
 80119f4:	3304      	adds	r3, #4
 80119f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80119f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d10a      	bne.n	8011a14 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80119fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a02:	f383 8811 	msr	BASEPRI, r3
 8011a06:	f3bf 8f6f 	isb	sy
 8011a0a:	f3bf 8f4f 	dsb	sy
 8011a0e:	61fb      	str	r3, [r7, #28]
}
 8011a10:	bf00      	nop
 8011a12:	e7fe      	b.n	8011a12 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011a1a:	6850      	ldr	r0, [r2, #4]
 8011a1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011a1e:	6892      	ldr	r2, [r2, #8]
 8011a20:	4611      	mov	r1, r2
 8011a22:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	f2c0 80aa 	blt.w	8011b80 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011a2c:	68fb      	ldr	r3, [r7, #12]
 8011a2e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a32:	695b      	ldr	r3, [r3, #20]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d004      	beq.n	8011a42 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a3a:	3304      	adds	r3, #4
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	f7fd fdf1 	bl	800f624 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011a42:	463b      	mov	r3, r7
 8011a44:	4618      	mov	r0, r3
 8011a46:	f7ff ff6b 	bl	8011920 <prvSampleTimeNow>
 8011a4a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	2b09      	cmp	r3, #9
 8011a50:	f200 8097 	bhi.w	8011b82 <prvProcessReceivedCommands+0x19e>
 8011a54:	a201      	add	r2, pc, #4	; (adr r2, 8011a5c <prvProcessReceivedCommands+0x78>)
 8011a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a5a:	bf00      	nop
 8011a5c:	08011a85 	.word	0x08011a85
 8011a60:	08011a85 	.word	0x08011a85
 8011a64:	08011a85 	.word	0x08011a85
 8011a68:	08011af9 	.word	0x08011af9
 8011a6c:	08011b0d 	.word	0x08011b0d
 8011a70:	08011b57 	.word	0x08011b57
 8011a74:	08011a85 	.word	0x08011a85
 8011a78:	08011a85 	.word	0x08011a85
 8011a7c:	08011af9 	.word	0x08011af9
 8011a80:	08011b0d 	.word	0x08011b0d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011a8a:	f043 0301 	orr.w	r3, r3, #1
 8011a8e:	b2da      	uxtb	r2, r3
 8011a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a9a:	699b      	ldr	r3, [r3, #24]
 8011a9c:	18d1      	adds	r1, r2, r3
 8011a9e:	68bb      	ldr	r3, [r7, #8]
 8011aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011aa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011aa4:	f7ff ff5c 	bl	8011960 <prvInsertTimerInActiveList>
 8011aa8:	4603      	mov	r3, r0
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d069      	beq.n	8011b82 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ab0:	6a1b      	ldr	r3, [r3, #32]
 8011ab2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ab4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011abc:	f003 0304 	and.w	r3, r3, #4
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d05e      	beq.n	8011b82 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011ac4:	68ba      	ldr	r2, [r7, #8]
 8011ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ac8:	699b      	ldr	r3, [r3, #24]
 8011aca:	441a      	add	r2, r3
 8011acc:	2300      	movs	r3, #0
 8011ace:	9300      	str	r3, [sp, #0]
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	2100      	movs	r1, #0
 8011ad4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ad6:	f7ff fe05 	bl	80116e4 <xTimerGenericCommand>
 8011ada:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011adc:	6a3b      	ldr	r3, [r7, #32]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d14f      	bne.n	8011b82 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ae6:	f383 8811 	msr	BASEPRI, r3
 8011aea:	f3bf 8f6f 	isb	sy
 8011aee:	f3bf 8f4f 	dsb	sy
 8011af2:	61bb      	str	r3, [r7, #24]
}
 8011af4:	bf00      	nop
 8011af6:	e7fe      	b.n	8011af6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011afa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011afe:	f023 0301 	bic.w	r3, r3, #1
 8011b02:	b2da      	uxtb	r2, r3
 8011b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8011b0a:	e03a      	b.n	8011b82 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b12:	f043 0301 	orr.w	r3, r3, #1
 8011b16:	b2da      	uxtb	r2, r3
 8011b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011b1e:	68ba      	ldr	r2, [r7, #8]
 8011b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b22:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b26:	699b      	ldr	r3, [r3, #24]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d10a      	bne.n	8011b42 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8011b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b30:	f383 8811 	msr	BASEPRI, r3
 8011b34:	f3bf 8f6f 	isb	sy
 8011b38:	f3bf 8f4f 	dsb	sy
 8011b3c:	617b      	str	r3, [r7, #20]
}
 8011b3e:	bf00      	nop
 8011b40:	e7fe      	b.n	8011b40 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b44:	699a      	ldr	r2, [r3, #24]
 8011b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b48:	18d1      	adds	r1, r2, r3
 8011b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011b50:	f7ff ff06 	bl	8011960 <prvInsertTimerInActiveList>
					break;
 8011b54:	e015      	b.n	8011b82 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b5c:	f003 0302 	and.w	r3, r3, #2
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d103      	bne.n	8011b6c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011b64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011b66:	f000 fbdb 	bl	8012320 <vPortFree>
 8011b6a:	e00a      	b.n	8011b82 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b72:	f023 0301 	bic.w	r3, r3, #1
 8011b76:	b2da      	uxtb	r2, r3
 8011b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011b7e:	e000      	b.n	8011b82 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011b80:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011b82:	4b08      	ldr	r3, [pc, #32]	; (8011ba4 <prvProcessReceivedCommands+0x1c0>)
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	1d39      	adds	r1, r7, #4
 8011b88:	2200      	movs	r2, #0
 8011b8a:	4618      	mov	r0, r3
 8011b8c:	f7fe f84c 	bl	800fc28 <xQueueReceive>
 8011b90:	4603      	mov	r3, r0
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	f47f af2a 	bne.w	80119ec <prvProcessReceivedCommands+0x8>
	}
}
 8011b98:	bf00      	nop
 8011b9a:	bf00      	nop
 8011b9c:	3730      	adds	r7, #48	; 0x30
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	2000235c 	.word	0x2000235c

08011ba8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b088      	sub	sp, #32
 8011bac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011bae:	e048      	b.n	8011c42 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011bb0:	4b2d      	ldr	r3, [pc, #180]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	68db      	ldr	r3, [r3, #12]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011bba:	4b2b      	ldr	r3, [pc, #172]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	68db      	ldr	r3, [r3, #12]
 8011bc0:	68db      	ldr	r3, [r3, #12]
 8011bc2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	3304      	adds	r3, #4
 8011bc8:	4618      	mov	r0, r3
 8011bca:	f7fd fd2b 	bl	800f624 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	6a1b      	ldr	r3, [r3, #32]
 8011bd2:	68f8      	ldr	r0, [r7, #12]
 8011bd4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011bdc:	f003 0304 	and.w	r3, r3, #4
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d02e      	beq.n	8011c42 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	699b      	ldr	r3, [r3, #24]
 8011be8:	693a      	ldr	r2, [r7, #16]
 8011bea:	4413      	add	r3, r2
 8011bec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011bee:	68ba      	ldr	r2, [r7, #8]
 8011bf0:	693b      	ldr	r3, [r7, #16]
 8011bf2:	429a      	cmp	r2, r3
 8011bf4:	d90e      	bls.n	8011c14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	68ba      	ldr	r2, [r7, #8]
 8011bfa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	68fa      	ldr	r2, [r7, #12]
 8011c00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011c02:	4b19      	ldr	r3, [pc, #100]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011c04:	681a      	ldr	r2, [r3, #0]
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	3304      	adds	r3, #4
 8011c0a:	4619      	mov	r1, r3
 8011c0c:	4610      	mov	r0, r2
 8011c0e:	f7fd fcd0 	bl	800f5b2 <vListInsert>
 8011c12:	e016      	b.n	8011c42 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011c14:	2300      	movs	r3, #0
 8011c16:	9300      	str	r3, [sp, #0]
 8011c18:	2300      	movs	r3, #0
 8011c1a:	693a      	ldr	r2, [r7, #16]
 8011c1c:	2100      	movs	r1, #0
 8011c1e:	68f8      	ldr	r0, [r7, #12]
 8011c20:	f7ff fd60 	bl	80116e4 <xTimerGenericCommand>
 8011c24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d10a      	bne.n	8011c42 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8011c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c30:	f383 8811 	msr	BASEPRI, r3
 8011c34:	f3bf 8f6f 	isb	sy
 8011c38:	f3bf 8f4f 	dsb	sy
 8011c3c:	603b      	str	r3, [r7, #0]
}
 8011c3e:	bf00      	nop
 8011c40:	e7fe      	b.n	8011c40 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011c42:	4b09      	ldr	r3, [pc, #36]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d1b1      	bne.n	8011bb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011c4c:	4b06      	ldr	r3, [pc, #24]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011c52:	4b06      	ldr	r3, [pc, #24]	; (8011c6c <prvSwitchTimerLists+0xc4>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	4a04      	ldr	r2, [pc, #16]	; (8011c68 <prvSwitchTimerLists+0xc0>)
 8011c58:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011c5a:	4a04      	ldr	r2, [pc, #16]	; (8011c6c <prvSwitchTimerLists+0xc4>)
 8011c5c:	697b      	ldr	r3, [r7, #20]
 8011c5e:	6013      	str	r3, [r2, #0]
}
 8011c60:	bf00      	nop
 8011c62:	3718      	adds	r7, #24
 8011c64:	46bd      	mov	sp, r7
 8011c66:	bd80      	pop	{r7, pc}
 8011c68:	20002354 	.word	0x20002354
 8011c6c:	20002358 	.word	0x20002358

08011c70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b082      	sub	sp, #8
 8011c74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011c76:	f000 f965 	bl	8011f44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011c7a:	4b15      	ldr	r3, [pc, #84]	; (8011cd0 <prvCheckForValidListAndQueue+0x60>)
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d120      	bne.n	8011cc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011c82:	4814      	ldr	r0, [pc, #80]	; (8011cd4 <prvCheckForValidListAndQueue+0x64>)
 8011c84:	f7fd fc44 	bl	800f510 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011c88:	4813      	ldr	r0, [pc, #76]	; (8011cd8 <prvCheckForValidListAndQueue+0x68>)
 8011c8a:	f7fd fc41 	bl	800f510 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011c8e:	4b13      	ldr	r3, [pc, #76]	; (8011cdc <prvCheckForValidListAndQueue+0x6c>)
 8011c90:	4a10      	ldr	r2, [pc, #64]	; (8011cd4 <prvCheckForValidListAndQueue+0x64>)
 8011c92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011c94:	4b12      	ldr	r3, [pc, #72]	; (8011ce0 <prvCheckForValidListAndQueue+0x70>)
 8011c96:	4a10      	ldr	r2, [pc, #64]	; (8011cd8 <prvCheckForValidListAndQueue+0x68>)
 8011c98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	9300      	str	r3, [sp, #0]
 8011c9e:	4b11      	ldr	r3, [pc, #68]	; (8011ce4 <prvCheckForValidListAndQueue+0x74>)
 8011ca0:	4a11      	ldr	r2, [pc, #68]	; (8011ce8 <prvCheckForValidListAndQueue+0x78>)
 8011ca2:	2110      	movs	r1, #16
 8011ca4:	200a      	movs	r0, #10
 8011ca6:	f7fd fd4f 	bl	800f748 <xQueueGenericCreateStatic>
 8011caa:	4603      	mov	r3, r0
 8011cac:	4a08      	ldr	r2, [pc, #32]	; (8011cd0 <prvCheckForValidListAndQueue+0x60>)
 8011cae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011cb0:	4b07      	ldr	r3, [pc, #28]	; (8011cd0 <prvCheckForValidListAndQueue+0x60>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d005      	beq.n	8011cc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011cb8:	4b05      	ldr	r3, [pc, #20]	; (8011cd0 <prvCheckForValidListAndQueue+0x60>)
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	490b      	ldr	r1, [pc, #44]	; (8011cec <prvCheckForValidListAndQueue+0x7c>)
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	f7fe fa46 	bl	8010150 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011cc4:	f000 f96e 	bl	8011fa4 <vPortExitCritical>
}
 8011cc8:	bf00      	nop
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	bd80      	pop	{r7, pc}
 8011cce:	bf00      	nop
 8011cd0:	2000235c 	.word	0x2000235c
 8011cd4:	2000232c 	.word	0x2000232c
 8011cd8:	20002340 	.word	0x20002340
 8011cdc:	20002354 	.word	0x20002354
 8011ce0:	20002358 	.word	0x20002358
 8011ce4:	20002408 	.word	0x20002408
 8011ce8:	20002368 	.word	0x20002368
 8011cec:	0801550c 	.word	0x0801550c

08011cf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011cf0:	b480      	push	{r7}
 8011cf2:	b085      	sub	sp, #20
 8011cf4:	af00      	add	r7, sp, #0
 8011cf6:	60f8      	str	r0, [r7, #12]
 8011cf8:	60b9      	str	r1, [r7, #8]
 8011cfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	3b04      	subs	r3, #4
 8011d00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011d08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	3b04      	subs	r3, #4
 8011d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011d10:	68bb      	ldr	r3, [r7, #8]
 8011d12:	f023 0201 	bic.w	r2, r3, #1
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	3b04      	subs	r3, #4
 8011d1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011d20:	4a0c      	ldr	r2, [pc, #48]	; (8011d54 <pxPortInitialiseStack+0x64>)
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	3b14      	subs	r3, #20
 8011d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011d2c:	687a      	ldr	r2, [r7, #4]
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	3b04      	subs	r3, #4
 8011d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	f06f 0202 	mvn.w	r2, #2
 8011d3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	3b20      	subs	r3, #32
 8011d44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011d46:	68fb      	ldr	r3, [r7, #12]
}
 8011d48:	4618      	mov	r0, r3
 8011d4a:	3714      	adds	r7, #20
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d52:	4770      	bx	lr
 8011d54:	08011d59 	.word	0x08011d59

08011d58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011d58:	b480      	push	{r7}
 8011d5a:	b085      	sub	sp, #20
 8011d5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011d5e:	2300      	movs	r3, #0
 8011d60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011d62:	4b12      	ldr	r3, [pc, #72]	; (8011dac <prvTaskExitError+0x54>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d6a:	d00a      	beq.n	8011d82 <prvTaskExitError+0x2a>
	__asm volatile
 8011d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d70:	f383 8811 	msr	BASEPRI, r3
 8011d74:	f3bf 8f6f 	isb	sy
 8011d78:	f3bf 8f4f 	dsb	sy
 8011d7c:	60fb      	str	r3, [r7, #12]
}
 8011d7e:	bf00      	nop
 8011d80:	e7fe      	b.n	8011d80 <prvTaskExitError+0x28>
	__asm volatile
 8011d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d86:	f383 8811 	msr	BASEPRI, r3
 8011d8a:	f3bf 8f6f 	isb	sy
 8011d8e:	f3bf 8f4f 	dsb	sy
 8011d92:	60bb      	str	r3, [r7, #8]
}
 8011d94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011d96:	bf00      	nop
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d0fc      	beq.n	8011d98 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011d9e:	bf00      	nop
 8011da0:	bf00      	nop
 8011da2:	3714      	adds	r7, #20
 8011da4:	46bd      	mov	sp, r7
 8011da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011daa:	4770      	bx	lr
 8011dac:	20000050 	.word	0x20000050

08011db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011db0:	4b07      	ldr	r3, [pc, #28]	; (8011dd0 <pxCurrentTCBConst2>)
 8011db2:	6819      	ldr	r1, [r3, #0]
 8011db4:	6808      	ldr	r0, [r1, #0]
 8011db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dba:	f380 8809 	msr	PSP, r0
 8011dbe:	f3bf 8f6f 	isb	sy
 8011dc2:	f04f 0000 	mov.w	r0, #0
 8011dc6:	f380 8811 	msr	BASEPRI, r0
 8011dca:	4770      	bx	lr
 8011dcc:	f3af 8000 	nop.w

08011dd0 <pxCurrentTCBConst2>:
 8011dd0:	20001e24 	.word	0x20001e24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011dd4:	bf00      	nop
 8011dd6:	bf00      	nop

08011dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011dd8:	4808      	ldr	r0, [pc, #32]	; (8011dfc <prvPortStartFirstTask+0x24>)
 8011dda:	6800      	ldr	r0, [r0, #0]
 8011ddc:	6800      	ldr	r0, [r0, #0]
 8011dde:	f380 8808 	msr	MSP, r0
 8011de2:	f04f 0000 	mov.w	r0, #0
 8011de6:	f380 8814 	msr	CONTROL, r0
 8011dea:	b662      	cpsie	i
 8011dec:	b661      	cpsie	f
 8011dee:	f3bf 8f4f 	dsb	sy
 8011df2:	f3bf 8f6f 	isb	sy
 8011df6:	df00      	svc	0
 8011df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011dfa:	bf00      	nop
 8011dfc:	e000ed08 	.word	0xe000ed08

08011e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b086      	sub	sp, #24
 8011e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011e06:	4b46      	ldr	r3, [pc, #280]	; (8011f20 <xPortStartScheduler+0x120>)
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	4a46      	ldr	r2, [pc, #280]	; (8011f24 <xPortStartScheduler+0x124>)
 8011e0c:	4293      	cmp	r3, r2
 8011e0e:	d10a      	bne.n	8011e26 <xPortStartScheduler+0x26>
	__asm volatile
 8011e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e14:	f383 8811 	msr	BASEPRI, r3
 8011e18:	f3bf 8f6f 	isb	sy
 8011e1c:	f3bf 8f4f 	dsb	sy
 8011e20:	613b      	str	r3, [r7, #16]
}
 8011e22:	bf00      	nop
 8011e24:	e7fe      	b.n	8011e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011e26:	4b3e      	ldr	r3, [pc, #248]	; (8011f20 <xPortStartScheduler+0x120>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	4a3f      	ldr	r2, [pc, #252]	; (8011f28 <xPortStartScheduler+0x128>)
 8011e2c:	4293      	cmp	r3, r2
 8011e2e:	d10a      	bne.n	8011e46 <xPortStartScheduler+0x46>
	__asm volatile
 8011e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e34:	f383 8811 	msr	BASEPRI, r3
 8011e38:	f3bf 8f6f 	isb	sy
 8011e3c:	f3bf 8f4f 	dsb	sy
 8011e40:	60fb      	str	r3, [r7, #12]
}
 8011e42:	bf00      	nop
 8011e44:	e7fe      	b.n	8011e44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011e46:	4b39      	ldr	r3, [pc, #228]	; (8011f2c <xPortStartScheduler+0x12c>)
 8011e48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011e4a:	697b      	ldr	r3, [r7, #20]
 8011e4c:	781b      	ldrb	r3, [r3, #0]
 8011e4e:	b2db      	uxtb	r3, r3
 8011e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011e52:	697b      	ldr	r3, [r7, #20]
 8011e54:	22ff      	movs	r2, #255	; 0xff
 8011e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011e58:	697b      	ldr	r3, [r7, #20]
 8011e5a:	781b      	ldrb	r3, [r3, #0]
 8011e5c:	b2db      	uxtb	r3, r3
 8011e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011e60:	78fb      	ldrb	r3, [r7, #3]
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011e68:	b2da      	uxtb	r2, r3
 8011e6a:	4b31      	ldr	r3, [pc, #196]	; (8011f30 <xPortStartScheduler+0x130>)
 8011e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011e6e:	4b31      	ldr	r3, [pc, #196]	; (8011f34 <xPortStartScheduler+0x134>)
 8011e70:	2207      	movs	r2, #7
 8011e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e74:	e009      	b.n	8011e8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011e76:	4b2f      	ldr	r3, [pc, #188]	; (8011f34 <xPortStartScheduler+0x134>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	3b01      	subs	r3, #1
 8011e7c:	4a2d      	ldr	r2, [pc, #180]	; (8011f34 <xPortStartScheduler+0x134>)
 8011e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011e80:	78fb      	ldrb	r3, [r7, #3]
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	005b      	lsls	r3, r3, #1
 8011e86:	b2db      	uxtb	r3, r3
 8011e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e8a:	78fb      	ldrb	r3, [r7, #3]
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011e92:	2b80      	cmp	r3, #128	; 0x80
 8011e94:	d0ef      	beq.n	8011e76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011e96:	4b27      	ldr	r3, [pc, #156]	; (8011f34 <xPortStartScheduler+0x134>)
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	f1c3 0307 	rsb	r3, r3, #7
 8011e9e:	2b04      	cmp	r3, #4
 8011ea0:	d00a      	beq.n	8011eb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8011ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ea6:	f383 8811 	msr	BASEPRI, r3
 8011eaa:	f3bf 8f6f 	isb	sy
 8011eae:	f3bf 8f4f 	dsb	sy
 8011eb2:	60bb      	str	r3, [r7, #8]
}
 8011eb4:	bf00      	nop
 8011eb6:	e7fe      	b.n	8011eb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011eb8:	4b1e      	ldr	r3, [pc, #120]	; (8011f34 <xPortStartScheduler+0x134>)
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	021b      	lsls	r3, r3, #8
 8011ebe:	4a1d      	ldr	r2, [pc, #116]	; (8011f34 <xPortStartScheduler+0x134>)
 8011ec0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011ec2:	4b1c      	ldr	r3, [pc, #112]	; (8011f34 <xPortStartScheduler+0x134>)
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011eca:	4a1a      	ldr	r2, [pc, #104]	; (8011f34 <xPortStartScheduler+0x134>)
 8011ecc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	b2da      	uxtb	r2, r3
 8011ed2:	697b      	ldr	r3, [r7, #20]
 8011ed4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011ed6:	4b18      	ldr	r3, [pc, #96]	; (8011f38 <xPortStartScheduler+0x138>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	4a17      	ldr	r2, [pc, #92]	; (8011f38 <xPortStartScheduler+0x138>)
 8011edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011ee0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011ee2:	4b15      	ldr	r3, [pc, #84]	; (8011f38 <xPortStartScheduler+0x138>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	4a14      	ldr	r2, [pc, #80]	; (8011f38 <xPortStartScheduler+0x138>)
 8011ee8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011eec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011eee:	f000 f8dd 	bl	80120ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011ef2:	4b12      	ldr	r3, [pc, #72]	; (8011f3c <xPortStartScheduler+0x13c>)
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011ef8:	f000 f8fc 	bl	80120f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011efc:	4b10      	ldr	r3, [pc, #64]	; (8011f40 <xPortStartScheduler+0x140>)
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	4a0f      	ldr	r2, [pc, #60]	; (8011f40 <xPortStartScheduler+0x140>)
 8011f02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011f06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011f08:	f7ff ff66 	bl	8011dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011f0c:	f7fe fe2e 	bl	8010b6c <vTaskSwitchContext>
	prvTaskExitError();
 8011f10:	f7ff ff22 	bl	8011d58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011f14:	2300      	movs	r3, #0
}
 8011f16:	4618      	mov	r0, r3
 8011f18:	3718      	adds	r7, #24
 8011f1a:	46bd      	mov	sp, r7
 8011f1c:	bd80      	pop	{r7, pc}
 8011f1e:	bf00      	nop
 8011f20:	e000ed00 	.word	0xe000ed00
 8011f24:	410fc271 	.word	0x410fc271
 8011f28:	410fc270 	.word	0x410fc270
 8011f2c:	e000e400 	.word	0xe000e400
 8011f30:	20002458 	.word	0x20002458
 8011f34:	2000245c 	.word	0x2000245c
 8011f38:	e000ed20 	.word	0xe000ed20
 8011f3c:	20000050 	.word	0x20000050
 8011f40:	e000ef34 	.word	0xe000ef34

08011f44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011f44:	b480      	push	{r7}
 8011f46:	b083      	sub	sp, #12
 8011f48:	af00      	add	r7, sp, #0
	__asm volatile
 8011f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f4e:	f383 8811 	msr	BASEPRI, r3
 8011f52:	f3bf 8f6f 	isb	sy
 8011f56:	f3bf 8f4f 	dsb	sy
 8011f5a:	607b      	str	r3, [r7, #4]
}
 8011f5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011f5e:	4b0f      	ldr	r3, [pc, #60]	; (8011f9c <vPortEnterCritical+0x58>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	3301      	adds	r3, #1
 8011f64:	4a0d      	ldr	r2, [pc, #52]	; (8011f9c <vPortEnterCritical+0x58>)
 8011f66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011f68:	4b0c      	ldr	r3, [pc, #48]	; (8011f9c <vPortEnterCritical+0x58>)
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	2b01      	cmp	r3, #1
 8011f6e:	d10f      	bne.n	8011f90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011f70:	4b0b      	ldr	r3, [pc, #44]	; (8011fa0 <vPortEnterCritical+0x5c>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	b2db      	uxtb	r3, r3
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d00a      	beq.n	8011f90 <vPortEnterCritical+0x4c>
	__asm volatile
 8011f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f7e:	f383 8811 	msr	BASEPRI, r3
 8011f82:	f3bf 8f6f 	isb	sy
 8011f86:	f3bf 8f4f 	dsb	sy
 8011f8a:	603b      	str	r3, [r7, #0]
}
 8011f8c:	bf00      	nop
 8011f8e:	e7fe      	b.n	8011f8e <vPortEnterCritical+0x4a>
	}
}
 8011f90:	bf00      	nop
 8011f92:	370c      	adds	r7, #12
 8011f94:	46bd      	mov	sp, r7
 8011f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9a:	4770      	bx	lr
 8011f9c:	20000050 	.word	0x20000050
 8011fa0:	e000ed04 	.word	0xe000ed04

08011fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011fa4:	b480      	push	{r7}
 8011fa6:	b083      	sub	sp, #12
 8011fa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011faa:	4b12      	ldr	r3, [pc, #72]	; (8011ff4 <vPortExitCritical+0x50>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d10a      	bne.n	8011fc8 <vPortExitCritical+0x24>
	__asm volatile
 8011fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fb6:	f383 8811 	msr	BASEPRI, r3
 8011fba:	f3bf 8f6f 	isb	sy
 8011fbe:	f3bf 8f4f 	dsb	sy
 8011fc2:	607b      	str	r3, [r7, #4]
}
 8011fc4:	bf00      	nop
 8011fc6:	e7fe      	b.n	8011fc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011fc8:	4b0a      	ldr	r3, [pc, #40]	; (8011ff4 <vPortExitCritical+0x50>)
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	3b01      	subs	r3, #1
 8011fce:	4a09      	ldr	r2, [pc, #36]	; (8011ff4 <vPortExitCritical+0x50>)
 8011fd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011fd2:	4b08      	ldr	r3, [pc, #32]	; (8011ff4 <vPortExitCritical+0x50>)
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d105      	bne.n	8011fe6 <vPortExitCritical+0x42>
 8011fda:	2300      	movs	r3, #0
 8011fdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	f383 8811 	msr	BASEPRI, r3
}
 8011fe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011fe6:	bf00      	nop
 8011fe8:	370c      	adds	r7, #12
 8011fea:	46bd      	mov	sp, r7
 8011fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff0:	4770      	bx	lr
 8011ff2:	bf00      	nop
 8011ff4:	20000050 	.word	0x20000050
	...

08012000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012000:	f3ef 8009 	mrs	r0, PSP
 8012004:	f3bf 8f6f 	isb	sy
 8012008:	4b15      	ldr	r3, [pc, #84]	; (8012060 <pxCurrentTCBConst>)
 801200a:	681a      	ldr	r2, [r3, #0]
 801200c:	f01e 0f10 	tst.w	lr, #16
 8012010:	bf08      	it	eq
 8012012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801201a:	6010      	str	r0, [r2, #0]
 801201c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012020:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012024:	f380 8811 	msr	BASEPRI, r0
 8012028:	f3bf 8f4f 	dsb	sy
 801202c:	f3bf 8f6f 	isb	sy
 8012030:	f7fe fd9c 	bl	8010b6c <vTaskSwitchContext>
 8012034:	f04f 0000 	mov.w	r0, #0
 8012038:	f380 8811 	msr	BASEPRI, r0
 801203c:	bc09      	pop	{r0, r3}
 801203e:	6819      	ldr	r1, [r3, #0]
 8012040:	6808      	ldr	r0, [r1, #0]
 8012042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012046:	f01e 0f10 	tst.w	lr, #16
 801204a:	bf08      	it	eq
 801204c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012050:	f380 8809 	msr	PSP, r0
 8012054:	f3bf 8f6f 	isb	sy
 8012058:	4770      	bx	lr
 801205a:	bf00      	nop
 801205c:	f3af 8000 	nop.w

08012060 <pxCurrentTCBConst>:
 8012060:	20001e24 	.word	0x20001e24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012064:	bf00      	nop
 8012066:	bf00      	nop

08012068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
	__asm volatile
 801206e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012072:	f383 8811 	msr	BASEPRI, r3
 8012076:	f3bf 8f6f 	isb	sy
 801207a:	f3bf 8f4f 	dsb	sy
 801207e:	607b      	str	r3, [r7, #4]
}
 8012080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012082:	f7fe fcb9 	bl	80109f8 <xTaskIncrementTick>
 8012086:	4603      	mov	r3, r0
 8012088:	2b00      	cmp	r3, #0
 801208a:	d003      	beq.n	8012094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801208c:	4b06      	ldr	r3, [pc, #24]	; (80120a8 <xPortSysTickHandler+0x40>)
 801208e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012092:	601a      	str	r2, [r3, #0]
 8012094:	2300      	movs	r3, #0
 8012096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	f383 8811 	msr	BASEPRI, r3
}
 801209e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80120a0:	bf00      	nop
 80120a2:	3708      	adds	r7, #8
 80120a4:	46bd      	mov	sp, r7
 80120a6:	bd80      	pop	{r7, pc}
 80120a8:	e000ed04 	.word	0xe000ed04

080120ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80120ac:	b480      	push	{r7}
 80120ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80120b0:	4b0b      	ldr	r3, [pc, #44]	; (80120e0 <vPortSetupTimerInterrupt+0x34>)
 80120b2:	2200      	movs	r2, #0
 80120b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80120b6:	4b0b      	ldr	r3, [pc, #44]	; (80120e4 <vPortSetupTimerInterrupt+0x38>)
 80120b8:	2200      	movs	r2, #0
 80120ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80120bc:	4b0a      	ldr	r3, [pc, #40]	; (80120e8 <vPortSetupTimerInterrupt+0x3c>)
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	4a0a      	ldr	r2, [pc, #40]	; (80120ec <vPortSetupTimerInterrupt+0x40>)
 80120c2:	fba2 2303 	umull	r2, r3, r2, r3
 80120c6:	099b      	lsrs	r3, r3, #6
 80120c8:	4a09      	ldr	r2, [pc, #36]	; (80120f0 <vPortSetupTimerInterrupt+0x44>)
 80120ca:	3b01      	subs	r3, #1
 80120cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80120ce:	4b04      	ldr	r3, [pc, #16]	; (80120e0 <vPortSetupTimerInterrupt+0x34>)
 80120d0:	2207      	movs	r2, #7
 80120d2:	601a      	str	r2, [r3, #0]
}
 80120d4:	bf00      	nop
 80120d6:	46bd      	mov	sp, r7
 80120d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120dc:	4770      	bx	lr
 80120de:	bf00      	nop
 80120e0:	e000e010 	.word	0xe000e010
 80120e4:	e000e018 	.word	0xe000e018
 80120e8:	20000010 	.word	0x20000010
 80120ec:	10624dd3 	.word	0x10624dd3
 80120f0:	e000e014 	.word	0xe000e014

080120f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80120f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012104 <vPortEnableVFP+0x10>
 80120f8:	6801      	ldr	r1, [r0, #0]
 80120fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80120fe:	6001      	str	r1, [r0, #0]
 8012100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012102:	bf00      	nop
 8012104:	e000ed88 	.word	0xe000ed88

08012108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012108:	b480      	push	{r7}
 801210a:	b085      	sub	sp, #20
 801210c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801210e:	f3ef 8305 	mrs	r3, IPSR
 8012112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	2b0f      	cmp	r3, #15
 8012118:	d914      	bls.n	8012144 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801211a:	4a17      	ldr	r2, [pc, #92]	; (8012178 <vPortValidateInterruptPriority+0x70>)
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	4413      	add	r3, r2
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012124:	4b15      	ldr	r3, [pc, #84]	; (801217c <vPortValidateInterruptPriority+0x74>)
 8012126:	781b      	ldrb	r3, [r3, #0]
 8012128:	7afa      	ldrb	r2, [r7, #11]
 801212a:	429a      	cmp	r2, r3
 801212c:	d20a      	bcs.n	8012144 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801212e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012132:	f383 8811 	msr	BASEPRI, r3
 8012136:	f3bf 8f6f 	isb	sy
 801213a:	f3bf 8f4f 	dsb	sy
 801213e:	607b      	str	r3, [r7, #4]
}
 8012140:	bf00      	nop
 8012142:	e7fe      	b.n	8012142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012144:	4b0e      	ldr	r3, [pc, #56]	; (8012180 <vPortValidateInterruptPriority+0x78>)
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801214c:	4b0d      	ldr	r3, [pc, #52]	; (8012184 <vPortValidateInterruptPriority+0x7c>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	429a      	cmp	r2, r3
 8012152:	d90a      	bls.n	801216a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012158:	f383 8811 	msr	BASEPRI, r3
 801215c:	f3bf 8f6f 	isb	sy
 8012160:	f3bf 8f4f 	dsb	sy
 8012164:	603b      	str	r3, [r7, #0]
}
 8012166:	bf00      	nop
 8012168:	e7fe      	b.n	8012168 <vPortValidateInterruptPriority+0x60>
	}
 801216a:	bf00      	nop
 801216c:	3714      	adds	r7, #20
 801216e:	46bd      	mov	sp, r7
 8012170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012174:	4770      	bx	lr
 8012176:	bf00      	nop
 8012178:	e000e3f0 	.word	0xe000e3f0
 801217c:	20002458 	.word	0x20002458
 8012180:	e000ed0c 	.word	0xe000ed0c
 8012184:	2000245c 	.word	0x2000245c

08012188 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012188:	b580      	push	{r7, lr}
 801218a:	b08a      	sub	sp, #40	; 0x28
 801218c:	af00      	add	r7, sp, #0
 801218e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012190:	2300      	movs	r3, #0
 8012192:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012194:	f7fe fb74 	bl	8010880 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012198:	4b5b      	ldr	r3, [pc, #364]	; (8012308 <pvPortMalloc+0x180>)
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d101      	bne.n	80121a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80121a0:	f000 f920 	bl	80123e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80121a4:	4b59      	ldr	r3, [pc, #356]	; (801230c <pvPortMalloc+0x184>)
 80121a6:	681a      	ldr	r2, [r3, #0]
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	4013      	ands	r3, r2
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	f040 8093 	bne.w	80122d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d01d      	beq.n	80121f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80121b8:	2208      	movs	r2, #8
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	4413      	add	r3, r2
 80121be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	f003 0307 	and.w	r3, r3, #7
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d014      	beq.n	80121f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	f023 0307 	bic.w	r3, r3, #7
 80121d0:	3308      	adds	r3, #8
 80121d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	f003 0307 	and.w	r3, r3, #7
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d00a      	beq.n	80121f4 <pvPortMalloc+0x6c>
	__asm volatile
 80121de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121e2:	f383 8811 	msr	BASEPRI, r3
 80121e6:	f3bf 8f6f 	isb	sy
 80121ea:	f3bf 8f4f 	dsb	sy
 80121ee:	617b      	str	r3, [r7, #20]
}
 80121f0:	bf00      	nop
 80121f2:	e7fe      	b.n	80121f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d06e      	beq.n	80122d8 <pvPortMalloc+0x150>
 80121fa:	4b45      	ldr	r3, [pc, #276]	; (8012310 <pvPortMalloc+0x188>)
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	687a      	ldr	r2, [r7, #4]
 8012200:	429a      	cmp	r2, r3
 8012202:	d869      	bhi.n	80122d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012204:	4b43      	ldr	r3, [pc, #268]	; (8012314 <pvPortMalloc+0x18c>)
 8012206:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012208:	4b42      	ldr	r3, [pc, #264]	; (8012314 <pvPortMalloc+0x18c>)
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801220e:	e004      	b.n	801221a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012212:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801221c:	685b      	ldr	r3, [r3, #4]
 801221e:	687a      	ldr	r2, [r7, #4]
 8012220:	429a      	cmp	r2, r3
 8012222:	d903      	bls.n	801222c <pvPortMalloc+0xa4>
 8012224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d1f1      	bne.n	8012210 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801222c:	4b36      	ldr	r3, [pc, #216]	; (8012308 <pvPortMalloc+0x180>)
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012232:	429a      	cmp	r2, r3
 8012234:	d050      	beq.n	80122d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012236:	6a3b      	ldr	r3, [r7, #32]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	2208      	movs	r2, #8
 801223c:	4413      	add	r3, r2
 801223e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012242:	681a      	ldr	r2, [r3, #0]
 8012244:	6a3b      	ldr	r3, [r7, #32]
 8012246:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801224a:	685a      	ldr	r2, [r3, #4]
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	1ad2      	subs	r2, r2, r3
 8012250:	2308      	movs	r3, #8
 8012252:	005b      	lsls	r3, r3, #1
 8012254:	429a      	cmp	r2, r3
 8012256:	d91f      	bls.n	8012298 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	4413      	add	r3, r2
 801225e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012260:	69bb      	ldr	r3, [r7, #24]
 8012262:	f003 0307 	and.w	r3, r3, #7
 8012266:	2b00      	cmp	r3, #0
 8012268:	d00a      	beq.n	8012280 <pvPortMalloc+0xf8>
	__asm volatile
 801226a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801226e:	f383 8811 	msr	BASEPRI, r3
 8012272:	f3bf 8f6f 	isb	sy
 8012276:	f3bf 8f4f 	dsb	sy
 801227a:	613b      	str	r3, [r7, #16]
}
 801227c:	bf00      	nop
 801227e:	e7fe      	b.n	801227e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012282:	685a      	ldr	r2, [r3, #4]
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	1ad2      	subs	r2, r2, r3
 8012288:	69bb      	ldr	r3, [r7, #24]
 801228a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801228e:	687a      	ldr	r2, [r7, #4]
 8012290:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012292:	69b8      	ldr	r0, [r7, #24]
 8012294:	f000 f908 	bl	80124a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012298:	4b1d      	ldr	r3, [pc, #116]	; (8012310 <pvPortMalloc+0x188>)
 801229a:	681a      	ldr	r2, [r3, #0]
 801229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801229e:	685b      	ldr	r3, [r3, #4]
 80122a0:	1ad3      	subs	r3, r2, r3
 80122a2:	4a1b      	ldr	r2, [pc, #108]	; (8012310 <pvPortMalloc+0x188>)
 80122a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80122a6:	4b1a      	ldr	r3, [pc, #104]	; (8012310 <pvPortMalloc+0x188>)
 80122a8:	681a      	ldr	r2, [r3, #0]
 80122aa:	4b1b      	ldr	r3, [pc, #108]	; (8012318 <pvPortMalloc+0x190>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	429a      	cmp	r2, r3
 80122b0:	d203      	bcs.n	80122ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80122b2:	4b17      	ldr	r3, [pc, #92]	; (8012310 <pvPortMalloc+0x188>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	4a18      	ldr	r2, [pc, #96]	; (8012318 <pvPortMalloc+0x190>)
 80122b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80122ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122bc:	685a      	ldr	r2, [r3, #4]
 80122be:	4b13      	ldr	r3, [pc, #76]	; (801230c <pvPortMalloc+0x184>)
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	431a      	orrs	r2, r3
 80122c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80122c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122ca:	2200      	movs	r2, #0
 80122cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80122ce:	4b13      	ldr	r3, [pc, #76]	; (801231c <pvPortMalloc+0x194>)
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	3301      	adds	r3, #1
 80122d4:	4a11      	ldr	r2, [pc, #68]	; (801231c <pvPortMalloc+0x194>)
 80122d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80122d8:	f7fe fae0 	bl	801089c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80122dc:	69fb      	ldr	r3, [r7, #28]
 80122de:	f003 0307 	and.w	r3, r3, #7
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d00a      	beq.n	80122fc <pvPortMalloc+0x174>
	__asm volatile
 80122e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122ea:	f383 8811 	msr	BASEPRI, r3
 80122ee:	f3bf 8f6f 	isb	sy
 80122f2:	f3bf 8f4f 	dsb	sy
 80122f6:	60fb      	str	r3, [r7, #12]
}
 80122f8:	bf00      	nop
 80122fa:	e7fe      	b.n	80122fa <pvPortMalloc+0x172>
	return pvReturn;
 80122fc:	69fb      	ldr	r3, [r7, #28]
}
 80122fe:	4618      	mov	r0, r3
 8012300:	3728      	adds	r7, #40	; 0x28
 8012302:	46bd      	mov	sp, r7
 8012304:	bd80      	pop	{r7, pc}
 8012306:	bf00      	nop
 8012308:	20004b78 	.word	0x20004b78
 801230c:	20004b8c 	.word	0x20004b8c
 8012310:	20004b7c 	.word	0x20004b7c
 8012314:	20004b70 	.word	0x20004b70
 8012318:	20004b80 	.word	0x20004b80
 801231c:	20004b84 	.word	0x20004b84

08012320 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b086      	sub	sp, #24
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d04d      	beq.n	80123ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012332:	2308      	movs	r3, #8
 8012334:	425b      	negs	r3, r3
 8012336:	697a      	ldr	r2, [r7, #20]
 8012338:	4413      	add	r3, r2
 801233a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801233c:	697b      	ldr	r3, [r7, #20]
 801233e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012340:	693b      	ldr	r3, [r7, #16]
 8012342:	685a      	ldr	r2, [r3, #4]
 8012344:	4b24      	ldr	r3, [pc, #144]	; (80123d8 <vPortFree+0xb8>)
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	4013      	ands	r3, r2
 801234a:	2b00      	cmp	r3, #0
 801234c:	d10a      	bne.n	8012364 <vPortFree+0x44>
	__asm volatile
 801234e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012352:	f383 8811 	msr	BASEPRI, r3
 8012356:	f3bf 8f6f 	isb	sy
 801235a:	f3bf 8f4f 	dsb	sy
 801235e:	60fb      	str	r3, [r7, #12]
}
 8012360:	bf00      	nop
 8012362:	e7fe      	b.n	8012362 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012364:	693b      	ldr	r3, [r7, #16]
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	2b00      	cmp	r3, #0
 801236a:	d00a      	beq.n	8012382 <vPortFree+0x62>
	__asm volatile
 801236c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012370:	f383 8811 	msr	BASEPRI, r3
 8012374:	f3bf 8f6f 	isb	sy
 8012378:	f3bf 8f4f 	dsb	sy
 801237c:	60bb      	str	r3, [r7, #8]
}
 801237e:	bf00      	nop
 8012380:	e7fe      	b.n	8012380 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012382:	693b      	ldr	r3, [r7, #16]
 8012384:	685a      	ldr	r2, [r3, #4]
 8012386:	4b14      	ldr	r3, [pc, #80]	; (80123d8 <vPortFree+0xb8>)
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	4013      	ands	r3, r2
 801238c:	2b00      	cmp	r3, #0
 801238e:	d01e      	beq.n	80123ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012390:	693b      	ldr	r3, [r7, #16]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d11a      	bne.n	80123ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012398:	693b      	ldr	r3, [r7, #16]
 801239a:	685a      	ldr	r2, [r3, #4]
 801239c:	4b0e      	ldr	r3, [pc, #56]	; (80123d8 <vPortFree+0xb8>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	43db      	mvns	r3, r3
 80123a2:	401a      	ands	r2, r3
 80123a4:	693b      	ldr	r3, [r7, #16]
 80123a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80123a8:	f7fe fa6a 	bl	8010880 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80123ac:	693b      	ldr	r3, [r7, #16]
 80123ae:	685a      	ldr	r2, [r3, #4]
 80123b0:	4b0a      	ldr	r3, [pc, #40]	; (80123dc <vPortFree+0xbc>)
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	4413      	add	r3, r2
 80123b6:	4a09      	ldr	r2, [pc, #36]	; (80123dc <vPortFree+0xbc>)
 80123b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80123ba:	6938      	ldr	r0, [r7, #16]
 80123bc:	f000 f874 	bl	80124a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80123c0:	4b07      	ldr	r3, [pc, #28]	; (80123e0 <vPortFree+0xc0>)
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	3301      	adds	r3, #1
 80123c6:	4a06      	ldr	r2, [pc, #24]	; (80123e0 <vPortFree+0xc0>)
 80123c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80123ca:	f7fe fa67 	bl	801089c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80123ce:	bf00      	nop
 80123d0:	3718      	adds	r7, #24
 80123d2:	46bd      	mov	sp, r7
 80123d4:	bd80      	pop	{r7, pc}
 80123d6:	bf00      	nop
 80123d8:	20004b8c 	.word	0x20004b8c
 80123dc:	20004b7c 	.word	0x20004b7c
 80123e0:	20004b88 	.word	0x20004b88

080123e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80123e4:	b480      	push	{r7}
 80123e6:	b085      	sub	sp, #20
 80123e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80123ea:	f242 7310 	movw	r3, #10000	; 0x2710
 80123ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80123f0:	4b27      	ldr	r3, [pc, #156]	; (8012490 <prvHeapInit+0xac>)
 80123f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	f003 0307 	and.w	r3, r3, #7
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d00c      	beq.n	8012418 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	3307      	adds	r3, #7
 8012402:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	f023 0307 	bic.w	r3, r3, #7
 801240a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801240c:	68ba      	ldr	r2, [r7, #8]
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	1ad3      	subs	r3, r2, r3
 8012412:	4a1f      	ldr	r2, [pc, #124]	; (8012490 <prvHeapInit+0xac>)
 8012414:	4413      	add	r3, r2
 8012416:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801241c:	4a1d      	ldr	r2, [pc, #116]	; (8012494 <prvHeapInit+0xb0>)
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012422:	4b1c      	ldr	r3, [pc, #112]	; (8012494 <prvHeapInit+0xb0>)
 8012424:	2200      	movs	r2, #0
 8012426:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	68ba      	ldr	r2, [r7, #8]
 801242c:	4413      	add	r3, r2
 801242e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012430:	2208      	movs	r2, #8
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	1a9b      	subs	r3, r3, r2
 8012436:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	f023 0307 	bic.w	r3, r3, #7
 801243e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	4a15      	ldr	r2, [pc, #84]	; (8012498 <prvHeapInit+0xb4>)
 8012444:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012446:	4b14      	ldr	r3, [pc, #80]	; (8012498 <prvHeapInit+0xb4>)
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	2200      	movs	r2, #0
 801244c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801244e:	4b12      	ldr	r3, [pc, #72]	; (8012498 <prvHeapInit+0xb4>)
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	2200      	movs	r2, #0
 8012454:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	68fa      	ldr	r2, [r7, #12]
 801245e:	1ad2      	subs	r2, r2, r3
 8012460:	683b      	ldr	r3, [r7, #0]
 8012462:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012464:	4b0c      	ldr	r3, [pc, #48]	; (8012498 <prvHeapInit+0xb4>)
 8012466:	681a      	ldr	r2, [r3, #0]
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	685b      	ldr	r3, [r3, #4]
 8012470:	4a0a      	ldr	r2, [pc, #40]	; (801249c <prvHeapInit+0xb8>)
 8012472:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	685b      	ldr	r3, [r3, #4]
 8012478:	4a09      	ldr	r2, [pc, #36]	; (80124a0 <prvHeapInit+0xbc>)
 801247a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801247c:	4b09      	ldr	r3, [pc, #36]	; (80124a4 <prvHeapInit+0xc0>)
 801247e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012482:	601a      	str	r2, [r3, #0]
}
 8012484:	bf00      	nop
 8012486:	3714      	adds	r7, #20
 8012488:	46bd      	mov	sp, r7
 801248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248e:	4770      	bx	lr
 8012490:	20002460 	.word	0x20002460
 8012494:	20004b70 	.word	0x20004b70
 8012498:	20004b78 	.word	0x20004b78
 801249c:	20004b80 	.word	0x20004b80
 80124a0:	20004b7c 	.word	0x20004b7c
 80124a4:	20004b8c 	.word	0x20004b8c

080124a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80124a8:	b480      	push	{r7}
 80124aa:	b085      	sub	sp, #20
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80124b0:	4b28      	ldr	r3, [pc, #160]	; (8012554 <prvInsertBlockIntoFreeList+0xac>)
 80124b2:	60fb      	str	r3, [r7, #12]
 80124b4:	e002      	b.n	80124bc <prvInsertBlockIntoFreeList+0x14>
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	60fb      	str	r3, [r7, #12]
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	687a      	ldr	r2, [r7, #4]
 80124c2:	429a      	cmp	r2, r3
 80124c4:	d8f7      	bhi.n	80124b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	685b      	ldr	r3, [r3, #4]
 80124ce:	68ba      	ldr	r2, [r7, #8]
 80124d0:	4413      	add	r3, r2
 80124d2:	687a      	ldr	r2, [r7, #4]
 80124d4:	429a      	cmp	r2, r3
 80124d6:	d108      	bne.n	80124ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	685a      	ldr	r2, [r3, #4]
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	685b      	ldr	r3, [r3, #4]
 80124e0:	441a      	add	r2, r3
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	685b      	ldr	r3, [r3, #4]
 80124f2:	68ba      	ldr	r2, [r7, #8]
 80124f4:	441a      	add	r2, r3
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	429a      	cmp	r2, r3
 80124fc:	d118      	bne.n	8012530 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	681a      	ldr	r2, [r3, #0]
 8012502:	4b15      	ldr	r3, [pc, #84]	; (8012558 <prvInsertBlockIntoFreeList+0xb0>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	429a      	cmp	r2, r3
 8012508:	d00d      	beq.n	8012526 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	685a      	ldr	r2, [r3, #4]
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	685b      	ldr	r3, [r3, #4]
 8012514:	441a      	add	r2, r3
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	681a      	ldr	r2, [r3, #0]
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	601a      	str	r2, [r3, #0]
 8012524:	e008      	b.n	8012538 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012526:	4b0c      	ldr	r3, [pc, #48]	; (8012558 <prvInsertBlockIntoFreeList+0xb0>)
 8012528:	681a      	ldr	r2, [r3, #0]
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	601a      	str	r2, [r3, #0]
 801252e:	e003      	b.n	8012538 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	681a      	ldr	r2, [r3, #0]
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012538:	68fa      	ldr	r2, [r7, #12]
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	429a      	cmp	r2, r3
 801253e:	d002      	beq.n	8012546 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	687a      	ldr	r2, [r7, #4]
 8012544:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012546:	bf00      	nop
 8012548:	3714      	adds	r7, #20
 801254a:	46bd      	mov	sp, r7
 801254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012550:	4770      	bx	lr
 8012552:	bf00      	nop
 8012554:	20004b70 	.word	0x20004b70
 8012558:	20004b78 	.word	0x20004b78

0801255c <__assert_func>:
 801255c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801255e:	4614      	mov	r4, r2
 8012560:	461a      	mov	r2, r3
 8012562:	4b09      	ldr	r3, [pc, #36]	; (8012588 <__assert_func+0x2c>)
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	4605      	mov	r5, r0
 8012568:	68d8      	ldr	r0, [r3, #12]
 801256a:	b14c      	cbz	r4, 8012580 <__assert_func+0x24>
 801256c:	4b07      	ldr	r3, [pc, #28]	; (801258c <__assert_func+0x30>)
 801256e:	9100      	str	r1, [sp, #0]
 8012570:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012574:	4906      	ldr	r1, [pc, #24]	; (8012590 <__assert_func+0x34>)
 8012576:	462b      	mov	r3, r5
 8012578:	f000 f8ea 	bl	8012750 <fiprintf>
 801257c:	f000 fffa 	bl	8013574 <abort>
 8012580:	4b04      	ldr	r3, [pc, #16]	; (8012594 <__assert_func+0x38>)
 8012582:	461c      	mov	r4, r3
 8012584:	e7f3      	b.n	801256e <__assert_func+0x12>
 8012586:	bf00      	nop
 8012588:	20000054 	.word	0x20000054
 801258c:	08015987 	.word	0x08015987
 8012590:	08015994 	.word	0x08015994
 8012594:	080159c2 	.word	0x080159c2

08012598 <__errno>:
 8012598:	4b01      	ldr	r3, [pc, #4]	; (80125a0 <__errno+0x8>)
 801259a:	6818      	ldr	r0, [r3, #0]
 801259c:	4770      	bx	lr
 801259e:	bf00      	nop
 80125a0:	20000054 	.word	0x20000054

080125a4 <std>:
 80125a4:	2300      	movs	r3, #0
 80125a6:	b510      	push	{r4, lr}
 80125a8:	4604      	mov	r4, r0
 80125aa:	e9c0 3300 	strd	r3, r3, [r0]
 80125ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80125b2:	6083      	str	r3, [r0, #8]
 80125b4:	8181      	strh	r1, [r0, #12]
 80125b6:	6643      	str	r3, [r0, #100]	; 0x64
 80125b8:	81c2      	strh	r2, [r0, #14]
 80125ba:	6183      	str	r3, [r0, #24]
 80125bc:	4619      	mov	r1, r3
 80125be:	2208      	movs	r2, #8
 80125c0:	305c      	adds	r0, #92	; 0x5c
 80125c2:	f000 f956 	bl	8012872 <memset>
 80125c6:	4b05      	ldr	r3, [pc, #20]	; (80125dc <std+0x38>)
 80125c8:	6263      	str	r3, [r4, #36]	; 0x24
 80125ca:	4b05      	ldr	r3, [pc, #20]	; (80125e0 <std+0x3c>)
 80125cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80125ce:	4b05      	ldr	r3, [pc, #20]	; (80125e4 <std+0x40>)
 80125d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80125d2:	4b05      	ldr	r3, [pc, #20]	; (80125e8 <std+0x44>)
 80125d4:	6224      	str	r4, [r4, #32]
 80125d6:	6323      	str	r3, [r4, #48]	; 0x30
 80125d8:	bd10      	pop	{r4, pc}
 80125da:	bf00      	nop
 80125dc:	08013241 	.word	0x08013241
 80125e0:	08013263 	.word	0x08013263
 80125e4:	0801329b 	.word	0x0801329b
 80125e8:	080132bf 	.word	0x080132bf

080125ec <_cleanup_r>:
 80125ec:	4901      	ldr	r1, [pc, #4]	; (80125f4 <_cleanup_r+0x8>)
 80125ee:	f000 b8c1 	b.w	8012774 <_fwalk_reent>
 80125f2:	bf00      	nop
 80125f4:	080136b1 	.word	0x080136b1

080125f8 <__sfmoreglue>:
 80125f8:	b570      	push	{r4, r5, r6, lr}
 80125fa:	2268      	movs	r2, #104	; 0x68
 80125fc:	1e4d      	subs	r5, r1, #1
 80125fe:	4355      	muls	r5, r2
 8012600:	460e      	mov	r6, r1
 8012602:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012606:	f000 f95d 	bl	80128c4 <_malloc_r>
 801260a:	4604      	mov	r4, r0
 801260c:	b140      	cbz	r0, 8012620 <__sfmoreglue+0x28>
 801260e:	2100      	movs	r1, #0
 8012610:	e9c0 1600 	strd	r1, r6, [r0]
 8012614:	300c      	adds	r0, #12
 8012616:	60a0      	str	r0, [r4, #8]
 8012618:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801261c:	f000 f929 	bl	8012872 <memset>
 8012620:	4620      	mov	r0, r4
 8012622:	bd70      	pop	{r4, r5, r6, pc}

08012624 <__sfp_lock_acquire>:
 8012624:	4801      	ldr	r0, [pc, #4]	; (801262c <__sfp_lock_acquire+0x8>)
 8012626:	f000 b8ea 	b.w	80127fe <__retarget_lock_acquire_recursive>
 801262a:	bf00      	nop
 801262c:	20004b91 	.word	0x20004b91

08012630 <__sfp_lock_release>:
 8012630:	4801      	ldr	r0, [pc, #4]	; (8012638 <__sfp_lock_release+0x8>)
 8012632:	f000 b8e5 	b.w	8012800 <__retarget_lock_release_recursive>
 8012636:	bf00      	nop
 8012638:	20004b91 	.word	0x20004b91

0801263c <__sinit_lock_acquire>:
 801263c:	4801      	ldr	r0, [pc, #4]	; (8012644 <__sinit_lock_acquire+0x8>)
 801263e:	f000 b8de 	b.w	80127fe <__retarget_lock_acquire_recursive>
 8012642:	bf00      	nop
 8012644:	20004b92 	.word	0x20004b92

08012648 <__sinit_lock_release>:
 8012648:	4801      	ldr	r0, [pc, #4]	; (8012650 <__sinit_lock_release+0x8>)
 801264a:	f000 b8d9 	b.w	8012800 <__retarget_lock_release_recursive>
 801264e:	bf00      	nop
 8012650:	20004b92 	.word	0x20004b92

08012654 <__sinit>:
 8012654:	b510      	push	{r4, lr}
 8012656:	4604      	mov	r4, r0
 8012658:	f7ff fff0 	bl	801263c <__sinit_lock_acquire>
 801265c:	69a3      	ldr	r3, [r4, #24]
 801265e:	b11b      	cbz	r3, 8012668 <__sinit+0x14>
 8012660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012664:	f7ff bff0 	b.w	8012648 <__sinit_lock_release>
 8012668:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801266c:	6523      	str	r3, [r4, #80]	; 0x50
 801266e:	4b13      	ldr	r3, [pc, #76]	; (80126bc <__sinit+0x68>)
 8012670:	4a13      	ldr	r2, [pc, #76]	; (80126c0 <__sinit+0x6c>)
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	62a2      	str	r2, [r4, #40]	; 0x28
 8012676:	42a3      	cmp	r3, r4
 8012678:	bf04      	itt	eq
 801267a:	2301      	moveq	r3, #1
 801267c:	61a3      	streq	r3, [r4, #24]
 801267e:	4620      	mov	r0, r4
 8012680:	f000 f820 	bl	80126c4 <__sfp>
 8012684:	6060      	str	r0, [r4, #4]
 8012686:	4620      	mov	r0, r4
 8012688:	f000 f81c 	bl	80126c4 <__sfp>
 801268c:	60a0      	str	r0, [r4, #8]
 801268e:	4620      	mov	r0, r4
 8012690:	f000 f818 	bl	80126c4 <__sfp>
 8012694:	2200      	movs	r2, #0
 8012696:	60e0      	str	r0, [r4, #12]
 8012698:	2104      	movs	r1, #4
 801269a:	6860      	ldr	r0, [r4, #4]
 801269c:	f7ff ff82 	bl	80125a4 <std>
 80126a0:	68a0      	ldr	r0, [r4, #8]
 80126a2:	2201      	movs	r2, #1
 80126a4:	2109      	movs	r1, #9
 80126a6:	f7ff ff7d 	bl	80125a4 <std>
 80126aa:	68e0      	ldr	r0, [r4, #12]
 80126ac:	2202      	movs	r2, #2
 80126ae:	2112      	movs	r1, #18
 80126b0:	f7ff ff78 	bl	80125a4 <std>
 80126b4:	2301      	movs	r3, #1
 80126b6:	61a3      	str	r3, [r4, #24]
 80126b8:	e7d2      	b.n	8012660 <__sinit+0xc>
 80126ba:	bf00      	nop
 80126bc:	08015a24 	.word	0x08015a24
 80126c0:	080125ed 	.word	0x080125ed

080126c4 <__sfp>:
 80126c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126c6:	4607      	mov	r7, r0
 80126c8:	f7ff ffac 	bl	8012624 <__sfp_lock_acquire>
 80126cc:	4b1e      	ldr	r3, [pc, #120]	; (8012748 <__sfp+0x84>)
 80126ce:	681e      	ldr	r6, [r3, #0]
 80126d0:	69b3      	ldr	r3, [r6, #24]
 80126d2:	b913      	cbnz	r3, 80126da <__sfp+0x16>
 80126d4:	4630      	mov	r0, r6
 80126d6:	f7ff ffbd 	bl	8012654 <__sinit>
 80126da:	3648      	adds	r6, #72	; 0x48
 80126dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80126e0:	3b01      	subs	r3, #1
 80126e2:	d503      	bpl.n	80126ec <__sfp+0x28>
 80126e4:	6833      	ldr	r3, [r6, #0]
 80126e6:	b30b      	cbz	r3, 801272c <__sfp+0x68>
 80126e8:	6836      	ldr	r6, [r6, #0]
 80126ea:	e7f7      	b.n	80126dc <__sfp+0x18>
 80126ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80126f0:	b9d5      	cbnz	r5, 8012728 <__sfp+0x64>
 80126f2:	4b16      	ldr	r3, [pc, #88]	; (801274c <__sfp+0x88>)
 80126f4:	60e3      	str	r3, [r4, #12]
 80126f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80126fa:	6665      	str	r5, [r4, #100]	; 0x64
 80126fc:	f000 f87e 	bl	80127fc <__retarget_lock_init_recursive>
 8012700:	f7ff ff96 	bl	8012630 <__sfp_lock_release>
 8012704:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012708:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801270c:	6025      	str	r5, [r4, #0]
 801270e:	61a5      	str	r5, [r4, #24]
 8012710:	2208      	movs	r2, #8
 8012712:	4629      	mov	r1, r5
 8012714:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012718:	f000 f8ab 	bl	8012872 <memset>
 801271c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012720:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012724:	4620      	mov	r0, r4
 8012726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012728:	3468      	adds	r4, #104	; 0x68
 801272a:	e7d9      	b.n	80126e0 <__sfp+0x1c>
 801272c:	2104      	movs	r1, #4
 801272e:	4638      	mov	r0, r7
 8012730:	f7ff ff62 	bl	80125f8 <__sfmoreglue>
 8012734:	4604      	mov	r4, r0
 8012736:	6030      	str	r0, [r6, #0]
 8012738:	2800      	cmp	r0, #0
 801273a:	d1d5      	bne.n	80126e8 <__sfp+0x24>
 801273c:	f7ff ff78 	bl	8012630 <__sfp_lock_release>
 8012740:	230c      	movs	r3, #12
 8012742:	603b      	str	r3, [r7, #0]
 8012744:	e7ee      	b.n	8012724 <__sfp+0x60>
 8012746:	bf00      	nop
 8012748:	08015a24 	.word	0x08015a24
 801274c:	ffff0001 	.word	0xffff0001

08012750 <fiprintf>:
 8012750:	b40e      	push	{r1, r2, r3}
 8012752:	b503      	push	{r0, r1, lr}
 8012754:	4601      	mov	r1, r0
 8012756:	ab03      	add	r3, sp, #12
 8012758:	4805      	ldr	r0, [pc, #20]	; (8012770 <fiprintf+0x20>)
 801275a:	f853 2b04 	ldr.w	r2, [r3], #4
 801275e:	6800      	ldr	r0, [r0, #0]
 8012760:	9301      	str	r3, [sp, #4]
 8012762:	f000 f94d 	bl	8012a00 <_vfiprintf_r>
 8012766:	b002      	add	sp, #8
 8012768:	f85d eb04 	ldr.w	lr, [sp], #4
 801276c:	b003      	add	sp, #12
 801276e:	4770      	bx	lr
 8012770:	20000054 	.word	0x20000054

08012774 <_fwalk_reent>:
 8012774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012778:	4606      	mov	r6, r0
 801277a:	4688      	mov	r8, r1
 801277c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012780:	2700      	movs	r7, #0
 8012782:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012786:	f1b9 0901 	subs.w	r9, r9, #1
 801278a:	d505      	bpl.n	8012798 <_fwalk_reent+0x24>
 801278c:	6824      	ldr	r4, [r4, #0]
 801278e:	2c00      	cmp	r4, #0
 8012790:	d1f7      	bne.n	8012782 <_fwalk_reent+0xe>
 8012792:	4638      	mov	r0, r7
 8012794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012798:	89ab      	ldrh	r3, [r5, #12]
 801279a:	2b01      	cmp	r3, #1
 801279c:	d907      	bls.n	80127ae <_fwalk_reent+0x3a>
 801279e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80127a2:	3301      	adds	r3, #1
 80127a4:	d003      	beq.n	80127ae <_fwalk_reent+0x3a>
 80127a6:	4629      	mov	r1, r5
 80127a8:	4630      	mov	r0, r6
 80127aa:	47c0      	blx	r8
 80127ac:	4307      	orrs	r7, r0
 80127ae:	3568      	adds	r5, #104	; 0x68
 80127b0:	e7e9      	b.n	8012786 <_fwalk_reent+0x12>
	...

080127b4 <__libc_init_array>:
 80127b4:	b570      	push	{r4, r5, r6, lr}
 80127b6:	4d0d      	ldr	r5, [pc, #52]	; (80127ec <__libc_init_array+0x38>)
 80127b8:	4c0d      	ldr	r4, [pc, #52]	; (80127f0 <__libc_init_array+0x3c>)
 80127ba:	1b64      	subs	r4, r4, r5
 80127bc:	10a4      	asrs	r4, r4, #2
 80127be:	2600      	movs	r6, #0
 80127c0:	42a6      	cmp	r6, r4
 80127c2:	d109      	bne.n	80127d8 <__libc_init_array+0x24>
 80127c4:	4d0b      	ldr	r5, [pc, #44]	; (80127f4 <__libc_init_array+0x40>)
 80127c6:	4c0c      	ldr	r4, [pc, #48]	; (80127f8 <__libc_init_array+0x44>)
 80127c8:	f001 fa90 	bl	8013cec <_init>
 80127cc:	1b64      	subs	r4, r4, r5
 80127ce:	10a4      	asrs	r4, r4, #2
 80127d0:	2600      	movs	r6, #0
 80127d2:	42a6      	cmp	r6, r4
 80127d4:	d105      	bne.n	80127e2 <__libc_init_array+0x2e>
 80127d6:	bd70      	pop	{r4, r5, r6, pc}
 80127d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80127dc:	4798      	blx	r3
 80127de:	3601      	adds	r6, #1
 80127e0:	e7ee      	b.n	80127c0 <__libc_init_array+0xc>
 80127e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80127e6:	4798      	blx	r3
 80127e8:	3601      	adds	r6, #1
 80127ea:	e7f2      	b.n	80127d2 <__libc_init_array+0x1e>
 80127ec:	08015ad8 	.word	0x08015ad8
 80127f0:	08015ad8 	.word	0x08015ad8
 80127f4:	08015ad8 	.word	0x08015ad8
 80127f8:	08015adc 	.word	0x08015adc

080127fc <__retarget_lock_init_recursive>:
 80127fc:	4770      	bx	lr

080127fe <__retarget_lock_acquire_recursive>:
 80127fe:	4770      	bx	lr

08012800 <__retarget_lock_release_recursive>:
 8012800:	4770      	bx	lr

08012802 <memcmp>:
 8012802:	b510      	push	{r4, lr}
 8012804:	3901      	subs	r1, #1
 8012806:	4402      	add	r2, r0
 8012808:	4290      	cmp	r0, r2
 801280a:	d101      	bne.n	8012810 <memcmp+0xe>
 801280c:	2000      	movs	r0, #0
 801280e:	e005      	b.n	801281c <memcmp+0x1a>
 8012810:	7803      	ldrb	r3, [r0, #0]
 8012812:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012816:	42a3      	cmp	r3, r4
 8012818:	d001      	beq.n	801281e <memcmp+0x1c>
 801281a:	1b18      	subs	r0, r3, r4
 801281c:	bd10      	pop	{r4, pc}
 801281e:	3001      	adds	r0, #1
 8012820:	e7f2      	b.n	8012808 <memcmp+0x6>

08012822 <memcpy>:
 8012822:	440a      	add	r2, r1
 8012824:	4291      	cmp	r1, r2
 8012826:	f100 33ff 	add.w	r3, r0, #4294967295
 801282a:	d100      	bne.n	801282e <memcpy+0xc>
 801282c:	4770      	bx	lr
 801282e:	b510      	push	{r4, lr}
 8012830:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012834:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012838:	4291      	cmp	r1, r2
 801283a:	d1f9      	bne.n	8012830 <memcpy+0xe>
 801283c:	bd10      	pop	{r4, pc}

0801283e <memmove>:
 801283e:	4288      	cmp	r0, r1
 8012840:	b510      	push	{r4, lr}
 8012842:	eb01 0402 	add.w	r4, r1, r2
 8012846:	d902      	bls.n	801284e <memmove+0x10>
 8012848:	4284      	cmp	r4, r0
 801284a:	4623      	mov	r3, r4
 801284c:	d807      	bhi.n	801285e <memmove+0x20>
 801284e:	1e43      	subs	r3, r0, #1
 8012850:	42a1      	cmp	r1, r4
 8012852:	d008      	beq.n	8012866 <memmove+0x28>
 8012854:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012858:	f803 2f01 	strb.w	r2, [r3, #1]!
 801285c:	e7f8      	b.n	8012850 <memmove+0x12>
 801285e:	4402      	add	r2, r0
 8012860:	4601      	mov	r1, r0
 8012862:	428a      	cmp	r2, r1
 8012864:	d100      	bne.n	8012868 <memmove+0x2a>
 8012866:	bd10      	pop	{r4, pc}
 8012868:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801286c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012870:	e7f7      	b.n	8012862 <memmove+0x24>

08012872 <memset>:
 8012872:	4402      	add	r2, r0
 8012874:	4603      	mov	r3, r0
 8012876:	4293      	cmp	r3, r2
 8012878:	d100      	bne.n	801287c <memset+0xa>
 801287a:	4770      	bx	lr
 801287c:	f803 1b01 	strb.w	r1, [r3], #1
 8012880:	e7f9      	b.n	8012876 <memset+0x4>
	...

08012884 <sbrk_aligned>:
 8012884:	b570      	push	{r4, r5, r6, lr}
 8012886:	4e0e      	ldr	r6, [pc, #56]	; (80128c0 <sbrk_aligned+0x3c>)
 8012888:	460c      	mov	r4, r1
 801288a:	6831      	ldr	r1, [r6, #0]
 801288c:	4605      	mov	r5, r0
 801288e:	b911      	cbnz	r1, 8012896 <sbrk_aligned+0x12>
 8012890:	f000 fc72 	bl	8013178 <_sbrk_r>
 8012894:	6030      	str	r0, [r6, #0]
 8012896:	4621      	mov	r1, r4
 8012898:	4628      	mov	r0, r5
 801289a:	f000 fc6d 	bl	8013178 <_sbrk_r>
 801289e:	1c43      	adds	r3, r0, #1
 80128a0:	d00a      	beq.n	80128b8 <sbrk_aligned+0x34>
 80128a2:	1cc4      	adds	r4, r0, #3
 80128a4:	f024 0403 	bic.w	r4, r4, #3
 80128a8:	42a0      	cmp	r0, r4
 80128aa:	d007      	beq.n	80128bc <sbrk_aligned+0x38>
 80128ac:	1a21      	subs	r1, r4, r0
 80128ae:	4628      	mov	r0, r5
 80128b0:	f000 fc62 	bl	8013178 <_sbrk_r>
 80128b4:	3001      	adds	r0, #1
 80128b6:	d101      	bne.n	80128bc <sbrk_aligned+0x38>
 80128b8:	f04f 34ff 	mov.w	r4, #4294967295
 80128bc:	4620      	mov	r0, r4
 80128be:	bd70      	pop	{r4, r5, r6, pc}
 80128c0:	20004b98 	.word	0x20004b98

080128c4 <_malloc_r>:
 80128c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128c8:	1ccd      	adds	r5, r1, #3
 80128ca:	f025 0503 	bic.w	r5, r5, #3
 80128ce:	3508      	adds	r5, #8
 80128d0:	2d0c      	cmp	r5, #12
 80128d2:	bf38      	it	cc
 80128d4:	250c      	movcc	r5, #12
 80128d6:	2d00      	cmp	r5, #0
 80128d8:	4607      	mov	r7, r0
 80128da:	db01      	blt.n	80128e0 <_malloc_r+0x1c>
 80128dc:	42a9      	cmp	r1, r5
 80128de:	d905      	bls.n	80128ec <_malloc_r+0x28>
 80128e0:	230c      	movs	r3, #12
 80128e2:	603b      	str	r3, [r7, #0]
 80128e4:	2600      	movs	r6, #0
 80128e6:	4630      	mov	r0, r6
 80128e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128ec:	4e2e      	ldr	r6, [pc, #184]	; (80129a8 <_malloc_r+0xe4>)
 80128ee:	f000 ff9b 	bl	8013828 <__malloc_lock>
 80128f2:	6833      	ldr	r3, [r6, #0]
 80128f4:	461c      	mov	r4, r3
 80128f6:	bb34      	cbnz	r4, 8012946 <_malloc_r+0x82>
 80128f8:	4629      	mov	r1, r5
 80128fa:	4638      	mov	r0, r7
 80128fc:	f7ff ffc2 	bl	8012884 <sbrk_aligned>
 8012900:	1c43      	adds	r3, r0, #1
 8012902:	4604      	mov	r4, r0
 8012904:	d14d      	bne.n	80129a2 <_malloc_r+0xde>
 8012906:	6834      	ldr	r4, [r6, #0]
 8012908:	4626      	mov	r6, r4
 801290a:	2e00      	cmp	r6, #0
 801290c:	d140      	bne.n	8012990 <_malloc_r+0xcc>
 801290e:	6823      	ldr	r3, [r4, #0]
 8012910:	4631      	mov	r1, r6
 8012912:	4638      	mov	r0, r7
 8012914:	eb04 0803 	add.w	r8, r4, r3
 8012918:	f000 fc2e 	bl	8013178 <_sbrk_r>
 801291c:	4580      	cmp	r8, r0
 801291e:	d13a      	bne.n	8012996 <_malloc_r+0xd2>
 8012920:	6821      	ldr	r1, [r4, #0]
 8012922:	3503      	adds	r5, #3
 8012924:	1a6d      	subs	r5, r5, r1
 8012926:	f025 0503 	bic.w	r5, r5, #3
 801292a:	3508      	adds	r5, #8
 801292c:	2d0c      	cmp	r5, #12
 801292e:	bf38      	it	cc
 8012930:	250c      	movcc	r5, #12
 8012932:	4629      	mov	r1, r5
 8012934:	4638      	mov	r0, r7
 8012936:	f7ff ffa5 	bl	8012884 <sbrk_aligned>
 801293a:	3001      	adds	r0, #1
 801293c:	d02b      	beq.n	8012996 <_malloc_r+0xd2>
 801293e:	6823      	ldr	r3, [r4, #0]
 8012940:	442b      	add	r3, r5
 8012942:	6023      	str	r3, [r4, #0]
 8012944:	e00e      	b.n	8012964 <_malloc_r+0xa0>
 8012946:	6822      	ldr	r2, [r4, #0]
 8012948:	1b52      	subs	r2, r2, r5
 801294a:	d41e      	bmi.n	801298a <_malloc_r+0xc6>
 801294c:	2a0b      	cmp	r2, #11
 801294e:	d916      	bls.n	801297e <_malloc_r+0xba>
 8012950:	1961      	adds	r1, r4, r5
 8012952:	42a3      	cmp	r3, r4
 8012954:	6025      	str	r5, [r4, #0]
 8012956:	bf18      	it	ne
 8012958:	6059      	strne	r1, [r3, #4]
 801295a:	6863      	ldr	r3, [r4, #4]
 801295c:	bf08      	it	eq
 801295e:	6031      	streq	r1, [r6, #0]
 8012960:	5162      	str	r2, [r4, r5]
 8012962:	604b      	str	r3, [r1, #4]
 8012964:	4638      	mov	r0, r7
 8012966:	f104 060b 	add.w	r6, r4, #11
 801296a:	f000 ff63 	bl	8013834 <__malloc_unlock>
 801296e:	f026 0607 	bic.w	r6, r6, #7
 8012972:	1d23      	adds	r3, r4, #4
 8012974:	1af2      	subs	r2, r6, r3
 8012976:	d0b6      	beq.n	80128e6 <_malloc_r+0x22>
 8012978:	1b9b      	subs	r3, r3, r6
 801297a:	50a3      	str	r3, [r4, r2]
 801297c:	e7b3      	b.n	80128e6 <_malloc_r+0x22>
 801297e:	6862      	ldr	r2, [r4, #4]
 8012980:	42a3      	cmp	r3, r4
 8012982:	bf0c      	ite	eq
 8012984:	6032      	streq	r2, [r6, #0]
 8012986:	605a      	strne	r2, [r3, #4]
 8012988:	e7ec      	b.n	8012964 <_malloc_r+0xa0>
 801298a:	4623      	mov	r3, r4
 801298c:	6864      	ldr	r4, [r4, #4]
 801298e:	e7b2      	b.n	80128f6 <_malloc_r+0x32>
 8012990:	4634      	mov	r4, r6
 8012992:	6876      	ldr	r6, [r6, #4]
 8012994:	e7b9      	b.n	801290a <_malloc_r+0x46>
 8012996:	230c      	movs	r3, #12
 8012998:	603b      	str	r3, [r7, #0]
 801299a:	4638      	mov	r0, r7
 801299c:	f000 ff4a 	bl	8013834 <__malloc_unlock>
 80129a0:	e7a1      	b.n	80128e6 <_malloc_r+0x22>
 80129a2:	6025      	str	r5, [r4, #0]
 80129a4:	e7de      	b.n	8012964 <_malloc_r+0xa0>
 80129a6:	bf00      	nop
 80129a8:	20004b94 	.word	0x20004b94

080129ac <__sfputc_r>:
 80129ac:	6893      	ldr	r3, [r2, #8]
 80129ae:	3b01      	subs	r3, #1
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	b410      	push	{r4}
 80129b4:	6093      	str	r3, [r2, #8]
 80129b6:	da08      	bge.n	80129ca <__sfputc_r+0x1e>
 80129b8:	6994      	ldr	r4, [r2, #24]
 80129ba:	42a3      	cmp	r3, r4
 80129bc:	db01      	blt.n	80129c2 <__sfputc_r+0x16>
 80129be:	290a      	cmp	r1, #10
 80129c0:	d103      	bne.n	80129ca <__sfputc_r+0x1e>
 80129c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129c6:	f000 bd03 	b.w	80133d0 <__swbuf_r>
 80129ca:	6813      	ldr	r3, [r2, #0]
 80129cc:	1c58      	adds	r0, r3, #1
 80129ce:	6010      	str	r0, [r2, #0]
 80129d0:	7019      	strb	r1, [r3, #0]
 80129d2:	4608      	mov	r0, r1
 80129d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129d8:	4770      	bx	lr

080129da <__sfputs_r>:
 80129da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129dc:	4606      	mov	r6, r0
 80129de:	460f      	mov	r7, r1
 80129e0:	4614      	mov	r4, r2
 80129e2:	18d5      	adds	r5, r2, r3
 80129e4:	42ac      	cmp	r4, r5
 80129e6:	d101      	bne.n	80129ec <__sfputs_r+0x12>
 80129e8:	2000      	movs	r0, #0
 80129ea:	e007      	b.n	80129fc <__sfputs_r+0x22>
 80129ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129f0:	463a      	mov	r2, r7
 80129f2:	4630      	mov	r0, r6
 80129f4:	f7ff ffda 	bl	80129ac <__sfputc_r>
 80129f8:	1c43      	adds	r3, r0, #1
 80129fa:	d1f3      	bne.n	80129e4 <__sfputs_r+0xa>
 80129fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012a00 <_vfiprintf_r>:
 8012a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a04:	460d      	mov	r5, r1
 8012a06:	b09d      	sub	sp, #116	; 0x74
 8012a08:	4614      	mov	r4, r2
 8012a0a:	4698      	mov	r8, r3
 8012a0c:	4606      	mov	r6, r0
 8012a0e:	b118      	cbz	r0, 8012a18 <_vfiprintf_r+0x18>
 8012a10:	6983      	ldr	r3, [r0, #24]
 8012a12:	b90b      	cbnz	r3, 8012a18 <_vfiprintf_r+0x18>
 8012a14:	f7ff fe1e 	bl	8012654 <__sinit>
 8012a18:	4b89      	ldr	r3, [pc, #548]	; (8012c40 <_vfiprintf_r+0x240>)
 8012a1a:	429d      	cmp	r5, r3
 8012a1c:	d11b      	bne.n	8012a56 <_vfiprintf_r+0x56>
 8012a1e:	6875      	ldr	r5, [r6, #4]
 8012a20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012a22:	07d9      	lsls	r1, r3, #31
 8012a24:	d405      	bmi.n	8012a32 <_vfiprintf_r+0x32>
 8012a26:	89ab      	ldrh	r3, [r5, #12]
 8012a28:	059a      	lsls	r2, r3, #22
 8012a2a:	d402      	bmi.n	8012a32 <_vfiprintf_r+0x32>
 8012a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012a2e:	f7ff fee6 	bl	80127fe <__retarget_lock_acquire_recursive>
 8012a32:	89ab      	ldrh	r3, [r5, #12]
 8012a34:	071b      	lsls	r3, r3, #28
 8012a36:	d501      	bpl.n	8012a3c <_vfiprintf_r+0x3c>
 8012a38:	692b      	ldr	r3, [r5, #16]
 8012a3a:	b9eb      	cbnz	r3, 8012a78 <_vfiprintf_r+0x78>
 8012a3c:	4629      	mov	r1, r5
 8012a3e:	4630      	mov	r0, r6
 8012a40:	f000 fd2a 	bl	8013498 <__swsetup_r>
 8012a44:	b1c0      	cbz	r0, 8012a78 <_vfiprintf_r+0x78>
 8012a46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012a48:	07dc      	lsls	r4, r3, #31
 8012a4a:	d50e      	bpl.n	8012a6a <_vfiprintf_r+0x6a>
 8012a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8012a50:	b01d      	add	sp, #116	; 0x74
 8012a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a56:	4b7b      	ldr	r3, [pc, #492]	; (8012c44 <_vfiprintf_r+0x244>)
 8012a58:	429d      	cmp	r5, r3
 8012a5a:	d101      	bne.n	8012a60 <_vfiprintf_r+0x60>
 8012a5c:	68b5      	ldr	r5, [r6, #8]
 8012a5e:	e7df      	b.n	8012a20 <_vfiprintf_r+0x20>
 8012a60:	4b79      	ldr	r3, [pc, #484]	; (8012c48 <_vfiprintf_r+0x248>)
 8012a62:	429d      	cmp	r5, r3
 8012a64:	bf08      	it	eq
 8012a66:	68f5      	ldreq	r5, [r6, #12]
 8012a68:	e7da      	b.n	8012a20 <_vfiprintf_r+0x20>
 8012a6a:	89ab      	ldrh	r3, [r5, #12]
 8012a6c:	0598      	lsls	r0, r3, #22
 8012a6e:	d4ed      	bmi.n	8012a4c <_vfiprintf_r+0x4c>
 8012a70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012a72:	f7ff fec5 	bl	8012800 <__retarget_lock_release_recursive>
 8012a76:	e7e9      	b.n	8012a4c <_vfiprintf_r+0x4c>
 8012a78:	2300      	movs	r3, #0
 8012a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8012a7c:	2320      	movs	r3, #32
 8012a7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012a82:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a86:	2330      	movs	r3, #48	; 0x30
 8012a88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012c4c <_vfiprintf_r+0x24c>
 8012a8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012a90:	f04f 0901 	mov.w	r9, #1
 8012a94:	4623      	mov	r3, r4
 8012a96:	469a      	mov	sl, r3
 8012a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a9c:	b10a      	cbz	r2, 8012aa2 <_vfiprintf_r+0xa2>
 8012a9e:	2a25      	cmp	r2, #37	; 0x25
 8012aa0:	d1f9      	bne.n	8012a96 <_vfiprintf_r+0x96>
 8012aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8012aa6:	d00b      	beq.n	8012ac0 <_vfiprintf_r+0xc0>
 8012aa8:	465b      	mov	r3, fp
 8012aaa:	4622      	mov	r2, r4
 8012aac:	4629      	mov	r1, r5
 8012aae:	4630      	mov	r0, r6
 8012ab0:	f7ff ff93 	bl	80129da <__sfputs_r>
 8012ab4:	3001      	adds	r0, #1
 8012ab6:	f000 80aa 	beq.w	8012c0e <_vfiprintf_r+0x20e>
 8012aba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012abc:	445a      	add	r2, fp
 8012abe:	9209      	str	r2, [sp, #36]	; 0x24
 8012ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	f000 80a2 	beq.w	8012c0e <_vfiprintf_r+0x20e>
 8012aca:	2300      	movs	r3, #0
 8012acc:	f04f 32ff 	mov.w	r2, #4294967295
 8012ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012ad4:	f10a 0a01 	add.w	sl, sl, #1
 8012ad8:	9304      	str	r3, [sp, #16]
 8012ada:	9307      	str	r3, [sp, #28]
 8012adc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012ae0:	931a      	str	r3, [sp, #104]	; 0x68
 8012ae2:	4654      	mov	r4, sl
 8012ae4:	2205      	movs	r2, #5
 8012ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012aea:	4858      	ldr	r0, [pc, #352]	; (8012c4c <_vfiprintf_r+0x24c>)
 8012aec:	f7ed fb78 	bl	80001e0 <memchr>
 8012af0:	9a04      	ldr	r2, [sp, #16]
 8012af2:	b9d8      	cbnz	r0, 8012b2c <_vfiprintf_r+0x12c>
 8012af4:	06d1      	lsls	r1, r2, #27
 8012af6:	bf44      	itt	mi
 8012af8:	2320      	movmi	r3, #32
 8012afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012afe:	0713      	lsls	r3, r2, #28
 8012b00:	bf44      	itt	mi
 8012b02:	232b      	movmi	r3, #43	; 0x2b
 8012b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b08:	f89a 3000 	ldrb.w	r3, [sl]
 8012b0c:	2b2a      	cmp	r3, #42	; 0x2a
 8012b0e:	d015      	beq.n	8012b3c <_vfiprintf_r+0x13c>
 8012b10:	9a07      	ldr	r2, [sp, #28]
 8012b12:	4654      	mov	r4, sl
 8012b14:	2000      	movs	r0, #0
 8012b16:	f04f 0c0a 	mov.w	ip, #10
 8012b1a:	4621      	mov	r1, r4
 8012b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b20:	3b30      	subs	r3, #48	; 0x30
 8012b22:	2b09      	cmp	r3, #9
 8012b24:	d94e      	bls.n	8012bc4 <_vfiprintf_r+0x1c4>
 8012b26:	b1b0      	cbz	r0, 8012b56 <_vfiprintf_r+0x156>
 8012b28:	9207      	str	r2, [sp, #28]
 8012b2a:	e014      	b.n	8012b56 <_vfiprintf_r+0x156>
 8012b2c:	eba0 0308 	sub.w	r3, r0, r8
 8012b30:	fa09 f303 	lsl.w	r3, r9, r3
 8012b34:	4313      	orrs	r3, r2
 8012b36:	9304      	str	r3, [sp, #16]
 8012b38:	46a2      	mov	sl, r4
 8012b3a:	e7d2      	b.n	8012ae2 <_vfiprintf_r+0xe2>
 8012b3c:	9b03      	ldr	r3, [sp, #12]
 8012b3e:	1d19      	adds	r1, r3, #4
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	9103      	str	r1, [sp, #12]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	bfbb      	ittet	lt
 8012b48:	425b      	neglt	r3, r3
 8012b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8012b4e:	9307      	strge	r3, [sp, #28]
 8012b50:	9307      	strlt	r3, [sp, #28]
 8012b52:	bfb8      	it	lt
 8012b54:	9204      	strlt	r2, [sp, #16]
 8012b56:	7823      	ldrb	r3, [r4, #0]
 8012b58:	2b2e      	cmp	r3, #46	; 0x2e
 8012b5a:	d10c      	bne.n	8012b76 <_vfiprintf_r+0x176>
 8012b5c:	7863      	ldrb	r3, [r4, #1]
 8012b5e:	2b2a      	cmp	r3, #42	; 0x2a
 8012b60:	d135      	bne.n	8012bce <_vfiprintf_r+0x1ce>
 8012b62:	9b03      	ldr	r3, [sp, #12]
 8012b64:	1d1a      	adds	r2, r3, #4
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	9203      	str	r2, [sp, #12]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	bfb8      	it	lt
 8012b6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8012b72:	3402      	adds	r4, #2
 8012b74:	9305      	str	r3, [sp, #20]
 8012b76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012c5c <_vfiprintf_r+0x25c>
 8012b7a:	7821      	ldrb	r1, [r4, #0]
 8012b7c:	2203      	movs	r2, #3
 8012b7e:	4650      	mov	r0, sl
 8012b80:	f7ed fb2e 	bl	80001e0 <memchr>
 8012b84:	b140      	cbz	r0, 8012b98 <_vfiprintf_r+0x198>
 8012b86:	2340      	movs	r3, #64	; 0x40
 8012b88:	eba0 000a 	sub.w	r0, r0, sl
 8012b8c:	fa03 f000 	lsl.w	r0, r3, r0
 8012b90:	9b04      	ldr	r3, [sp, #16]
 8012b92:	4303      	orrs	r3, r0
 8012b94:	3401      	adds	r4, #1
 8012b96:	9304      	str	r3, [sp, #16]
 8012b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b9c:	482c      	ldr	r0, [pc, #176]	; (8012c50 <_vfiprintf_r+0x250>)
 8012b9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012ba2:	2206      	movs	r2, #6
 8012ba4:	f7ed fb1c 	bl	80001e0 <memchr>
 8012ba8:	2800      	cmp	r0, #0
 8012baa:	d03f      	beq.n	8012c2c <_vfiprintf_r+0x22c>
 8012bac:	4b29      	ldr	r3, [pc, #164]	; (8012c54 <_vfiprintf_r+0x254>)
 8012bae:	bb1b      	cbnz	r3, 8012bf8 <_vfiprintf_r+0x1f8>
 8012bb0:	9b03      	ldr	r3, [sp, #12]
 8012bb2:	3307      	adds	r3, #7
 8012bb4:	f023 0307 	bic.w	r3, r3, #7
 8012bb8:	3308      	adds	r3, #8
 8012bba:	9303      	str	r3, [sp, #12]
 8012bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bbe:	443b      	add	r3, r7
 8012bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8012bc2:	e767      	b.n	8012a94 <_vfiprintf_r+0x94>
 8012bc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8012bc8:	460c      	mov	r4, r1
 8012bca:	2001      	movs	r0, #1
 8012bcc:	e7a5      	b.n	8012b1a <_vfiprintf_r+0x11a>
 8012bce:	2300      	movs	r3, #0
 8012bd0:	3401      	adds	r4, #1
 8012bd2:	9305      	str	r3, [sp, #20]
 8012bd4:	4619      	mov	r1, r3
 8012bd6:	f04f 0c0a 	mov.w	ip, #10
 8012bda:	4620      	mov	r0, r4
 8012bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012be0:	3a30      	subs	r2, #48	; 0x30
 8012be2:	2a09      	cmp	r2, #9
 8012be4:	d903      	bls.n	8012bee <_vfiprintf_r+0x1ee>
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d0c5      	beq.n	8012b76 <_vfiprintf_r+0x176>
 8012bea:	9105      	str	r1, [sp, #20]
 8012bec:	e7c3      	b.n	8012b76 <_vfiprintf_r+0x176>
 8012bee:	fb0c 2101 	mla	r1, ip, r1, r2
 8012bf2:	4604      	mov	r4, r0
 8012bf4:	2301      	movs	r3, #1
 8012bf6:	e7f0      	b.n	8012bda <_vfiprintf_r+0x1da>
 8012bf8:	ab03      	add	r3, sp, #12
 8012bfa:	9300      	str	r3, [sp, #0]
 8012bfc:	462a      	mov	r2, r5
 8012bfe:	4b16      	ldr	r3, [pc, #88]	; (8012c58 <_vfiprintf_r+0x258>)
 8012c00:	a904      	add	r1, sp, #16
 8012c02:	4630      	mov	r0, r6
 8012c04:	f3af 8000 	nop.w
 8012c08:	4607      	mov	r7, r0
 8012c0a:	1c78      	adds	r0, r7, #1
 8012c0c:	d1d6      	bne.n	8012bbc <_vfiprintf_r+0x1bc>
 8012c0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012c10:	07d9      	lsls	r1, r3, #31
 8012c12:	d405      	bmi.n	8012c20 <_vfiprintf_r+0x220>
 8012c14:	89ab      	ldrh	r3, [r5, #12]
 8012c16:	059a      	lsls	r2, r3, #22
 8012c18:	d402      	bmi.n	8012c20 <_vfiprintf_r+0x220>
 8012c1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012c1c:	f7ff fdf0 	bl	8012800 <__retarget_lock_release_recursive>
 8012c20:	89ab      	ldrh	r3, [r5, #12]
 8012c22:	065b      	lsls	r3, r3, #25
 8012c24:	f53f af12 	bmi.w	8012a4c <_vfiprintf_r+0x4c>
 8012c28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012c2a:	e711      	b.n	8012a50 <_vfiprintf_r+0x50>
 8012c2c:	ab03      	add	r3, sp, #12
 8012c2e:	9300      	str	r3, [sp, #0]
 8012c30:	462a      	mov	r2, r5
 8012c32:	4b09      	ldr	r3, [pc, #36]	; (8012c58 <_vfiprintf_r+0x258>)
 8012c34:	a904      	add	r1, sp, #16
 8012c36:	4630      	mov	r0, r6
 8012c38:	f000 f880 	bl	8012d3c <_printf_i>
 8012c3c:	e7e4      	b.n	8012c08 <_vfiprintf_r+0x208>
 8012c3e:	bf00      	nop
 8012c40:	080159e4 	.word	0x080159e4
 8012c44:	08015a04 	.word	0x08015a04
 8012c48:	080159c4 	.word	0x080159c4
 8012c4c:	08015a28 	.word	0x08015a28
 8012c50:	08015a32 	.word	0x08015a32
 8012c54:	00000000 	.word	0x00000000
 8012c58:	080129db 	.word	0x080129db
 8012c5c:	08015a2e 	.word	0x08015a2e

08012c60 <_printf_common>:
 8012c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c64:	4616      	mov	r6, r2
 8012c66:	4699      	mov	r9, r3
 8012c68:	688a      	ldr	r2, [r1, #8]
 8012c6a:	690b      	ldr	r3, [r1, #16]
 8012c6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012c70:	4293      	cmp	r3, r2
 8012c72:	bfb8      	it	lt
 8012c74:	4613      	movlt	r3, r2
 8012c76:	6033      	str	r3, [r6, #0]
 8012c78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012c7c:	4607      	mov	r7, r0
 8012c7e:	460c      	mov	r4, r1
 8012c80:	b10a      	cbz	r2, 8012c86 <_printf_common+0x26>
 8012c82:	3301      	adds	r3, #1
 8012c84:	6033      	str	r3, [r6, #0]
 8012c86:	6823      	ldr	r3, [r4, #0]
 8012c88:	0699      	lsls	r1, r3, #26
 8012c8a:	bf42      	ittt	mi
 8012c8c:	6833      	ldrmi	r3, [r6, #0]
 8012c8e:	3302      	addmi	r3, #2
 8012c90:	6033      	strmi	r3, [r6, #0]
 8012c92:	6825      	ldr	r5, [r4, #0]
 8012c94:	f015 0506 	ands.w	r5, r5, #6
 8012c98:	d106      	bne.n	8012ca8 <_printf_common+0x48>
 8012c9a:	f104 0a19 	add.w	sl, r4, #25
 8012c9e:	68e3      	ldr	r3, [r4, #12]
 8012ca0:	6832      	ldr	r2, [r6, #0]
 8012ca2:	1a9b      	subs	r3, r3, r2
 8012ca4:	42ab      	cmp	r3, r5
 8012ca6:	dc26      	bgt.n	8012cf6 <_printf_common+0x96>
 8012ca8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012cac:	1e13      	subs	r3, r2, #0
 8012cae:	6822      	ldr	r2, [r4, #0]
 8012cb0:	bf18      	it	ne
 8012cb2:	2301      	movne	r3, #1
 8012cb4:	0692      	lsls	r2, r2, #26
 8012cb6:	d42b      	bmi.n	8012d10 <_printf_common+0xb0>
 8012cb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012cbc:	4649      	mov	r1, r9
 8012cbe:	4638      	mov	r0, r7
 8012cc0:	47c0      	blx	r8
 8012cc2:	3001      	adds	r0, #1
 8012cc4:	d01e      	beq.n	8012d04 <_printf_common+0xa4>
 8012cc6:	6823      	ldr	r3, [r4, #0]
 8012cc8:	68e5      	ldr	r5, [r4, #12]
 8012cca:	6832      	ldr	r2, [r6, #0]
 8012ccc:	f003 0306 	and.w	r3, r3, #6
 8012cd0:	2b04      	cmp	r3, #4
 8012cd2:	bf08      	it	eq
 8012cd4:	1aad      	subeq	r5, r5, r2
 8012cd6:	68a3      	ldr	r3, [r4, #8]
 8012cd8:	6922      	ldr	r2, [r4, #16]
 8012cda:	bf0c      	ite	eq
 8012cdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ce0:	2500      	movne	r5, #0
 8012ce2:	4293      	cmp	r3, r2
 8012ce4:	bfc4      	itt	gt
 8012ce6:	1a9b      	subgt	r3, r3, r2
 8012ce8:	18ed      	addgt	r5, r5, r3
 8012cea:	2600      	movs	r6, #0
 8012cec:	341a      	adds	r4, #26
 8012cee:	42b5      	cmp	r5, r6
 8012cf0:	d11a      	bne.n	8012d28 <_printf_common+0xc8>
 8012cf2:	2000      	movs	r0, #0
 8012cf4:	e008      	b.n	8012d08 <_printf_common+0xa8>
 8012cf6:	2301      	movs	r3, #1
 8012cf8:	4652      	mov	r2, sl
 8012cfa:	4649      	mov	r1, r9
 8012cfc:	4638      	mov	r0, r7
 8012cfe:	47c0      	blx	r8
 8012d00:	3001      	adds	r0, #1
 8012d02:	d103      	bne.n	8012d0c <_printf_common+0xac>
 8012d04:	f04f 30ff 	mov.w	r0, #4294967295
 8012d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d0c:	3501      	adds	r5, #1
 8012d0e:	e7c6      	b.n	8012c9e <_printf_common+0x3e>
 8012d10:	18e1      	adds	r1, r4, r3
 8012d12:	1c5a      	adds	r2, r3, #1
 8012d14:	2030      	movs	r0, #48	; 0x30
 8012d16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012d1a:	4422      	add	r2, r4
 8012d1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012d20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012d24:	3302      	adds	r3, #2
 8012d26:	e7c7      	b.n	8012cb8 <_printf_common+0x58>
 8012d28:	2301      	movs	r3, #1
 8012d2a:	4622      	mov	r2, r4
 8012d2c:	4649      	mov	r1, r9
 8012d2e:	4638      	mov	r0, r7
 8012d30:	47c0      	blx	r8
 8012d32:	3001      	adds	r0, #1
 8012d34:	d0e6      	beq.n	8012d04 <_printf_common+0xa4>
 8012d36:	3601      	adds	r6, #1
 8012d38:	e7d9      	b.n	8012cee <_printf_common+0x8e>
	...

08012d3c <_printf_i>:
 8012d3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d40:	7e0f      	ldrb	r7, [r1, #24]
 8012d42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012d44:	2f78      	cmp	r7, #120	; 0x78
 8012d46:	4691      	mov	r9, r2
 8012d48:	4680      	mov	r8, r0
 8012d4a:	460c      	mov	r4, r1
 8012d4c:	469a      	mov	sl, r3
 8012d4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012d52:	d807      	bhi.n	8012d64 <_printf_i+0x28>
 8012d54:	2f62      	cmp	r7, #98	; 0x62
 8012d56:	d80a      	bhi.n	8012d6e <_printf_i+0x32>
 8012d58:	2f00      	cmp	r7, #0
 8012d5a:	f000 80d8 	beq.w	8012f0e <_printf_i+0x1d2>
 8012d5e:	2f58      	cmp	r7, #88	; 0x58
 8012d60:	f000 80a3 	beq.w	8012eaa <_printf_i+0x16e>
 8012d64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012d68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012d6c:	e03a      	b.n	8012de4 <_printf_i+0xa8>
 8012d6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012d72:	2b15      	cmp	r3, #21
 8012d74:	d8f6      	bhi.n	8012d64 <_printf_i+0x28>
 8012d76:	a101      	add	r1, pc, #4	; (adr r1, 8012d7c <_printf_i+0x40>)
 8012d78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012d7c:	08012dd5 	.word	0x08012dd5
 8012d80:	08012de9 	.word	0x08012de9
 8012d84:	08012d65 	.word	0x08012d65
 8012d88:	08012d65 	.word	0x08012d65
 8012d8c:	08012d65 	.word	0x08012d65
 8012d90:	08012d65 	.word	0x08012d65
 8012d94:	08012de9 	.word	0x08012de9
 8012d98:	08012d65 	.word	0x08012d65
 8012d9c:	08012d65 	.word	0x08012d65
 8012da0:	08012d65 	.word	0x08012d65
 8012da4:	08012d65 	.word	0x08012d65
 8012da8:	08012ef5 	.word	0x08012ef5
 8012dac:	08012e19 	.word	0x08012e19
 8012db0:	08012ed7 	.word	0x08012ed7
 8012db4:	08012d65 	.word	0x08012d65
 8012db8:	08012d65 	.word	0x08012d65
 8012dbc:	08012f17 	.word	0x08012f17
 8012dc0:	08012d65 	.word	0x08012d65
 8012dc4:	08012e19 	.word	0x08012e19
 8012dc8:	08012d65 	.word	0x08012d65
 8012dcc:	08012d65 	.word	0x08012d65
 8012dd0:	08012edf 	.word	0x08012edf
 8012dd4:	682b      	ldr	r3, [r5, #0]
 8012dd6:	1d1a      	adds	r2, r3, #4
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	602a      	str	r2, [r5, #0]
 8012ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012de0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012de4:	2301      	movs	r3, #1
 8012de6:	e0a3      	b.n	8012f30 <_printf_i+0x1f4>
 8012de8:	6820      	ldr	r0, [r4, #0]
 8012dea:	6829      	ldr	r1, [r5, #0]
 8012dec:	0606      	lsls	r6, r0, #24
 8012dee:	f101 0304 	add.w	r3, r1, #4
 8012df2:	d50a      	bpl.n	8012e0a <_printf_i+0xce>
 8012df4:	680e      	ldr	r6, [r1, #0]
 8012df6:	602b      	str	r3, [r5, #0]
 8012df8:	2e00      	cmp	r6, #0
 8012dfa:	da03      	bge.n	8012e04 <_printf_i+0xc8>
 8012dfc:	232d      	movs	r3, #45	; 0x2d
 8012dfe:	4276      	negs	r6, r6
 8012e00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012e04:	485e      	ldr	r0, [pc, #376]	; (8012f80 <_printf_i+0x244>)
 8012e06:	230a      	movs	r3, #10
 8012e08:	e019      	b.n	8012e3e <_printf_i+0x102>
 8012e0a:	680e      	ldr	r6, [r1, #0]
 8012e0c:	602b      	str	r3, [r5, #0]
 8012e0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012e12:	bf18      	it	ne
 8012e14:	b236      	sxthne	r6, r6
 8012e16:	e7ef      	b.n	8012df8 <_printf_i+0xbc>
 8012e18:	682b      	ldr	r3, [r5, #0]
 8012e1a:	6820      	ldr	r0, [r4, #0]
 8012e1c:	1d19      	adds	r1, r3, #4
 8012e1e:	6029      	str	r1, [r5, #0]
 8012e20:	0601      	lsls	r1, r0, #24
 8012e22:	d501      	bpl.n	8012e28 <_printf_i+0xec>
 8012e24:	681e      	ldr	r6, [r3, #0]
 8012e26:	e002      	b.n	8012e2e <_printf_i+0xf2>
 8012e28:	0646      	lsls	r6, r0, #25
 8012e2a:	d5fb      	bpl.n	8012e24 <_printf_i+0xe8>
 8012e2c:	881e      	ldrh	r6, [r3, #0]
 8012e2e:	4854      	ldr	r0, [pc, #336]	; (8012f80 <_printf_i+0x244>)
 8012e30:	2f6f      	cmp	r7, #111	; 0x6f
 8012e32:	bf0c      	ite	eq
 8012e34:	2308      	moveq	r3, #8
 8012e36:	230a      	movne	r3, #10
 8012e38:	2100      	movs	r1, #0
 8012e3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012e3e:	6865      	ldr	r5, [r4, #4]
 8012e40:	60a5      	str	r5, [r4, #8]
 8012e42:	2d00      	cmp	r5, #0
 8012e44:	bfa2      	ittt	ge
 8012e46:	6821      	ldrge	r1, [r4, #0]
 8012e48:	f021 0104 	bicge.w	r1, r1, #4
 8012e4c:	6021      	strge	r1, [r4, #0]
 8012e4e:	b90e      	cbnz	r6, 8012e54 <_printf_i+0x118>
 8012e50:	2d00      	cmp	r5, #0
 8012e52:	d04d      	beq.n	8012ef0 <_printf_i+0x1b4>
 8012e54:	4615      	mov	r5, r2
 8012e56:	fbb6 f1f3 	udiv	r1, r6, r3
 8012e5a:	fb03 6711 	mls	r7, r3, r1, r6
 8012e5e:	5dc7      	ldrb	r7, [r0, r7]
 8012e60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012e64:	4637      	mov	r7, r6
 8012e66:	42bb      	cmp	r3, r7
 8012e68:	460e      	mov	r6, r1
 8012e6a:	d9f4      	bls.n	8012e56 <_printf_i+0x11a>
 8012e6c:	2b08      	cmp	r3, #8
 8012e6e:	d10b      	bne.n	8012e88 <_printf_i+0x14c>
 8012e70:	6823      	ldr	r3, [r4, #0]
 8012e72:	07de      	lsls	r6, r3, #31
 8012e74:	d508      	bpl.n	8012e88 <_printf_i+0x14c>
 8012e76:	6923      	ldr	r3, [r4, #16]
 8012e78:	6861      	ldr	r1, [r4, #4]
 8012e7a:	4299      	cmp	r1, r3
 8012e7c:	bfde      	ittt	le
 8012e7e:	2330      	movle	r3, #48	; 0x30
 8012e80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012e84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012e88:	1b52      	subs	r2, r2, r5
 8012e8a:	6122      	str	r2, [r4, #16]
 8012e8c:	f8cd a000 	str.w	sl, [sp]
 8012e90:	464b      	mov	r3, r9
 8012e92:	aa03      	add	r2, sp, #12
 8012e94:	4621      	mov	r1, r4
 8012e96:	4640      	mov	r0, r8
 8012e98:	f7ff fee2 	bl	8012c60 <_printf_common>
 8012e9c:	3001      	adds	r0, #1
 8012e9e:	d14c      	bne.n	8012f3a <_printf_i+0x1fe>
 8012ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ea4:	b004      	add	sp, #16
 8012ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012eaa:	4835      	ldr	r0, [pc, #212]	; (8012f80 <_printf_i+0x244>)
 8012eac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8012eb0:	6829      	ldr	r1, [r5, #0]
 8012eb2:	6823      	ldr	r3, [r4, #0]
 8012eb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8012eb8:	6029      	str	r1, [r5, #0]
 8012eba:	061d      	lsls	r5, r3, #24
 8012ebc:	d514      	bpl.n	8012ee8 <_printf_i+0x1ac>
 8012ebe:	07df      	lsls	r7, r3, #31
 8012ec0:	bf44      	itt	mi
 8012ec2:	f043 0320 	orrmi.w	r3, r3, #32
 8012ec6:	6023      	strmi	r3, [r4, #0]
 8012ec8:	b91e      	cbnz	r6, 8012ed2 <_printf_i+0x196>
 8012eca:	6823      	ldr	r3, [r4, #0]
 8012ecc:	f023 0320 	bic.w	r3, r3, #32
 8012ed0:	6023      	str	r3, [r4, #0]
 8012ed2:	2310      	movs	r3, #16
 8012ed4:	e7b0      	b.n	8012e38 <_printf_i+0xfc>
 8012ed6:	6823      	ldr	r3, [r4, #0]
 8012ed8:	f043 0320 	orr.w	r3, r3, #32
 8012edc:	6023      	str	r3, [r4, #0]
 8012ede:	2378      	movs	r3, #120	; 0x78
 8012ee0:	4828      	ldr	r0, [pc, #160]	; (8012f84 <_printf_i+0x248>)
 8012ee2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012ee6:	e7e3      	b.n	8012eb0 <_printf_i+0x174>
 8012ee8:	0659      	lsls	r1, r3, #25
 8012eea:	bf48      	it	mi
 8012eec:	b2b6      	uxthmi	r6, r6
 8012eee:	e7e6      	b.n	8012ebe <_printf_i+0x182>
 8012ef0:	4615      	mov	r5, r2
 8012ef2:	e7bb      	b.n	8012e6c <_printf_i+0x130>
 8012ef4:	682b      	ldr	r3, [r5, #0]
 8012ef6:	6826      	ldr	r6, [r4, #0]
 8012ef8:	6961      	ldr	r1, [r4, #20]
 8012efa:	1d18      	adds	r0, r3, #4
 8012efc:	6028      	str	r0, [r5, #0]
 8012efe:	0635      	lsls	r5, r6, #24
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	d501      	bpl.n	8012f08 <_printf_i+0x1cc>
 8012f04:	6019      	str	r1, [r3, #0]
 8012f06:	e002      	b.n	8012f0e <_printf_i+0x1d2>
 8012f08:	0670      	lsls	r0, r6, #25
 8012f0a:	d5fb      	bpl.n	8012f04 <_printf_i+0x1c8>
 8012f0c:	8019      	strh	r1, [r3, #0]
 8012f0e:	2300      	movs	r3, #0
 8012f10:	6123      	str	r3, [r4, #16]
 8012f12:	4615      	mov	r5, r2
 8012f14:	e7ba      	b.n	8012e8c <_printf_i+0x150>
 8012f16:	682b      	ldr	r3, [r5, #0]
 8012f18:	1d1a      	adds	r2, r3, #4
 8012f1a:	602a      	str	r2, [r5, #0]
 8012f1c:	681d      	ldr	r5, [r3, #0]
 8012f1e:	6862      	ldr	r2, [r4, #4]
 8012f20:	2100      	movs	r1, #0
 8012f22:	4628      	mov	r0, r5
 8012f24:	f7ed f95c 	bl	80001e0 <memchr>
 8012f28:	b108      	cbz	r0, 8012f2e <_printf_i+0x1f2>
 8012f2a:	1b40      	subs	r0, r0, r5
 8012f2c:	6060      	str	r0, [r4, #4]
 8012f2e:	6863      	ldr	r3, [r4, #4]
 8012f30:	6123      	str	r3, [r4, #16]
 8012f32:	2300      	movs	r3, #0
 8012f34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012f38:	e7a8      	b.n	8012e8c <_printf_i+0x150>
 8012f3a:	6923      	ldr	r3, [r4, #16]
 8012f3c:	462a      	mov	r2, r5
 8012f3e:	4649      	mov	r1, r9
 8012f40:	4640      	mov	r0, r8
 8012f42:	47d0      	blx	sl
 8012f44:	3001      	adds	r0, #1
 8012f46:	d0ab      	beq.n	8012ea0 <_printf_i+0x164>
 8012f48:	6823      	ldr	r3, [r4, #0]
 8012f4a:	079b      	lsls	r3, r3, #30
 8012f4c:	d413      	bmi.n	8012f76 <_printf_i+0x23a>
 8012f4e:	68e0      	ldr	r0, [r4, #12]
 8012f50:	9b03      	ldr	r3, [sp, #12]
 8012f52:	4298      	cmp	r0, r3
 8012f54:	bfb8      	it	lt
 8012f56:	4618      	movlt	r0, r3
 8012f58:	e7a4      	b.n	8012ea4 <_printf_i+0x168>
 8012f5a:	2301      	movs	r3, #1
 8012f5c:	4632      	mov	r2, r6
 8012f5e:	4649      	mov	r1, r9
 8012f60:	4640      	mov	r0, r8
 8012f62:	47d0      	blx	sl
 8012f64:	3001      	adds	r0, #1
 8012f66:	d09b      	beq.n	8012ea0 <_printf_i+0x164>
 8012f68:	3501      	adds	r5, #1
 8012f6a:	68e3      	ldr	r3, [r4, #12]
 8012f6c:	9903      	ldr	r1, [sp, #12]
 8012f6e:	1a5b      	subs	r3, r3, r1
 8012f70:	42ab      	cmp	r3, r5
 8012f72:	dcf2      	bgt.n	8012f5a <_printf_i+0x21e>
 8012f74:	e7eb      	b.n	8012f4e <_printf_i+0x212>
 8012f76:	2500      	movs	r5, #0
 8012f78:	f104 0619 	add.w	r6, r4, #25
 8012f7c:	e7f5      	b.n	8012f6a <_printf_i+0x22e>
 8012f7e:	bf00      	nop
 8012f80:	08015a39 	.word	0x08015a39
 8012f84:	08015a4a 	.word	0x08015a4a

08012f88 <iprintf>:
 8012f88:	b40f      	push	{r0, r1, r2, r3}
 8012f8a:	4b0a      	ldr	r3, [pc, #40]	; (8012fb4 <iprintf+0x2c>)
 8012f8c:	b513      	push	{r0, r1, r4, lr}
 8012f8e:	681c      	ldr	r4, [r3, #0]
 8012f90:	b124      	cbz	r4, 8012f9c <iprintf+0x14>
 8012f92:	69a3      	ldr	r3, [r4, #24]
 8012f94:	b913      	cbnz	r3, 8012f9c <iprintf+0x14>
 8012f96:	4620      	mov	r0, r4
 8012f98:	f7ff fb5c 	bl	8012654 <__sinit>
 8012f9c:	ab05      	add	r3, sp, #20
 8012f9e:	9a04      	ldr	r2, [sp, #16]
 8012fa0:	68a1      	ldr	r1, [r4, #8]
 8012fa2:	9301      	str	r3, [sp, #4]
 8012fa4:	4620      	mov	r0, r4
 8012fa6:	f7ff fd2b 	bl	8012a00 <_vfiprintf_r>
 8012faa:	b002      	add	sp, #8
 8012fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fb0:	b004      	add	sp, #16
 8012fb2:	4770      	bx	lr
 8012fb4:	20000054 	.word	0x20000054

08012fb8 <_puts_r>:
 8012fb8:	b570      	push	{r4, r5, r6, lr}
 8012fba:	460e      	mov	r6, r1
 8012fbc:	4605      	mov	r5, r0
 8012fbe:	b118      	cbz	r0, 8012fc8 <_puts_r+0x10>
 8012fc0:	6983      	ldr	r3, [r0, #24]
 8012fc2:	b90b      	cbnz	r3, 8012fc8 <_puts_r+0x10>
 8012fc4:	f7ff fb46 	bl	8012654 <__sinit>
 8012fc8:	69ab      	ldr	r3, [r5, #24]
 8012fca:	68ac      	ldr	r4, [r5, #8]
 8012fcc:	b913      	cbnz	r3, 8012fd4 <_puts_r+0x1c>
 8012fce:	4628      	mov	r0, r5
 8012fd0:	f7ff fb40 	bl	8012654 <__sinit>
 8012fd4:	4b2c      	ldr	r3, [pc, #176]	; (8013088 <_puts_r+0xd0>)
 8012fd6:	429c      	cmp	r4, r3
 8012fd8:	d120      	bne.n	801301c <_puts_r+0x64>
 8012fda:	686c      	ldr	r4, [r5, #4]
 8012fdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012fde:	07db      	lsls	r3, r3, #31
 8012fe0:	d405      	bmi.n	8012fee <_puts_r+0x36>
 8012fe2:	89a3      	ldrh	r3, [r4, #12]
 8012fe4:	0598      	lsls	r0, r3, #22
 8012fe6:	d402      	bmi.n	8012fee <_puts_r+0x36>
 8012fe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012fea:	f7ff fc08 	bl	80127fe <__retarget_lock_acquire_recursive>
 8012fee:	89a3      	ldrh	r3, [r4, #12]
 8012ff0:	0719      	lsls	r1, r3, #28
 8012ff2:	d51d      	bpl.n	8013030 <_puts_r+0x78>
 8012ff4:	6923      	ldr	r3, [r4, #16]
 8012ff6:	b1db      	cbz	r3, 8013030 <_puts_r+0x78>
 8012ff8:	3e01      	subs	r6, #1
 8012ffa:	68a3      	ldr	r3, [r4, #8]
 8012ffc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013000:	3b01      	subs	r3, #1
 8013002:	60a3      	str	r3, [r4, #8]
 8013004:	bb39      	cbnz	r1, 8013056 <_puts_r+0x9e>
 8013006:	2b00      	cmp	r3, #0
 8013008:	da38      	bge.n	801307c <_puts_r+0xc4>
 801300a:	4622      	mov	r2, r4
 801300c:	210a      	movs	r1, #10
 801300e:	4628      	mov	r0, r5
 8013010:	f000 f9de 	bl	80133d0 <__swbuf_r>
 8013014:	3001      	adds	r0, #1
 8013016:	d011      	beq.n	801303c <_puts_r+0x84>
 8013018:	250a      	movs	r5, #10
 801301a:	e011      	b.n	8013040 <_puts_r+0x88>
 801301c:	4b1b      	ldr	r3, [pc, #108]	; (801308c <_puts_r+0xd4>)
 801301e:	429c      	cmp	r4, r3
 8013020:	d101      	bne.n	8013026 <_puts_r+0x6e>
 8013022:	68ac      	ldr	r4, [r5, #8]
 8013024:	e7da      	b.n	8012fdc <_puts_r+0x24>
 8013026:	4b1a      	ldr	r3, [pc, #104]	; (8013090 <_puts_r+0xd8>)
 8013028:	429c      	cmp	r4, r3
 801302a:	bf08      	it	eq
 801302c:	68ec      	ldreq	r4, [r5, #12]
 801302e:	e7d5      	b.n	8012fdc <_puts_r+0x24>
 8013030:	4621      	mov	r1, r4
 8013032:	4628      	mov	r0, r5
 8013034:	f000 fa30 	bl	8013498 <__swsetup_r>
 8013038:	2800      	cmp	r0, #0
 801303a:	d0dd      	beq.n	8012ff8 <_puts_r+0x40>
 801303c:	f04f 35ff 	mov.w	r5, #4294967295
 8013040:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013042:	07da      	lsls	r2, r3, #31
 8013044:	d405      	bmi.n	8013052 <_puts_r+0x9a>
 8013046:	89a3      	ldrh	r3, [r4, #12]
 8013048:	059b      	lsls	r3, r3, #22
 801304a:	d402      	bmi.n	8013052 <_puts_r+0x9a>
 801304c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801304e:	f7ff fbd7 	bl	8012800 <__retarget_lock_release_recursive>
 8013052:	4628      	mov	r0, r5
 8013054:	bd70      	pop	{r4, r5, r6, pc}
 8013056:	2b00      	cmp	r3, #0
 8013058:	da04      	bge.n	8013064 <_puts_r+0xac>
 801305a:	69a2      	ldr	r2, [r4, #24]
 801305c:	429a      	cmp	r2, r3
 801305e:	dc06      	bgt.n	801306e <_puts_r+0xb6>
 8013060:	290a      	cmp	r1, #10
 8013062:	d004      	beq.n	801306e <_puts_r+0xb6>
 8013064:	6823      	ldr	r3, [r4, #0]
 8013066:	1c5a      	adds	r2, r3, #1
 8013068:	6022      	str	r2, [r4, #0]
 801306a:	7019      	strb	r1, [r3, #0]
 801306c:	e7c5      	b.n	8012ffa <_puts_r+0x42>
 801306e:	4622      	mov	r2, r4
 8013070:	4628      	mov	r0, r5
 8013072:	f000 f9ad 	bl	80133d0 <__swbuf_r>
 8013076:	3001      	adds	r0, #1
 8013078:	d1bf      	bne.n	8012ffa <_puts_r+0x42>
 801307a:	e7df      	b.n	801303c <_puts_r+0x84>
 801307c:	6823      	ldr	r3, [r4, #0]
 801307e:	250a      	movs	r5, #10
 8013080:	1c5a      	adds	r2, r3, #1
 8013082:	6022      	str	r2, [r4, #0]
 8013084:	701d      	strb	r5, [r3, #0]
 8013086:	e7db      	b.n	8013040 <_puts_r+0x88>
 8013088:	080159e4 	.word	0x080159e4
 801308c:	08015a04 	.word	0x08015a04
 8013090:	080159c4 	.word	0x080159c4

08013094 <puts>:
 8013094:	4b02      	ldr	r3, [pc, #8]	; (80130a0 <puts+0xc>)
 8013096:	4601      	mov	r1, r0
 8013098:	6818      	ldr	r0, [r3, #0]
 801309a:	f7ff bf8d 	b.w	8012fb8 <_puts_r>
 801309e:	bf00      	nop
 80130a0:	20000054 	.word	0x20000054

080130a4 <cleanup_glue>:
 80130a4:	b538      	push	{r3, r4, r5, lr}
 80130a6:	460c      	mov	r4, r1
 80130a8:	6809      	ldr	r1, [r1, #0]
 80130aa:	4605      	mov	r5, r0
 80130ac:	b109      	cbz	r1, 80130b2 <cleanup_glue+0xe>
 80130ae:	f7ff fff9 	bl	80130a4 <cleanup_glue>
 80130b2:	4621      	mov	r1, r4
 80130b4:	4628      	mov	r0, r5
 80130b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130ba:	f000 bbc1 	b.w	8013840 <_free_r>
	...

080130c0 <_reclaim_reent>:
 80130c0:	4b2c      	ldr	r3, [pc, #176]	; (8013174 <_reclaim_reent+0xb4>)
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	4283      	cmp	r3, r0
 80130c6:	b570      	push	{r4, r5, r6, lr}
 80130c8:	4604      	mov	r4, r0
 80130ca:	d051      	beq.n	8013170 <_reclaim_reent+0xb0>
 80130cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80130ce:	b143      	cbz	r3, 80130e2 <_reclaim_reent+0x22>
 80130d0:	68db      	ldr	r3, [r3, #12]
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d14a      	bne.n	801316c <_reclaim_reent+0xac>
 80130d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130d8:	6819      	ldr	r1, [r3, #0]
 80130da:	b111      	cbz	r1, 80130e2 <_reclaim_reent+0x22>
 80130dc:	4620      	mov	r0, r4
 80130de:	f000 fbaf 	bl	8013840 <_free_r>
 80130e2:	6961      	ldr	r1, [r4, #20]
 80130e4:	b111      	cbz	r1, 80130ec <_reclaim_reent+0x2c>
 80130e6:	4620      	mov	r0, r4
 80130e8:	f000 fbaa 	bl	8013840 <_free_r>
 80130ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80130ee:	b111      	cbz	r1, 80130f6 <_reclaim_reent+0x36>
 80130f0:	4620      	mov	r0, r4
 80130f2:	f000 fba5 	bl	8013840 <_free_r>
 80130f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80130f8:	b111      	cbz	r1, 8013100 <_reclaim_reent+0x40>
 80130fa:	4620      	mov	r0, r4
 80130fc:	f000 fba0 	bl	8013840 <_free_r>
 8013100:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013102:	b111      	cbz	r1, 801310a <_reclaim_reent+0x4a>
 8013104:	4620      	mov	r0, r4
 8013106:	f000 fb9b 	bl	8013840 <_free_r>
 801310a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801310c:	b111      	cbz	r1, 8013114 <_reclaim_reent+0x54>
 801310e:	4620      	mov	r0, r4
 8013110:	f000 fb96 	bl	8013840 <_free_r>
 8013114:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8013116:	b111      	cbz	r1, 801311e <_reclaim_reent+0x5e>
 8013118:	4620      	mov	r0, r4
 801311a:	f000 fb91 	bl	8013840 <_free_r>
 801311e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013120:	b111      	cbz	r1, 8013128 <_reclaim_reent+0x68>
 8013122:	4620      	mov	r0, r4
 8013124:	f000 fb8c 	bl	8013840 <_free_r>
 8013128:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801312a:	b111      	cbz	r1, 8013132 <_reclaim_reent+0x72>
 801312c:	4620      	mov	r0, r4
 801312e:	f000 fb87 	bl	8013840 <_free_r>
 8013132:	69a3      	ldr	r3, [r4, #24]
 8013134:	b1e3      	cbz	r3, 8013170 <_reclaim_reent+0xb0>
 8013136:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013138:	4620      	mov	r0, r4
 801313a:	4798      	blx	r3
 801313c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801313e:	b1b9      	cbz	r1, 8013170 <_reclaim_reent+0xb0>
 8013140:	4620      	mov	r0, r4
 8013142:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013146:	f7ff bfad 	b.w	80130a4 <cleanup_glue>
 801314a:	5949      	ldr	r1, [r1, r5]
 801314c:	b941      	cbnz	r1, 8013160 <_reclaim_reent+0xa0>
 801314e:	3504      	adds	r5, #4
 8013150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013152:	2d80      	cmp	r5, #128	; 0x80
 8013154:	68d9      	ldr	r1, [r3, #12]
 8013156:	d1f8      	bne.n	801314a <_reclaim_reent+0x8a>
 8013158:	4620      	mov	r0, r4
 801315a:	f000 fb71 	bl	8013840 <_free_r>
 801315e:	e7ba      	b.n	80130d6 <_reclaim_reent+0x16>
 8013160:	680e      	ldr	r6, [r1, #0]
 8013162:	4620      	mov	r0, r4
 8013164:	f000 fb6c 	bl	8013840 <_free_r>
 8013168:	4631      	mov	r1, r6
 801316a:	e7ef      	b.n	801314c <_reclaim_reent+0x8c>
 801316c:	2500      	movs	r5, #0
 801316e:	e7ef      	b.n	8013150 <_reclaim_reent+0x90>
 8013170:	bd70      	pop	{r4, r5, r6, pc}
 8013172:	bf00      	nop
 8013174:	20000054 	.word	0x20000054

08013178 <_sbrk_r>:
 8013178:	b538      	push	{r3, r4, r5, lr}
 801317a:	4d06      	ldr	r5, [pc, #24]	; (8013194 <_sbrk_r+0x1c>)
 801317c:	2300      	movs	r3, #0
 801317e:	4604      	mov	r4, r0
 8013180:	4608      	mov	r0, r1
 8013182:	602b      	str	r3, [r5, #0]
 8013184:	f7ef fada 	bl	800273c <_sbrk>
 8013188:	1c43      	adds	r3, r0, #1
 801318a:	d102      	bne.n	8013192 <_sbrk_r+0x1a>
 801318c:	682b      	ldr	r3, [r5, #0]
 801318e:	b103      	cbz	r3, 8013192 <_sbrk_r+0x1a>
 8013190:	6023      	str	r3, [r4, #0]
 8013192:	bd38      	pop	{r3, r4, r5, pc}
 8013194:	20004b9c 	.word	0x20004b9c

08013198 <sniprintf>:
 8013198:	b40c      	push	{r2, r3}
 801319a:	b530      	push	{r4, r5, lr}
 801319c:	4b17      	ldr	r3, [pc, #92]	; (80131fc <sniprintf+0x64>)
 801319e:	1e0c      	subs	r4, r1, #0
 80131a0:	681d      	ldr	r5, [r3, #0]
 80131a2:	b09d      	sub	sp, #116	; 0x74
 80131a4:	da08      	bge.n	80131b8 <sniprintf+0x20>
 80131a6:	238b      	movs	r3, #139	; 0x8b
 80131a8:	602b      	str	r3, [r5, #0]
 80131aa:	f04f 30ff 	mov.w	r0, #4294967295
 80131ae:	b01d      	add	sp, #116	; 0x74
 80131b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80131b4:	b002      	add	sp, #8
 80131b6:	4770      	bx	lr
 80131b8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80131bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80131c0:	bf14      	ite	ne
 80131c2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80131c6:	4623      	moveq	r3, r4
 80131c8:	9304      	str	r3, [sp, #16]
 80131ca:	9307      	str	r3, [sp, #28]
 80131cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80131d0:	9002      	str	r0, [sp, #8]
 80131d2:	9006      	str	r0, [sp, #24]
 80131d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80131d8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80131da:	ab21      	add	r3, sp, #132	; 0x84
 80131dc:	a902      	add	r1, sp, #8
 80131de:	4628      	mov	r0, r5
 80131e0:	9301      	str	r3, [sp, #4]
 80131e2:	f000 fc03 	bl	80139ec <_svfiprintf_r>
 80131e6:	1c43      	adds	r3, r0, #1
 80131e8:	bfbc      	itt	lt
 80131ea:	238b      	movlt	r3, #139	; 0x8b
 80131ec:	602b      	strlt	r3, [r5, #0]
 80131ee:	2c00      	cmp	r4, #0
 80131f0:	d0dd      	beq.n	80131ae <sniprintf+0x16>
 80131f2:	9b02      	ldr	r3, [sp, #8]
 80131f4:	2200      	movs	r2, #0
 80131f6:	701a      	strb	r2, [r3, #0]
 80131f8:	e7d9      	b.n	80131ae <sniprintf+0x16>
 80131fa:	bf00      	nop
 80131fc:	20000054 	.word	0x20000054

08013200 <siprintf>:
 8013200:	b40e      	push	{r1, r2, r3}
 8013202:	b500      	push	{lr}
 8013204:	b09c      	sub	sp, #112	; 0x70
 8013206:	ab1d      	add	r3, sp, #116	; 0x74
 8013208:	9002      	str	r0, [sp, #8]
 801320a:	9006      	str	r0, [sp, #24]
 801320c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013210:	4809      	ldr	r0, [pc, #36]	; (8013238 <siprintf+0x38>)
 8013212:	9107      	str	r1, [sp, #28]
 8013214:	9104      	str	r1, [sp, #16]
 8013216:	4909      	ldr	r1, [pc, #36]	; (801323c <siprintf+0x3c>)
 8013218:	f853 2b04 	ldr.w	r2, [r3], #4
 801321c:	9105      	str	r1, [sp, #20]
 801321e:	6800      	ldr	r0, [r0, #0]
 8013220:	9301      	str	r3, [sp, #4]
 8013222:	a902      	add	r1, sp, #8
 8013224:	f000 fbe2 	bl	80139ec <_svfiprintf_r>
 8013228:	9b02      	ldr	r3, [sp, #8]
 801322a:	2200      	movs	r2, #0
 801322c:	701a      	strb	r2, [r3, #0]
 801322e:	b01c      	add	sp, #112	; 0x70
 8013230:	f85d eb04 	ldr.w	lr, [sp], #4
 8013234:	b003      	add	sp, #12
 8013236:	4770      	bx	lr
 8013238:	20000054 	.word	0x20000054
 801323c:	ffff0208 	.word	0xffff0208

08013240 <__sread>:
 8013240:	b510      	push	{r4, lr}
 8013242:	460c      	mov	r4, r1
 8013244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013248:	f000 fcd0 	bl	8013bec <_read_r>
 801324c:	2800      	cmp	r0, #0
 801324e:	bfab      	itete	ge
 8013250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013252:	89a3      	ldrhlt	r3, [r4, #12]
 8013254:	181b      	addge	r3, r3, r0
 8013256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801325a:	bfac      	ite	ge
 801325c:	6563      	strge	r3, [r4, #84]	; 0x54
 801325e:	81a3      	strhlt	r3, [r4, #12]
 8013260:	bd10      	pop	{r4, pc}

08013262 <__swrite>:
 8013262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013266:	461f      	mov	r7, r3
 8013268:	898b      	ldrh	r3, [r1, #12]
 801326a:	05db      	lsls	r3, r3, #23
 801326c:	4605      	mov	r5, r0
 801326e:	460c      	mov	r4, r1
 8013270:	4616      	mov	r6, r2
 8013272:	d505      	bpl.n	8013280 <__swrite+0x1e>
 8013274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013278:	2302      	movs	r3, #2
 801327a:	2200      	movs	r2, #0
 801327c:	f000 fa54 	bl	8013728 <_lseek_r>
 8013280:	89a3      	ldrh	r3, [r4, #12]
 8013282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801328a:	81a3      	strh	r3, [r4, #12]
 801328c:	4632      	mov	r2, r6
 801328e:	463b      	mov	r3, r7
 8013290:	4628      	mov	r0, r5
 8013292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013296:	f000 b8ed 	b.w	8013474 <_write_r>

0801329a <__sseek>:
 801329a:	b510      	push	{r4, lr}
 801329c:	460c      	mov	r4, r1
 801329e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132a2:	f000 fa41 	bl	8013728 <_lseek_r>
 80132a6:	1c43      	adds	r3, r0, #1
 80132a8:	89a3      	ldrh	r3, [r4, #12]
 80132aa:	bf15      	itete	ne
 80132ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80132ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80132b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80132b6:	81a3      	strheq	r3, [r4, #12]
 80132b8:	bf18      	it	ne
 80132ba:	81a3      	strhne	r3, [r4, #12]
 80132bc:	bd10      	pop	{r4, pc}

080132be <__sclose>:
 80132be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132c2:	f000 b95f 	b.w	8013584 <_close_r>

080132c6 <strncpy>:
 80132c6:	b510      	push	{r4, lr}
 80132c8:	3901      	subs	r1, #1
 80132ca:	4603      	mov	r3, r0
 80132cc:	b132      	cbz	r2, 80132dc <strncpy+0x16>
 80132ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80132d2:	f803 4b01 	strb.w	r4, [r3], #1
 80132d6:	3a01      	subs	r2, #1
 80132d8:	2c00      	cmp	r4, #0
 80132da:	d1f7      	bne.n	80132cc <strncpy+0x6>
 80132dc:	441a      	add	r2, r3
 80132de:	2100      	movs	r1, #0
 80132e0:	4293      	cmp	r3, r2
 80132e2:	d100      	bne.n	80132e6 <strncpy+0x20>
 80132e4:	bd10      	pop	{r4, pc}
 80132e6:	f803 1b01 	strb.w	r1, [r3], #1
 80132ea:	e7f9      	b.n	80132e0 <strncpy+0x1a>

080132ec <strstr>:
 80132ec:	780a      	ldrb	r2, [r1, #0]
 80132ee:	b570      	push	{r4, r5, r6, lr}
 80132f0:	b96a      	cbnz	r2, 801330e <strstr+0x22>
 80132f2:	bd70      	pop	{r4, r5, r6, pc}
 80132f4:	429a      	cmp	r2, r3
 80132f6:	d109      	bne.n	801330c <strstr+0x20>
 80132f8:	460c      	mov	r4, r1
 80132fa:	4605      	mov	r5, r0
 80132fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013300:	2b00      	cmp	r3, #0
 8013302:	d0f6      	beq.n	80132f2 <strstr+0x6>
 8013304:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013308:	429e      	cmp	r6, r3
 801330a:	d0f7      	beq.n	80132fc <strstr+0x10>
 801330c:	3001      	adds	r0, #1
 801330e:	7803      	ldrb	r3, [r0, #0]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d1ef      	bne.n	80132f4 <strstr+0x8>
 8013314:	4618      	mov	r0, r3
 8013316:	e7ec      	b.n	80132f2 <strstr+0x6>

08013318 <strtok>:
 8013318:	4b16      	ldr	r3, [pc, #88]	; (8013374 <strtok+0x5c>)
 801331a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801331c:	681e      	ldr	r6, [r3, #0]
 801331e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8013320:	4605      	mov	r5, r0
 8013322:	b9fc      	cbnz	r4, 8013364 <strtok+0x4c>
 8013324:	2050      	movs	r0, #80	; 0x50
 8013326:	9101      	str	r1, [sp, #4]
 8013328:	f000 fa76 	bl	8013818 <malloc>
 801332c:	9901      	ldr	r1, [sp, #4]
 801332e:	65b0      	str	r0, [r6, #88]	; 0x58
 8013330:	4602      	mov	r2, r0
 8013332:	b920      	cbnz	r0, 801333e <strtok+0x26>
 8013334:	4b10      	ldr	r3, [pc, #64]	; (8013378 <strtok+0x60>)
 8013336:	4811      	ldr	r0, [pc, #68]	; (801337c <strtok+0x64>)
 8013338:	2157      	movs	r1, #87	; 0x57
 801333a:	f7ff f90f 	bl	801255c <__assert_func>
 801333e:	e9c0 4400 	strd	r4, r4, [r0]
 8013342:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8013346:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801334a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 801334e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8013352:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8013356:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801335a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 801335e:	6184      	str	r4, [r0, #24]
 8013360:	7704      	strb	r4, [r0, #28]
 8013362:	6244      	str	r4, [r0, #36]	; 0x24
 8013364:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8013366:	2301      	movs	r3, #1
 8013368:	4628      	mov	r0, r5
 801336a:	b002      	add	sp, #8
 801336c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013370:	f000 b806 	b.w	8013380 <__strtok_r>
 8013374:	20000054 	.word	0x20000054
 8013378:	08015a5b 	.word	0x08015a5b
 801337c:	08015a72 	.word	0x08015a72

08013380 <__strtok_r>:
 8013380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013382:	b908      	cbnz	r0, 8013388 <__strtok_r+0x8>
 8013384:	6810      	ldr	r0, [r2, #0]
 8013386:	b188      	cbz	r0, 80133ac <__strtok_r+0x2c>
 8013388:	4604      	mov	r4, r0
 801338a:	4620      	mov	r0, r4
 801338c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013390:	460f      	mov	r7, r1
 8013392:	f817 6b01 	ldrb.w	r6, [r7], #1
 8013396:	b91e      	cbnz	r6, 80133a0 <__strtok_r+0x20>
 8013398:	b965      	cbnz	r5, 80133b4 <__strtok_r+0x34>
 801339a:	6015      	str	r5, [r2, #0]
 801339c:	4628      	mov	r0, r5
 801339e:	e005      	b.n	80133ac <__strtok_r+0x2c>
 80133a0:	42b5      	cmp	r5, r6
 80133a2:	d1f6      	bne.n	8013392 <__strtok_r+0x12>
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d1f0      	bne.n	801338a <__strtok_r+0xa>
 80133a8:	6014      	str	r4, [r2, #0]
 80133aa:	7003      	strb	r3, [r0, #0]
 80133ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80133ae:	461c      	mov	r4, r3
 80133b0:	e00c      	b.n	80133cc <__strtok_r+0x4c>
 80133b2:	b915      	cbnz	r5, 80133ba <__strtok_r+0x3a>
 80133b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80133b8:	460e      	mov	r6, r1
 80133ba:	f816 5b01 	ldrb.w	r5, [r6], #1
 80133be:	42ab      	cmp	r3, r5
 80133c0:	d1f7      	bne.n	80133b2 <__strtok_r+0x32>
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	d0f3      	beq.n	80133ae <__strtok_r+0x2e>
 80133c6:	2300      	movs	r3, #0
 80133c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80133cc:	6014      	str	r4, [r2, #0]
 80133ce:	e7ed      	b.n	80133ac <__strtok_r+0x2c>

080133d0 <__swbuf_r>:
 80133d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133d2:	460e      	mov	r6, r1
 80133d4:	4614      	mov	r4, r2
 80133d6:	4605      	mov	r5, r0
 80133d8:	b118      	cbz	r0, 80133e2 <__swbuf_r+0x12>
 80133da:	6983      	ldr	r3, [r0, #24]
 80133dc:	b90b      	cbnz	r3, 80133e2 <__swbuf_r+0x12>
 80133de:	f7ff f939 	bl	8012654 <__sinit>
 80133e2:	4b21      	ldr	r3, [pc, #132]	; (8013468 <__swbuf_r+0x98>)
 80133e4:	429c      	cmp	r4, r3
 80133e6:	d12b      	bne.n	8013440 <__swbuf_r+0x70>
 80133e8:	686c      	ldr	r4, [r5, #4]
 80133ea:	69a3      	ldr	r3, [r4, #24]
 80133ec:	60a3      	str	r3, [r4, #8]
 80133ee:	89a3      	ldrh	r3, [r4, #12]
 80133f0:	071a      	lsls	r2, r3, #28
 80133f2:	d52f      	bpl.n	8013454 <__swbuf_r+0x84>
 80133f4:	6923      	ldr	r3, [r4, #16]
 80133f6:	b36b      	cbz	r3, 8013454 <__swbuf_r+0x84>
 80133f8:	6923      	ldr	r3, [r4, #16]
 80133fa:	6820      	ldr	r0, [r4, #0]
 80133fc:	1ac0      	subs	r0, r0, r3
 80133fe:	6963      	ldr	r3, [r4, #20]
 8013400:	b2f6      	uxtb	r6, r6
 8013402:	4283      	cmp	r3, r0
 8013404:	4637      	mov	r7, r6
 8013406:	dc04      	bgt.n	8013412 <__swbuf_r+0x42>
 8013408:	4621      	mov	r1, r4
 801340a:	4628      	mov	r0, r5
 801340c:	f000 f950 	bl	80136b0 <_fflush_r>
 8013410:	bb30      	cbnz	r0, 8013460 <__swbuf_r+0x90>
 8013412:	68a3      	ldr	r3, [r4, #8]
 8013414:	3b01      	subs	r3, #1
 8013416:	60a3      	str	r3, [r4, #8]
 8013418:	6823      	ldr	r3, [r4, #0]
 801341a:	1c5a      	adds	r2, r3, #1
 801341c:	6022      	str	r2, [r4, #0]
 801341e:	701e      	strb	r6, [r3, #0]
 8013420:	6963      	ldr	r3, [r4, #20]
 8013422:	3001      	adds	r0, #1
 8013424:	4283      	cmp	r3, r0
 8013426:	d004      	beq.n	8013432 <__swbuf_r+0x62>
 8013428:	89a3      	ldrh	r3, [r4, #12]
 801342a:	07db      	lsls	r3, r3, #31
 801342c:	d506      	bpl.n	801343c <__swbuf_r+0x6c>
 801342e:	2e0a      	cmp	r6, #10
 8013430:	d104      	bne.n	801343c <__swbuf_r+0x6c>
 8013432:	4621      	mov	r1, r4
 8013434:	4628      	mov	r0, r5
 8013436:	f000 f93b 	bl	80136b0 <_fflush_r>
 801343a:	b988      	cbnz	r0, 8013460 <__swbuf_r+0x90>
 801343c:	4638      	mov	r0, r7
 801343e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013440:	4b0a      	ldr	r3, [pc, #40]	; (801346c <__swbuf_r+0x9c>)
 8013442:	429c      	cmp	r4, r3
 8013444:	d101      	bne.n	801344a <__swbuf_r+0x7a>
 8013446:	68ac      	ldr	r4, [r5, #8]
 8013448:	e7cf      	b.n	80133ea <__swbuf_r+0x1a>
 801344a:	4b09      	ldr	r3, [pc, #36]	; (8013470 <__swbuf_r+0xa0>)
 801344c:	429c      	cmp	r4, r3
 801344e:	bf08      	it	eq
 8013450:	68ec      	ldreq	r4, [r5, #12]
 8013452:	e7ca      	b.n	80133ea <__swbuf_r+0x1a>
 8013454:	4621      	mov	r1, r4
 8013456:	4628      	mov	r0, r5
 8013458:	f000 f81e 	bl	8013498 <__swsetup_r>
 801345c:	2800      	cmp	r0, #0
 801345e:	d0cb      	beq.n	80133f8 <__swbuf_r+0x28>
 8013460:	f04f 37ff 	mov.w	r7, #4294967295
 8013464:	e7ea      	b.n	801343c <__swbuf_r+0x6c>
 8013466:	bf00      	nop
 8013468:	080159e4 	.word	0x080159e4
 801346c:	08015a04 	.word	0x08015a04
 8013470:	080159c4 	.word	0x080159c4

08013474 <_write_r>:
 8013474:	b538      	push	{r3, r4, r5, lr}
 8013476:	4d07      	ldr	r5, [pc, #28]	; (8013494 <_write_r+0x20>)
 8013478:	4604      	mov	r4, r0
 801347a:	4608      	mov	r0, r1
 801347c:	4611      	mov	r1, r2
 801347e:	2200      	movs	r2, #0
 8013480:	602a      	str	r2, [r5, #0]
 8013482:	461a      	mov	r2, r3
 8013484:	f7ed fd82 	bl	8000f8c <_write>
 8013488:	1c43      	adds	r3, r0, #1
 801348a:	d102      	bne.n	8013492 <_write_r+0x1e>
 801348c:	682b      	ldr	r3, [r5, #0]
 801348e:	b103      	cbz	r3, 8013492 <_write_r+0x1e>
 8013490:	6023      	str	r3, [r4, #0]
 8013492:	bd38      	pop	{r3, r4, r5, pc}
 8013494:	20004b9c 	.word	0x20004b9c

08013498 <__swsetup_r>:
 8013498:	4b32      	ldr	r3, [pc, #200]	; (8013564 <__swsetup_r+0xcc>)
 801349a:	b570      	push	{r4, r5, r6, lr}
 801349c:	681d      	ldr	r5, [r3, #0]
 801349e:	4606      	mov	r6, r0
 80134a0:	460c      	mov	r4, r1
 80134a2:	b125      	cbz	r5, 80134ae <__swsetup_r+0x16>
 80134a4:	69ab      	ldr	r3, [r5, #24]
 80134a6:	b913      	cbnz	r3, 80134ae <__swsetup_r+0x16>
 80134a8:	4628      	mov	r0, r5
 80134aa:	f7ff f8d3 	bl	8012654 <__sinit>
 80134ae:	4b2e      	ldr	r3, [pc, #184]	; (8013568 <__swsetup_r+0xd0>)
 80134b0:	429c      	cmp	r4, r3
 80134b2:	d10f      	bne.n	80134d4 <__swsetup_r+0x3c>
 80134b4:	686c      	ldr	r4, [r5, #4]
 80134b6:	89a3      	ldrh	r3, [r4, #12]
 80134b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80134bc:	0719      	lsls	r1, r3, #28
 80134be:	d42c      	bmi.n	801351a <__swsetup_r+0x82>
 80134c0:	06dd      	lsls	r5, r3, #27
 80134c2:	d411      	bmi.n	80134e8 <__swsetup_r+0x50>
 80134c4:	2309      	movs	r3, #9
 80134c6:	6033      	str	r3, [r6, #0]
 80134c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80134cc:	81a3      	strh	r3, [r4, #12]
 80134ce:	f04f 30ff 	mov.w	r0, #4294967295
 80134d2:	e03e      	b.n	8013552 <__swsetup_r+0xba>
 80134d4:	4b25      	ldr	r3, [pc, #148]	; (801356c <__swsetup_r+0xd4>)
 80134d6:	429c      	cmp	r4, r3
 80134d8:	d101      	bne.n	80134de <__swsetup_r+0x46>
 80134da:	68ac      	ldr	r4, [r5, #8]
 80134dc:	e7eb      	b.n	80134b6 <__swsetup_r+0x1e>
 80134de:	4b24      	ldr	r3, [pc, #144]	; (8013570 <__swsetup_r+0xd8>)
 80134e0:	429c      	cmp	r4, r3
 80134e2:	bf08      	it	eq
 80134e4:	68ec      	ldreq	r4, [r5, #12]
 80134e6:	e7e6      	b.n	80134b6 <__swsetup_r+0x1e>
 80134e8:	0758      	lsls	r0, r3, #29
 80134ea:	d512      	bpl.n	8013512 <__swsetup_r+0x7a>
 80134ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80134ee:	b141      	cbz	r1, 8013502 <__swsetup_r+0x6a>
 80134f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80134f4:	4299      	cmp	r1, r3
 80134f6:	d002      	beq.n	80134fe <__swsetup_r+0x66>
 80134f8:	4630      	mov	r0, r6
 80134fa:	f000 f9a1 	bl	8013840 <_free_r>
 80134fe:	2300      	movs	r3, #0
 8013500:	6363      	str	r3, [r4, #52]	; 0x34
 8013502:	89a3      	ldrh	r3, [r4, #12]
 8013504:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013508:	81a3      	strh	r3, [r4, #12]
 801350a:	2300      	movs	r3, #0
 801350c:	6063      	str	r3, [r4, #4]
 801350e:	6923      	ldr	r3, [r4, #16]
 8013510:	6023      	str	r3, [r4, #0]
 8013512:	89a3      	ldrh	r3, [r4, #12]
 8013514:	f043 0308 	orr.w	r3, r3, #8
 8013518:	81a3      	strh	r3, [r4, #12]
 801351a:	6923      	ldr	r3, [r4, #16]
 801351c:	b94b      	cbnz	r3, 8013532 <__swsetup_r+0x9a>
 801351e:	89a3      	ldrh	r3, [r4, #12]
 8013520:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013528:	d003      	beq.n	8013532 <__swsetup_r+0x9a>
 801352a:	4621      	mov	r1, r4
 801352c:	4630      	mov	r0, r6
 801352e:	f000 f933 	bl	8013798 <__smakebuf_r>
 8013532:	89a0      	ldrh	r0, [r4, #12]
 8013534:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013538:	f010 0301 	ands.w	r3, r0, #1
 801353c:	d00a      	beq.n	8013554 <__swsetup_r+0xbc>
 801353e:	2300      	movs	r3, #0
 8013540:	60a3      	str	r3, [r4, #8]
 8013542:	6963      	ldr	r3, [r4, #20]
 8013544:	425b      	negs	r3, r3
 8013546:	61a3      	str	r3, [r4, #24]
 8013548:	6923      	ldr	r3, [r4, #16]
 801354a:	b943      	cbnz	r3, 801355e <__swsetup_r+0xc6>
 801354c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013550:	d1ba      	bne.n	80134c8 <__swsetup_r+0x30>
 8013552:	bd70      	pop	{r4, r5, r6, pc}
 8013554:	0781      	lsls	r1, r0, #30
 8013556:	bf58      	it	pl
 8013558:	6963      	ldrpl	r3, [r4, #20]
 801355a:	60a3      	str	r3, [r4, #8]
 801355c:	e7f4      	b.n	8013548 <__swsetup_r+0xb0>
 801355e:	2000      	movs	r0, #0
 8013560:	e7f7      	b.n	8013552 <__swsetup_r+0xba>
 8013562:	bf00      	nop
 8013564:	20000054 	.word	0x20000054
 8013568:	080159e4 	.word	0x080159e4
 801356c:	08015a04 	.word	0x08015a04
 8013570:	080159c4 	.word	0x080159c4

08013574 <abort>:
 8013574:	b508      	push	{r3, lr}
 8013576:	2006      	movs	r0, #6
 8013578:	f000 fb72 	bl	8013c60 <raise>
 801357c:	2001      	movs	r0, #1
 801357e:	f7ef f881 	bl	8002684 <_exit>
	...

08013584 <_close_r>:
 8013584:	b538      	push	{r3, r4, r5, lr}
 8013586:	4d06      	ldr	r5, [pc, #24]	; (80135a0 <_close_r+0x1c>)
 8013588:	2300      	movs	r3, #0
 801358a:	4604      	mov	r4, r0
 801358c:	4608      	mov	r0, r1
 801358e:	602b      	str	r3, [r5, #0]
 8013590:	f7ef f89f 	bl	80026d2 <_close>
 8013594:	1c43      	adds	r3, r0, #1
 8013596:	d102      	bne.n	801359e <_close_r+0x1a>
 8013598:	682b      	ldr	r3, [r5, #0]
 801359a:	b103      	cbz	r3, 801359e <_close_r+0x1a>
 801359c:	6023      	str	r3, [r4, #0]
 801359e:	bd38      	pop	{r3, r4, r5, pc}
 80135a0:	20004b9c 	.word	0x20004b9c

080135a4 <__sflush_r>:
 80135a4:	898a      	ldrh	r2, [r1, #12]
 80135a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135aa:	4605      	mov	r5, r0
 80135ac:	0710      	lsls	r0, r2, #28
 80135ae:	460c      	mov	r4, r1
 80135b0:	d458      	bmi.n	8013664 <__sflush_r+0xc0>
 80135b2:	684b      	ldr	r3, [r1, #4]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	dc05      	bgt.n	80135c4 <__sflush_r+0x20>
 80135b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	dc02      	bgt.n	80135c4 <__sflush_r+0x20>
 80135be:	2000      	movs	r0, #0
 80135c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80135c6:	2e00      	cmp	r6, #0
 80135c8:	d0f9      	beq.n	80135be <__sflush_r+0x1a>
 80135ca:	2300      	movs	r3, #0
 80135cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80135d0:	682f      	ldr	r7, [r5, #0]
 80135d2:	602b      	str	r3, [r5, #0]
 80135d4:	d032      	beq.n	801363c <__sflush_r+0x98>
 80135d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80135d8:	89a3      	ldrh	r3, [r4, #12]
 80135da:	075a      	lsls	r2, r3, #29
 80135dc:	d505      	bpl.n	80135ea <__sflush_r+0x46>
 80135de:	6863      	ldr	r3, [r4, #4]
 80135e0:	1ac0      	subs	r0, r0, r3
 80135e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80135e4:	b10b      	cbz	r3, 80135ea <__sflush_r+0x46>
 80135e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80135e8:	1ac0      	subs	r0, r0, r3
 80135ea:	2300      	movs	r3, #0
 80135ec:	4602      	mov	r2, r0
 80135ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80135f0:	6a21      	ldr	r1, [r4, #32]
 80135f2:	4628      	mov	r0, r5
 80135f4:	47b0      	blx	r6
 80135f6:	1c43      	adds	r3, r0, #1
 80135f8:	89a3      	ldrh	r3, [r4, #12]
 80135fa:	d106      	bne.n	801360a <__sflush_r+0x66>
 80135fc:	6829      	ldr	r1, [r5, #0]
 80135fe:	291d      	cmp	r1, #29
 8013600:	d82c      	bhi.n	801365c <__sflush_r+0xb8>
 8013602:	4a2a      	ldr	r2, [pc, #168]	; (80136ac <__sflush_r+0x108>)
 8013604:	40ca      	lsrs	r2, r1
 8013606:	07d6      	lsls	r6, r2, #31
 8013608:	d528      	bpl.n	801365c <__sflush_r+0xb8>
 801360a:	2200      	movs	r2, #0
 801360c:	6062      	str	r2, [r4, #4]
 801360e:	04d9      	lsls	r1, r3, #19
 8013610:	6922      	ldr	r2, [r4, #16]
 8013612:	6022      	str	r2, [r4, #0]
 8013614:	d504      	bpl.n	8013620 <__sflush_r+0x7c>
 8013616:	1c42      	adds	r2, r0, #1
 8013618:	d101      	bne.n	801361e <__sflush_r+0x7a>
 801361a:	682b      	ldr	r3, [r5, #0]
 801361c:	b903      	cbnz	r3, 8013620 <__sflush_r+0x7c>
 801361e:	6560      	str	r0, [r4, #84]	; 0x54
 8013620:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013622:	602f      	str	r7, [r5, #0]
 8013624:	2900      	cmp	r1, #0
 8013626:	d0ca      	beq.n	80135be <__sflush_r+0x1a>
 8013628:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801362c:	4299      	cmp	r1, r3
 801362e:	d002      	beq.n	8013636 <__sflush_r+0x92>
 8013630:	4628      	mov	r0, r5
 8013632:	f000 f905 	bl	8013840 <_free_r>
 8013636:	2000      	movs	r0, #0
 8013638:	6360      	str	r0, [r4, #52]	; 0x34
 801363a:	e7c1      	b.n	80135c0 <__sflush_r+0x1c>
 801363c:	6a21      	ldr	r1, [r4, #32]
 801363e:	2301      	movs	r3, #1
 8013640:	4628      	mov	r0, r5
 8013642:	47b0      	blx	r6
 8013644:	1c41      	adds	r1, r0, #1
 8013646:	d1c7      	bne.n	80135d8 <__sflush_r+0x34>
 8013648:	682b      	ldr	r3, [r5, #0]
 801364a:	2b00      	cmp	r3, #0
 801364c:	d0c4      	beq.n	80135d8 <__sflush_r+0x34>
 801364e:	2b1d      	cmp	r3, #29
 8013650:	d001      	beq.n	8013656 <__sflush_r+0xb2>
 8013652:	2b16      	cmp	r3, #22
 8013654:	d101      	bne.n	801365a <__sflush_r+0xb6>
 8013656:	602f      	str	r7, [r5, #0]
 8013658:	e7b1      	b.n	80135be <__sflush_r+0x1a>
 801365a:	89a3      	ldrh	r3, [r4, #12]
 801365c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013660:	81a3      	strh	r3, [r4, #12]
 8013662:	e7ad      	b.n	80135c0 <__sflush_r+0x1c>
 8013664:	690f      	ldr	r7, [r1, #16]
 8013666:	2f00      	cmp	r7, #0
 8013668:	d0a9      	beq.n	80135be <__sflush_r+0x1a>
 801366a:	0793      	lsls	r3, r2, #30
 801366c:	680e      	ldr	r6, [r1, #0]
 801366e:	bf08      	it	eq
 8013670:	694b      	ldreq	r3, [r1, #20]
 8013672:	600f      	str	r7, [r1, #0]
 8013674:	bf18      	it	ne
 8013676:	2300      	movne	r3, #0
 8013678:	eba6 0807 	sub.w	r8, r6, r7
 801367c:	608b      	str	r3, [r1, #8]
 801367e:	f1b8 0f00 	cmp.w	r8, #0
 8013682:	dd9c      	ble.n	80135be <__sflush_r+0x1a>
 8013684:	6a21      	ldr	r1, [r4, #32]
 8013686:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013688:	4643      	mov	r3, r8
 801368a:	463a      	mov	r2, r7
 801368c:	4628      	mov	r0, r5
 801368e:	47b0      	blx	r6
 8013690:	2800      	cmp	r0, #0
 8013692:	dc06      	bgt.n	80136a2 <__sflush_r+0xfe>
 8013694:	89a3      	ldrh	r3, [r4, #12]
 8013696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801369a:	81a3      	strh	r3, [r4, #12]
 801369c:	f04f 30ff 	mov.w	r0, #4294967295
 80136a0:	e78e      	b.n	80135c0 <__sflush_r+0x1c>
 80136a2:	4407      	add	r7, r0
 80136a4:	eba8 0800 	sub.w	r8, r8, r0
 80136a8:	e7e9      	b.n	801367e <__sflush_r+0xda>
 80136aa:	bf00      	nop
 80136ac:	20400001 	.word	0x20400001

080136b0 <_fflush_r>:
 80136b0:	b538      	push	{r3, r4, r5, lr}
 80136b2:	690b      	ldr	r3, [r1, #16]
 80136b4:	4605      	mov	r5, r0
 80136b6:	460c      	mov	r4, r1
 80136b8:	b913      	cbnz	r3, 80136c0 <_fflush_r+0x10>
 80136ba:	2500      	movs	r5, #0
 80136bc:	4628      	mov	r0, r5
 80136be:	bd38      	pop	{r3, r4, r5, pc}
 80136c0:	b118      	cbz	r0, 80136ca <_fflush_r+0x1a>
 80136c2:	6983      	ldr	r3, [r0, #24]
 80136c4:	b90b      	cbnz	r3, 80136ca <_fflush_r+0x1a>
 80136c6:	f7fe ffc5 	bl	8012654 <__sinit>
 80136ca:	4b14      	ldr	r3, [pc, #80]	; (801371c <_fflush_r+0x6c>)
 80136cc:	429c      	cmp	r4, r3
 80136ce:	d11b      	bne.n	8013708 <_fflush_r+0x58>
 80136d0:	686c      	ldr	r4, [r5, #4]
 80136d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d0ef      	beq.n	80136ba <_fflush_r+0xa>
 80136da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80136dc:	07d0      	lsls	r0, r2, #31
 80136de:	d404      	bmi.n	80136ea <_fflush_r+0x3a>
 80136e0:	0599      	lsls	r1, r3, #22
 80136e2:	d402      	bmi.n	80136ea <_fflush_r+0x3a>
 80136e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80136e6:	f7ff f88a 	bl	80127fe <__retarget_lock_acquire_recursive>
 80136ea:	4628      	mov	r0, r5
 80136ec:	4621      	mov	r1, r4
 80136ee:	f7ff ff59 	bl	80135a4 <__sflush_r>
 80136f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80136f4:	07da      	lsls	r2, r3, #31
 80136f6:	4605      	mov	r5, r0
 80136f8:	d4e0      	bmi.n	80136bc <_fflush_r+0xc>
 80136fa:	89a3      	ldrh	r3, [r4, #12]
 80136fc:	059b      	lsls	r3, r3, #22
 80136fe:	d4dd      	bmi.n	80136bc <_fflush_r+0xc>
 8013700:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013702:	f7ff f87d 	bl	8012800 <__retarget_lock_release_recursive>
 8013706:	e7d9      	b.n	80136bc <_fflush_r+0xc>
 8013708:	4b05      	ldr	r3, [pc, #20]	; (8013720 <_fflush_r+0x70>)
 801370a:	429c      	cmp	r4, r3
 801370c:	d101      	bne.n	8013712 <_fflush_r+0x62>
 801370e:	68ac      	ldr	r4, [r5, #8]
 8013710:	e7df      	b.n	80136d2 <_fflush_r+0x22>
 8013712:	4b04      	ldr	r3, [pc, #16]	; (8013724 <_fflush_r+0x74>)
 8013714:	429c      	cmp	r4, r3
 8013716:	bf08      	it	eq
 8013718:	68ec      	ldreq	r4, [r5, #12]
 801371a:	e7da      	b.n	80136d2 <_fflush_r+0x22>
 801371c:	080159e4 	.word	0x080159e4
 8013720:	08015a04 	.word	0x08015a04
 8013724:	080159c4 	.word	0x080159c4

08013728 <_lseek_r>:
 8013728:	b538      	push	{r3, r4, r5, lr}
 801372a:	4d07      	ldr	r5, [pc, #28]	; (8013748 <_lseek_r+0x20>)
 801372c:	4604      	mov	r4, r0
 801372e:	4608      	mov	r0, r1
 8013730:	4611      	mov	r1, r2
 8013732:	2200      	movs	r2, #0
 8013734:	602a      	str	r2, [r5, #0]
 8013736:	461a      	mov	r2, r3
 8013738:	f7ee fff2 	bl	8002720 <_lseek>
 801373c:	1c43      	adds	r3, r0, #1
 801373e:	d102      	bne.n	8013746 <_lseek_r+0x1e>
 8013740:	682b      	ldr	r3, [r5, #0]
 8013742:	b103      	cbz	r3, 8013746 <_lseek_r+0x1e>
 8013744:	6023      	str	r3, [r4, #0]
 8013746:	bd38      	pop	{r3, r4, r5, pc}
 8013748:	20004b9c 	.word	0x20004b9c

0801374c <__swhatbuf_r>:
 801374c:	b570      	push	{r4, r5, r6, lr}
 801374e:	460e      	mov	r6, r1
 8013750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013754:	2900      	cmp	r1, #0
 8013756:	b096      	sub	sp, #88	; 0x58
 8013758:	4614      	mov	r4, r2
 801375a:	461d      	mov	r5, r3
 801375c:	da08      	bge.n	8013770 <__swhatbuf_r+0x24>
 801375e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013762:	2200      	movs	r2, #0
 8013764:	602a      	str	r2, [r5, #0]
 8013766:	061a      	lsls	r2, r3, #24
 8013768:	d410      	bmi.n	801378c <__swhatbuf_r+0x40>
 801376a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801376e:	e00e      	b.n	801378e <__swhatbuf_r+0x42>
 8013770:	466a      	mov	r2, sp
 8013772:	f000 fa91 	bl	8013c98 <_fstat_r>
 8013776:	2800      	cmp	r0, #0
 8013778:	dbf1      	blt.n	801375e <__swhatbuf_r+0x12>
 801377a:	9a01      	ldr	r2, [sp, #4]
 801377c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013780:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013784:	425a      	negs	r2, r3
 8013786:	415a      	adcs	r2, r3
 8013788:	602a      	str	r2, [r5, #0]
 801378a:	e7ee      	b.n	801376a <__swhatbuf_r+0x1e>
 801378c:	2340      	movs	r3, #64	; 0x40
 801378e:	2000      	movs	r0, #0
 8013790:	6023      	str	r3, [r4, #0]
 8013792:	b016      	add	sp, #88	; 0x58
 8013794:	bd70      	pop	{r4, r5, r6, pc}
	...

08013798 <__smakebuf_r>:
 8013798:	898b      	ldrh	r3, [r1, #12]
 801379a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801379c:	079d      	lsls	r5, r3, #30
 801379e:	4606      	mov	r6, r0
 80137a0:	460c      	mov	r4, r1
 80137a2:	d507      	bpl.n	80137b4 <__smakebuf_r+0x1c>
 80137a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80137a8:	6023      	str	r3, [r4, #0]
 80137aa:	6123      	str	r3, [r4, #16]
 80137ac:	2301      	movs	r3, #1
 80137ae:	6163      	str	r3, [r4, #20]
 80137b0:	b002      	add	sp, #8
 80137b2:	bd70      	pop	{r4, r5, r6, pc}
 80137b4:	ab01      	add	r3, sp, #4
 80137b6:	466a      	mov	r2, sp
 80137b8:	f7ff ffc8 	bl	801374c <__swhatbuf_r>
 80137bc:	9900      	ldr	r1, [sp, #0]
 80137be:	4605      	mov	r5, r0
 80137c0:	4630      	mov	r0, r6
 80137c2:	f7ff f87f 	bl	80128c4 <_malloc_r>
 80137c6:	b948      	cbnz	r0, 80137dc <__smakebuf_r+0x44>
 80137c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137cc:	059a      	lsls	r2, r3, #22
 80137ce:	d4ef      	bmi.n	80137b0 <__smakebuf_r+0x18>
 80137d0:	f023 0303 	bic.w	r3, r3, #3
 80137d4:	f043 0302 	orr.w	r3, r3, #2
 80137d8:	81a3      	strh	r3, [r4, #12]
 80137da:	e7e3      	b.n	80137a4 <__smakebuf_r+0xc>
 80137dc:	4b0d      	ldr	r3, [pc, #52]	; (8013814 <__smakebuf_r+0x7c>)
 80137de:	62b3      	str	r3, [r6, #40]	; 0x28
 80137e0:	89a3      	ldrh	r3, [r4, #12]
 80137e2:	6020      	str	r0, [r4, #0]
 80137e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80137e8:	81a3      	strh	r3, [r4, #12]
 80137ea:	9b00      	ldr	r3, [sp, #0]
 80137ec:	6163      	str	r3, [r4, #20]
 80137ee:	9b01      	ldr	r3, [sp, #4]
 80137f0:	6120      	str	r0, [r4, #16]
 80137f2:	b15b      	cbz	r3, 801380c <__smakebuf_r+0x74>
 80137f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137f8:	4630      	mov	r0, r6
 80137fa:	f000 fa5f 	bl	8013cbc <_isatty_r>
 80137fe:	b128      	cbz	r0, 801380c <__smakebuf_r+0x74>
 8013800:	89a3      	ldrh	r3, [r4, #12]
 8013802:	f023 0303 	bic.w	r3, r3, #3
 8013806:	f043 0301 	orr.w	r3, r3, #1
 801380a:	81a3      	strh	r3, [r4, #12]
 801380c:	89a0      	ldrh	r0, [r4, #12]
 801380e:	4305      	orrs	r5, r0
 8013810:	81a5      	strh	r5, [r4, #12]
 8013812:	e7cd      	b.n	80137b0 <__smakebuf_r+0x18>
 8013814:	080125ed 	.word	0x080125ed

08013818 <malloc>:
 8013818:	4b02      	ldr	r3, [pc, #8]	; (8013824 <malloc+0xc>)
 801381a:	4601      	mov	r1, r0
 801381c:	6818      	ldr	r0, [r3, #0]
 801381e:	f7ff b851 	b.w	80128c4 <_malloc_r>
 8013822:	bf00      	nop
 8013824:	20000054 	.word	0x20000054

08013828 <__malloc_lock>:
 8013828:	4801      	ldr	r0, [pc, #4]	; (8013830 <__malloc_lock+0x8>)
 801382a:	f7fe bfe8 	b.w	80127fe <__retarget_lock_acquire_recursive>
 801382e:	bf00      	nop
 8013830:	20004b90 	.word	0x20004b90

08013834 <__malloc_unlock>:
 8013834:	4801      	ldr	r0, [pc, #4]	; (801383c <__malloc_unlock+0x8>)
 8013836:	f7fe bfe3 	b.w	8012800 <__retarget_lock_release_recursive>
 801383a:	bf00      	nop
 801383c:	20004b90 	.word	0x20004b90

08013840 <_free_r>:
 8013840:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013842:	2900      	cmp	r1, #0
 8013844:	d044      	beq.n	80138d0 <_free_r+0x90>
 8013846:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801384a:	9001      	str	r0, [sp, #4]
 801384c:	2b00      	cmp	r3, #0
 801384e:	f1a1 0404 	sub.w	r4, r1, #4
 8013852:	bfb8      	it	lt
 8013854:	18e4      	addlt	r4, r4, r3
 8013856:	f7ff ffe7 	bl	8013828 <__malloc_lock>
 801385a:	4a1e      	ldr	r2, [pc, #120]	; (80138d4 <_free_r+0x94>)
 801385c:	9801      	ldr	r0, [sp, #4]
 801385e:	6813      	ldr	r3, [r2, #0]
 8013860:	b933      	cbnz	r3, 8013870 <_free_r+0x30>
 8013862:	6063      	str	r3, [r4, #4]
 8013864:	6014      	str	r4, [r2, #0]
 8013866:	b003      	add	sp, #12
 8013868:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801386c:	f7ff bfe2 	b.w	8013834 <__malloc_unlock>
 8013870:	42a3      	cmp	r3, r4
 8013872:	d908      	bls.n	8013886 <_free_r+0x46>
 8013874:	6825      	ldr	r5, [r4, #0]
 8013876:	1961      	adds	r1, r4, r5
 8013878:	428b      	cmp	r3, r1
 801387a:	bf01      	itttt	eq
 801387c:	6819      	ldreq	r1, [r3, #0]
 801387e:	685b      	ldreq	r3, [r3, #4]
 8013880:	1949      	addeq	r1, r1, r5
 8013882:	6021      	streq	r1, [r4, #0]
 8013884:	e7ed      	b.n	8013862 <_free_r+0x22>
 8013886:	461a      	mov	r2, r3
 8013888:	685b      	ldr	r3, [r3, #4]
 801388a:	b10b      	cbz	r3, 8013890 <_free_r+0x50>
 801388c:	42a3      	cmp	r3, r4
 801388e:	d9fa      	bls.n	8013886 <_free_r+0x46>
 8013890:	6811      	ldr	r1, [r2, #0]
 8013892:	1855      	adds	r5, r2, r1
 8013894:	42a5      	cmp	r5, r4
 8013896:	d10b      	bne.n	80138b0 <_free_r+0x70>
 8013898:	6824      	ldr	r4, [r4, #0]
 801389a:	4421      	add	r1, r4
 801389c:	1854      	adds	r4, r2, r1
 801389e:	42a3      	cmp	r3, r4
 80138a0:	6011      	str	r1, [r2, #0]
 80138a2:	d1e0      	bne.n	8013866 <_free_r+0x26>
 80138a4:	681c      	ldr	r4, [r3, #0]
 80138a6:	685b      	ldr	r3, [r3, #4]
 80138a8:	6053      	str	r3, [r2, #4]
 80138aa:	4421      	add	r1, r4
 80138ac:	6011      	str	r1, [r2, #0]
 80138ae:	e7da      	b.n	8013866 <_free_r+0x26>
 80138b0:	d902      	bls.n	80138b8 <_free_r+0x78>
 80138b2:	230c      	movs	r3, #12
 80138b4:	6003      	str	r3, [r0, #0]
 80138b6:	e7d6      	b.n	8013866 <_free_r+0x26>
 80138b8:	6825      	ldr	r5, [r4, #0]
 80138ba:	1961      	adds	r1, r4, r5
 80138bc:	428b      	cmp	r3, r1
 80138be:	bf04      	itt	eq
 80138c0:	6819      	ldreq	r1, [r3, #0]
 80138c2:	685b      	ldreq	r3, [r3, #4]
 80138c4:	6063      	str	r3, [r4, #4]
 80138c6:	bf04      	itt	eq
 80138c8:	1949      	addeq	r1, r1, r5
 80138ca:	6021      	streq	r1, [r4, #0]
 80138cc:	6054      	str	r4, [r2, #4]
 80138ce:	e7ca      	b.n	8013866 <_free_r+0x26>
 80138d0:	b003      	add	sp, #12
 80138d2:	bd30      	pop	{r4, r5, pc}
 80138d4:	20004b94 	.word	0x20004b94

080138d8 <_realloc_r>:
 80138d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138dc:	4680      	mov	r8, r0
 80138de:	4614      	mov	r4, r2
 80138e0:	460e      	mov	r6, r1
 80138e2:	b921      	cbnz	r1, 80138ee <_realloc_r+0x16>
 80138e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80138e8:	4611      	mov	r1, r2
 80138ea:	f7fe bfeb 	b.w	80128c4 <_malloc_r>
 80138ee:	b92a      	cbnz	r2, 80138fc <_realloc_r+0x24>
 80138f0:	f7ff ffa6 	bl	8013840 <_free_r>
 80138f4:	4625      	mov	r5, r4
 80138f6:	4628      	mov	r0, r5
 80138f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138fc:	f000 f9ee 	bl	8013cdc <_malloc_usable_size_r>
 8013900:	4284      	cmp	r4, r0
 8013902:	4607      	mov	r7, r0
 8013904:	d802      	bhi.n	801390c <_realloc_r+0x34>
 8013906:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801390a:	d812      	bhi.n	8013932 <_realloc_r+0x5a>
 801390c:	4621      	mov	r1, r4
 801390e:	4640      	mov	r0, r8
 8013910:	f7fe ffd8 	bl	80128c4 <_malloc_r>
 8013914:	4605      	mov	r5, r0
 8013916:	2800      	cmp	r0, #0
 8013918:	d0ed      	beq.n	80138f6 <_realloc_r+0x1e>
 801391a:	42bc      	cmp	r4, r7
 801391c:	4622      	mov	r2, r4
 801391e:	4631      	mov	r1, r6
 8013920:	bf28      	it	cs
 8013922:	463a      	movcs	r2, r7
 8013924:	f7fe ff7d 	bl	8012822 <memcpy>
 8013928:	4631      	mov	r1, r6
 801392a:	4640      	mov	r0, r8
 801392c:	f7ff ff88 	bl	8013840 <_free_r>
 8013930:	e7e1      	b.n	80138f6 <_realloc_r+0x1e>
 8013932:	4635      	mov	r5, r6
 8013934:	e7df      	b.n	80138f6 <_realloc_r+0x1e>

08013936 <__ssputs_r>:
 8013936:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801393a:	688e      	ldr	r6, [r1, #8]
 801393c:	429e      	cmp	r6, r3
 801393e:	4682      	mov	sl, r0
 8013940:	460c      	mov	r4, r1
 8013942:	4690      	mov	r8, r2
 8013944:	461f      	mov	r7, r3
 8013946:	d838      	bhi.n	80139ba <__ssputs_r+0x84>
 8013948:	898a      	ldrh	r2, [r1, #12]
 801394a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801394e:	d032      	beq.n	80139b6 <__ssputs_r+0x80>
 8013950:	6825      	ldr	r5, [r4, #0]
 8013952:	6909      	ldr	r1, [r1, #16]
 8013954:	eba5 0901 	sub.w	r9, r5, r1
 8013958:	6965      	ldr	r5, [r4, #20]
 801395a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801395e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013962:	3301      	adds	r3, #1
 8013964:	444b      	add	r3, r9
 8013966:	106d      	asrs	r5, r5, #1
 8013968:	429d      	cmp	r5, r3
 801396a:	bf38      	it	cc
 801396c:	461d      	movcc	r5, r3
 801396e:	0553      	lsls	r3, r2, #21
 8013970:	d531      	bpl.n	80139d6 <__ssputs_r+0xa0>
 8013972:	4629      	mov	r1, r5
 8013974:	f7fe ffa6 	bl	80128c4 <_malloc_r>
 8013978:	4606      	mov	r6, r0
 801397a:	b950      	cbnz	r0, 8013992 <__ssputs_r+0x5c>
 801397c:	230c      	movs	r3, #12
 801397e:	f8ca 3000 	str.w	r3, [sl]
 8013982:	89a3      	ldrh	r3, [r4, #12]
 8013984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013988:	81a3      	strh	r3, [r4, #12]
 801398a:	f04f 30ff 	mov.w	r0, #4294967295
 801398e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013992:	6921      	ldr	r1, [r4, #16]
 8013994:	464a      	mov	r2, r9
 8013996:	f7fe ff44 	bl	8012822 <memcpy>
 801399a:	89a3      	ldrh	r3, [r4, #12]
 801399c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80139a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80139a4:	81a3      	strh	r3, [r4, #12]
 80139a6:	6126      	str	r6, [r4, #16]
 80139a8:	6165      	str	r5, [r4, #20]
 80139aa:	444e      	add	r6, r9
 80139ac:	eba5 0509 	sub.w	r5, r5, r9
 80139b0:	6026      	str	r6, [r4, #0]
 80139b2:	60a5      	str	r5, [r4, #8]
 80139b4:	463e      	mov	r6, r7
 80139b6:	42be      	cmp	r6, r7
 80139b8:	d900      	bls.n	80139bc <__ssputs_r+0x86>
 80139ba:	463e      	mov	r6, r7
 80139bc:	6820      	ldr	r0, [r4, #0]
 80139be:	4632      	mov	r2, r6
 80139c0:	4641      	mov	r1, r8
 80139c2:	f7fe ff3c 	bl	801283e <memmove>
 80139c6:	68a3      	ldr	r3, [r4, #8]
 80139c8:	1b9b      	subs	r3, r3, r6
 80139ca:	60a3      	str	r3, [r4, #8]
 80139cc:	6823      	ldr	r3, [r4, #0]
 80139ce:	4433      	add	r3, r6
 80139d0:	6023      	str	r3, [r4, #0]
 80139d2:	2000      	movs	r0, #0
 80139d4:	e7db      	b.n	801398e <__ssputs_r+0x58>
 80139d6:	462a      	mov	r2, r5
 80139d8:	f7ff ff7e 	bl	80138d8 <_realloc_r>
 80139dc:	4606      	mov	r6, r0
 80139de:	2800      	cmp	r0, #0
 80139e0:	d1e1      	bne.n	80139a6 <__ssputs_r+0x70>
 80139e2:	6921      	ldr	r1, [r4, #16]
 80139e4:	4650      	mov	r0, sl
 80139e6:	f7ff ff2b 	bl	8013840 <_free_r>
 80139ea:	e7c7      	b.n	801397c <__ssputs_r+0x46>

080139ec <_svfiprintf_r>:
 80139ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139f0:	4698      	mov	r8, r3
 80139f2:	898b      	ldrh	r3, [r1, #12]
 80139f4:	061b      	lsls	r3, r3, #24
 80139f6:	b09d      	sub	sp, #116	; 0x74
 80139f8:	4607      	mov	r7, r0
 80139fa:	460d      	mov	r5, r1
 80139fc:	4614      	mov	r4, r2
 80139fe:	d50e      	bpl.n	8013a1e <_svfiprintf_r+0x32>
 8013a00:	690b      	ldr	r3, [r1, #16]
 8013a02:	b963      	cbnz	r3, 8013a1e <_svfiprintf_r+0x32>
 8013a04:	2140      	movs	r1, #64	; 0x40
 8013a06:	f7fe ff5d 	bl	80128c4 <_malloc_r>
 8013a0a:	6028      	str	r0, [r5, #0]
 8013a0c:	6128      	str	r0, [r5, #16]
 8013a0e:	b920      	cbnz	r0, 8013a1a <_svfiprintf_r+0x2e>
 8013a10:	230c      	movs	r3, #12
 8013a12:	603b      	str	r3, [r7, #0]
 8013a14:	f04f 30ff 	mov.w	r0, #4294967295
 8013a18:	e0d1      	b.n	8013bbe <_svfiprintf_r+0x1d2>
 8013a1a:	2340      	movs	r3, #64	; 0x40
 8013a1c:	616b      	str	r3, [r5, #20]
 8013a1e:	2300      	movs	r3, #0
 8013a20:	9309      	str	r3, [sp, #36]	; 0x24
 8013a22:	2320      	movs	r3, #32
 8013a24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013a28:	f8cd 800c 	str.w	r8, [sp, #12]
 8013a2c:	2330      	movs	r3, #48	; 0x30
 8013a2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013bd8 <_svfiprintf_r+0x1ec>
 8013a32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013a36:	f04f 0901 	mov.w	r9, #1
 8013a3a:	4623      	mov	r3, r4
 8013a3c:	469a      	mov	sl, r3
 8013a3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013a42:	b10a      	cbz	r2, 8013a48 <_svfiprintf_r+0x5c>
 8013a44:	2a25      	cmp	r2, #37	; 0x25
 8013a46:	d1f9      	bne.n	8013a3c <_svfiprintf_r+0x50>
 8013a48:	ebba 0b04 	subs.w	fp, sl, r4
 8013a4c:	d00b      	beq.n	8013a66 <_svfiprintf_r+0x7a>
 8013a4e:	465b      	mov	r3, fp
 8013a50:	4622      	mov	r2, r4
 8013a52:	4629      	mov	r1, r5
 8013a54:	4638      	mov	r0, r7
 8013a56:	f7ff ff6e 	bl	8013936 <__ssputs_r>
 8013a5a:	3001      	adds	r0, #1
 8013a5c:	f000 80aa 	beq.w	8013bb4 <_svfiprintf_r+0x1c8>
 8013a60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013a62:	445a      	add	r2, fp
 8013a64:	9209      	str	r2, [sp, #36]	; 0x24
 8013a66:	f89a 3000 	ldrb.w	r3, [sl]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	f000 80a2 	beq.w	8013bb4 <_svfiprintf_r+0x1c8>
 8013a70:	2300      	movs	r3, #0
 8013a72:	f04f 32ff 	mov.w	r2, #4294967295
 8013a76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a7a:	f10a 0a01 	add.w	sl, sl, #1
 8013a7e:	9304      	str	r3, [sp, #16]
 8013a80:	9307      	str	r3, [sp, #28]
 8013a82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013a86:	931a      	str	r3, [sp, #104]	; 0x68
 8013a88:	4654      	mov	r4, sl
 8013a8a:	2205      	movs	r2, #5
 8013a8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a90:	4851      	ldr	r0, [pc, #324]	; (8013bd8 <_svfiprintf_r+0x1ec>)
 8013a92:	f7ec fba5 	bl	80001e0 <memchr>
 8013a96:	9a04      	ldr	r2, [sp, #16]
 8013a98:	b9d8      	cbnz	r0, 8013ad2 <_svfiprintf_r+0xe6>
 8013a9a:	06d0      	lsls	r0, r2, #27
 8013a9c:	bf44      	itt	mi
 8013a9e:	2320      	movmi	r3, #32
 8013aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013aa4:	0711      	lsls	r1, r2, #28
 8013aa6:	bf44      	itt	mi
 8013aa8:	232b      	movmi	r3, #43	; 0x2b
 8013aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013aae:	f89a 3000 	ldrb.w	r3, [sl]
 8013ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8013ab4:	d015      	beq.n	8013ae2 <_svfiprintf_r+0xf6>
 8013ab6:	9a07      	ldr	r2, [sp, #28]
 8013ab8:	4654      	mov	r4, sl
 8013aba:	2000      	movs	r0, #0
 8013abc:	f04f 0c0a 	mov.w	ip, #10
 8013ac0:	4621      	mov	r1, r4
 8013ac2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ac6:	3b30      	subs	r3, #48	; 0x30
 8013ac8:	2b09      	cmp	r3, #9
 8013aca:	d94e      	bls.n	8013b6a <_svfiprintf_r+0x17e>
 8013acc:	b1b0      	cbz	r0, 8013afc <_svfiprintf_r+0x110>
 8013ace:	9207      	str	r2, [sp, #28]
 8013ad0:	e014      	b.n	8013afc <_svfiprintf_r+0x110>
 8013ad2:	eba0 0308 	sub.w	r3, r0, r8
 8013ad6:	fa09 f303 	lsl.w	r3, r9, r3
 8013ada:	4313      	orrs	r3, r2
 8013adc:	9304      	str	r3, [sp, #16]
 8013ade:	46a2      	mov	sl, r4
 8013ae0:	e7d2      	b.n	8013a88 <_svfiprintf_r+0x9c>
 8013ae2:	9b03      	ldr	r3, [sp, #12]
 8013ae4:	1d19      	adds	r1, r3, #4
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	9103      	str	r1, [sp, #12]
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	bfbb      	ittet	lt
 8013aee:	425b      	neglt	r3, r3
 8013af0:	f042 0202 	orrlt.w	r2, r2, #2
 8013af4:	9307      	strge	r3, [sp, #28]
 8013af6:	9307      	strlt	r3, [sp, #28]
 8013af8:	bfb8      	it	lt
 8013afa:	9204      	strlt	r2, [sp, #16]
 8013afc:	7823      	ldrb	r3, [r4, #0]
 8013afe:	2b2e      	cmp	r3, #46	; 0x2e
 8013b00:	d10c      	bne.n	8013b1c <_svfiprintf_r+0x130>
 8013b02:	7863      	ldrb	r3, [r4, #1]
 8013b04:	2b2a      	cmp	r3, #42	; 0x2a
 8013b06:	d135      	bne.n	8013b74 <_svfiprintf_r+0x188>
 8013b08:	9b03      	ldr	r3, [sp, #12]
 8013b0a:	1d1a      	adds	r2, r3, #4
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	9203      	str	r2, [sp, #12]
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	bfb8      	it	lt
 8013b14:	f04f 33ff 	movlt.w	r3, #4294967295
 8013b18:	3402      	adds	r4, #2
 8013b1a:	9305      	str	r3, [sp, #20]
 8013b1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013be8 <_svfiprintf_r+0x1fc>
 8013b20:	7821      	ldrb	r1, [r4, #0]
 8013b22:	2203      	movs	r2, #3
 8013b24:	4650      	mov	r0, sl
 8013b26:	f7ec fb5b 	bl	80001e0 <memchr>
 8013b2a:	b140      	cbz	r0, 8013b3e <_svfiprintf_r+0x152>
 8013b2c:	2340      	movs	r3, #64	; 0x40
 8013b2e:	eba0 000a 	sub.w	r0, r0, sl
 8013b32:	fa03 f000 	lsl.w	r0, r3, r0
 8013b36:	9b04      	ldr	r3, [sp, #16]
 8013b38:	4303      	orrs	r3, r0
 8013b3a:	3401      	adds	r4, #1
 8013b3c:	9304      	str	r3, [sp, #16]
 8013b3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b42:	4826      	ldr	r0, [pc, #152]	; (8013bdc <_svfiprintf_r+0x1f0>)
 8013b44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013b48:	2206      	movs	r2, #6
 8013b4a:	f7ec fb49 	bl	80001e0 <memchr>
 8013b4e:	2800      	cmp	r0, #0
 8013b50:	d038      	beq.n	8013bc4 <_svfiprintf_r+0x1d8>
 8013b52:	4b23      	ldr	r3, [pc, #140]	; (8013be0 <_svfiprintf_r+0x1f4>)
 8013b54:	bb1b      	cbnz	r3, 8013b9e <_svfiprintf_r+0x1b2>
 8013b56:	9b03      	ldr	r3, [sp, #12]
 8013b58:	3307      	adds	r3, #7
 8013b5a:	f023 0307 	bic.w	r3, r3, #7
 8013b5e:	3308      	adds	r3, #8
 8013b60:	9303      	str	r3, [sp, #12]
 8013b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b64:	4433      	add	r3, r6
 8013b66:	9309      	str	r3, [sp, #36]	; 0x24
 8013b68:	e767      	b.n	8013a3a <_svfiprintf_r+0x4e>
 8013b6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8013b6e:	460c      	mov	r4, r1
 8013b70:	2001      	movs	r0, #1
 8013b72:	e7a5      	b.n	8013ac0 <_svfiprintf_r+0xd4>
 8013b74:	2300      	movs	r3, #0
 8013b76:	3401      	adds	r4, #1
 8013b78:	9305      	str	r3, [sp, #20]
 8013b7a:	4619      	mov	r1, r3
 8013b7c:	f04f 0c0a 	mov.w	ip, #10
 8013b80:	4620      	mov	r0, r4
 8013b82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b86:	3a30      	subs	r2, #48	; 0x30
 8013b88:	2a09      	cmp	r2, #9
 8013b8a:	d903      	bls.n	8013b94 <_svfiprintf_r+0x1a8>
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d0c5      	beq.n	8013b1c <_svfiprintf_r+0x130>
 8013b90:	9105      	str	r1, [sp, #20]
 8013b92:	e7c3      	b.n	8013b1c <_svfiprintf_r+0x130>
 8013b94:	fb0c 2101 	mla	r1, ip, r1, r2
 8013b98:	4604      	mov	r4, r0
 8013b9a:	2301      	movs	r3, #1
 8013b9c:	e7f0      	b.n	8013b80 <_svfiprintf_r+0x194>
 8013b9e:	ab03      	add	r3, sp, #12
 8013ba0:	9300      	str	r3, [sp, #0]
 8013ba2:	462a      	mov	r2, r5
 8013ba4:	4b0f      	ldr	r3, [pc, #60]	; (8013be4 <_svfiprintf_r+0x1f8>)
 8013ba6:	a904      	add	r1, sp, #16
 8013ba8:	4638      	mov	r0, r7
 8013baa:	f3af 8000 	nop.w
 8013bae:	1c42      	adds	r2, r0, #1
 8013bb0:	4606      	mov	r6, r0
 8013bb2:	d1d6      	bne.n	8013b62 <_svfiprintf_r+0x176>
 8013bb4:	89ab      	ldrh	r3, [r5, #12]
 8013bb6:	065b      	lsls	r3, r3, #25
 8013bb8:	f53f af2c 	bmi.w	8013a14 <_svfiprintf_r+0x28>
 8013bbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013bbe:	b01d      	add	sp, #116	; 0x74
 8013bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bc4:	ab03      	add	r3, sp, #12
 8013bc6:	9300      	str	r3, [sp, #0]
 8013bc8:	462a      	mov	r2, r5
 8013bca:	4b06      	ldr	r3, [pc, #24]	; (8013be4 <_svfiprintf_r+0x1f8>)
 8013bcc:	a904      	add	r1, sp, #16
 8013bce:	4638      	mov	r0, r7
 8013bd0:	f7ff f8b4 	bl	8012d3c <_printf_i>
 8013bd4:	e7eb      	b.n	8013bae <_svfiprintf_r+0x1c2>
 8013bd6:	bf00      	nop
 8013bd8:	08015a28 	.word	0x08015a28
 8013bdc:	08015a32 	.word	0x08015a32
 8013be0:	00000000 	.word	0x00000000
 8013be4:	08013937 	.word	0x08013937
 8013be8:	08015a2e 	.word	0x08015a2e

08013bec <_read_r>:
 8013bec:	b538      	push	{r3, r4, r5, lr}
 8013bee:	4d07      	ldr	r5, [pc, #28]	; (8013c0c <_read_r+0x20>)
 8013bf0:	4604      	mov	r4, r0
 8013bf2:	4608      	mov	r0, r1
 8013bf4:	4611      	mov	r1, r2
 8013bf6:	2200      	movs	r2, #0
 8013bf8:	602a      	str	r2, [r5, #0]
 8013bfa:	461a      	mov	r2, r3
 8013bfc:	f7ee fd4c 	bl	8002698 <_read>
 8013c00:	1c43      	adds	r3, r0, #1
 8013c02:	d102      	bne.n	8013c0a <_read_r+0x1e>
 8013c04:	682b      	ldr	r3, [r5, #0]
 8013c06:	b103      	cbz	r3, 8013c0a <_read_r+0x1e>
 8013c08:	6023      	str	r3, [r4, #0]
 8013c0a:	bd38      	pop	{r3, r4, r5, pc}
 8013c0c:	20004b9c 	.word	0x20004b9c

08013c10 <_raise_r>:
 8013c10:	291f      	cmp	r1, #31
 8013c12:	b538      	push	{r3, r4, r5, lr}
 8013c14:	4604      	mov	r4, r0
 8013c16:	460d      	mov	r5, r1
 8013c18:	d904      	bls.n	8013c24 <_raise_r+0x14>
 8013c1a:	2316      	movs	r3, #22
 8013c1c:	6003      	str	r3, [r0, #0]
 8013c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c22:	bd38      	pop	{r3, r4, r5, pc}
 8013c24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013c26:	b112      	cbz	r2, 8013c2e <_raise_r+0x1e>
 8013c28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013c2c:	b94b      	cbnz	r3, 8013c42 <_raise_r+0x32>
 8013c2e:	4620      	mov	r0, r4
 8013c30:	f000 f830 	bl	8013c94 <_getpid_r>
 8013c34:	462a      	mov	r2, r5
 8013c36:	4601      	mov	r1, r0
 8013c38:	4620      	mov	r0, r4
 8013c3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c3e:	f000 b817 	b.w	8013c70 <_kill_r>
 8013c42:	2b01      	cmp	r3, #1
 8013c44:	d00a      	beq.n	8013c5c <_raise_r+0x4c>
 8013c46:	1c59      	adds	r1, r3, #1
 8013c48:	d103      	bne.n	8013c52 <_raise_r+0x42>
 8013c4a:	2316      	movs	r3, #22
 8013c4c:	6003      	str	r3, [r0, #0]
 8013c4e:	2001      	movs	r0, #1
 8013c50:	e7e7      	b.n	8013c22 <_raise_r+0x12>
 8013c52:	2400      	movs	r4, #0
 8013c54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013c58:	4628      	mov	r0, r5
 8013c5a:	4798      	blx	r3
 8013c5c:	2000      	movs	r0, #0
 8013c5e:	e7e0      	b.n	8013c22 <_raise_r+0x12>

08013c60 <raise>:
 8013c60:	4b02      	ldr	r3, [pc, #8]	; (8013c6c <raise+0xc>)
 8013c62:	4601      	mov	r1, r0
 8013c64:	6818      	ldr	r0, [r3, #0]
 8013c66:	f7ff bfd3 	b.w	8013c10 <_raise_r>
 8013c6a:	bf00      	nop
 8013c6c:	20000054 	.word	0x20000054

08013c70 <_kill_r>:
 8013c70:	b538      	push	{r3, r4, r5, lr}
 8013c72:	4d07      	ldr	r5, [pc, #28]	; (8013c90 <_kill_r+0x20>)
 8013c74:	2300      	movs	r3, #0
 8013c76:	4604      	mov	r4, r0
 8013c78:	4608      	mov	r0, r1
 8013c7a:	4611      	mov	r1, r2
 8013c7c:	602b      	str	r3, [r5, #0]
 8013c7e:	f7ee fcf1 	bl	8002664 <_kill>
 8013c82:	1c43      	adds	r3, r0, #1
 8013c84:	d102      	bne.n	8013c8c <_kill_r+0x1c>
 8013c86:	682b      	ldr	r3, [r5, #0]
 8013c88:	b103      	cbz	r3, 8013c8c <_kill_r+0x1c>
 8013c8a:	6023      	str	r3, [r4, #0]
 8013c8c:	bd38      	pop	{r3, r4, r5, pc}
 8013c8e:	bf00      	nop
 8013c90:	20004b9c 	.word	0x20004b9c

08013c94 <_getpid_r>:
 8013c94:	f7ee bcde 	b.w	8002654 <_getpid>

08013c98 <_fstat_r>:
 8013c98:	b538      	push	{r3, r4, r5, lr}
 8013c9a:	4d07      	ldr	r5, [pc, #28]	; (8013cb8 <_fstat_r+0x20>)
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	4604      	mov	r4, r0
 8013ca0:	4608      	mov	r0, r1
 8013ca2:	4611      	mov	r1, r2
 8013ca4:	602b      	str	r3, [r5, #0]
 8013ca6:	f7ee fd20 	bl	80026ea <_fstat>
 8013caa:	1c43      	adds	r3, r0, #1
 8013cac:	d102      	bne.n	8013cb4 <_fstat_r+0x1c>
 8013cae:	682b      	ldr	r3, [r5, #0]
 8013cb0:	b103      	cbz	r3, 8013cb4 <_fstat_r+0x1c>
 8013cb2:	6023      	str	r3, [r4, #0]
 8013cb4:	bd38      	pop	{r3, r4, r5, pc}
 8013cb6:	bf00      	nop
 8013cb8:	20004b9c 	.word	0x20004b9c

08013cbc <_isatty_r>:
 8013cbc:	b538      	push	{r3, r4, r5, lr}
 8013cbe:	4d06      	ldr	r5, [pc, #24]	; (8013cd8 <_isatty_r+0x1c>)
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	4604      	mov	r4, r0
 8013cc4:	4608      	mov	r0, r1
 8013cc6:	602b      	str	r3, [r5, #0]
 8013cc8:	f7ee fd1f 	bl	800270a <_isatty>
 8013ccc:	1c43      	adds	r3, r0, #1
 8013cce:	d102      	bne.n	8013cd6 <_isatty_r+0x1a>
 8013cd0:	682b      	ldr	r3, [r5, #0]
 8013cd2:	b103      	cbz	r3, 8013cd6 <_isatty_r+0x1a>
 8013cd4:	6023      	str	r3, [r4, #0]
 8013cd6:	bd38      	pop	{r3, r4, r5, pc}
 8013cd8:	20004b9c 	.word	0x20004b9c

08013cdc <_malloc_usable_size_r>:
 8013cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013ce0:	1f18      	subs	r0, r3, #4
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	bfbc      	itt	lt
 8013ce6:	580b      	ldrlt	r3, [r1, r0]
 8013ce8:	18c0      	addlt	r0, r0, r3
 8013cea:	4770      	bx	lr

08013cec <_init>:
 8013cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cee:	bf00      	nop
 8013cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013cf2:	bc08      	pop	{r3}
 8013cf4:	469e      	mov	lr, r3
 8013cf6:	4770      	bx	lr

08013cf8 <_fini>:
 8013cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cfa:	bf00      	nop
 8013cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013cfe:	bc08      	pop	{r3}
 8013d00:	469e      	mov	lr, r3
 8013d02:	4770      	bx	lr
