# 16 bit RISC Pipeline Processor
 4 stage pipeline implementation of a 16-bit RISC Processor in SystemVerilog that performs arithmetical, logical, data transfer, branch and halt operations. It also contains advanced management of data and control dependencies.

![1709066217899](https://github.com/Florin623/16-bit-RISC-Pipeline-Processor/assets/160400264/6e713b1f-6791-4117-922a-84b216c1342c)
