
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.053435                       # Number of seconds simulated
sim_ticks                                1053434895000                       # Number of ticks simulated
final_tick                               1053434895000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1142181                       # Simulator instruction rate (inst/s)
host_op_rate                                  1142181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5274847806                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747356                       # Number of bytes of host memory used
host_seconds                                   199.71                       # Real time elapsed on the host
sim_insts                                   228103883                       # Number of instructions simulated
sim_ops                                     228103883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst       246437248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39522496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          285959744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    246437248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     246437248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9358048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9358048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          7701164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1235078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8936242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        292439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             292439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          233936857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37517740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271454596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     233936857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233936857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8883366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8883366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8883366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         233936857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37517740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            280337962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8936242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     292439                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8936242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   292439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              553212416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18707072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               285959744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9358048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 292298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                292316                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1250534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            554362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1669224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            258749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            229039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1711258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            753556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           271809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           279523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           465598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           712395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1053434830000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               8936242                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               292439                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8643944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1429329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.046756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.555557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.618170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       318611     22.29%     22.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       305528     21.38%     43.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       169599     11.87%     55.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       149218     10.44%     65.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       113049      7.91%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       127357      8.91%     82.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70838      4.96%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26003      1.82%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149126     10.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1429329                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     498.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    277.535900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    556.843874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  47061703000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            209135653000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                43219720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5444.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24194.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       525.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7214621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      85                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114147.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    26558529500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     35176440000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    991698211750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    280337962                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             8645372                       # Transaction distribution
system.membus.trans_dist::ReadResp            8645372                       # Transaction distribution
system.membus.trans_dist::Writeback            292439                       # Transaction distribution
system.membus.trans_dist::ReadExReq            290870                       # Transaction distribution
system.membus.trans_dist::ReadExResp           290870                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18164923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18164923                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    295317792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           295317792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              295317792                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         10420957000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47267782000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                   8970721                       # number of replacements
system.l2.tags.tagsinuse                   509.836664                       # Cycle average of tags in use
system.l2.tags.total_refs                    16308734                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8971232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.817892                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  83605500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       38.098968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        423.327051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         48.410645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.074412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.826811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.094552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995775                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 433501661                       # Number of tag accesses
system.l2.tags.data_accesses                433501661                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst             12675940                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1691675                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14367615                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2266979                       # number of Writeback hits
system.l2.Writeback_hits::total               2266979                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             888599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                888599                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst              12675940                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2580274                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15256214                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             12675940                       # number of overall hits
system.l2.overall_hits::cpu.data              2580274                       # number of overall hits
system.l2.overall_hits::total                15256214                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst            7701164                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             944208                       # number of ReadReq misses
system.l2.ReadReq_misses::total               8645372                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           290870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              290870                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst             7701164                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1235078                       # number of demand (read+write) misses
system.l2.demand_misses::total                8936242                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst            7701164                       # number of overall misses
system.l2.overall_misses::cpu.data            1235078                       # number of overall misses
system.l2.overall_misses::total               8936242                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst 509063239250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  67651402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    576714641750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   9314977750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9314977750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst  509063239250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   76966380250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     586029619500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 509063239250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  76966380250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    586029619500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst         20377104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2635883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            23012987                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2266979                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2266979                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1179469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1179469                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          20377104                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3815352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24192456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         20377104                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3815352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24192456                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.377932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.358213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.375674                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.246611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.246611                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.377932                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.323713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369381                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.377932                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.323713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369381                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 66102.116414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 71648.834261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 66707.903575                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 32024.539313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 32024.539313                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 66102.116414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 62317.019856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65578.978221                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 66102.116414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 62317.019856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65578.978221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               292439                       # number of writebacks
system.l2.writebacks::total                    292439                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst       7701164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        944208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          8645372                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       290870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         290870                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst        7701164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1235078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8936242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst       7701164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1235078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8936242                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst 412681806250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  55801562000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 468483368250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5824438750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5824438750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst 412681806250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  61626000750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 474307807000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst 412681806250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  61626000750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 474307807000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.377932                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.358213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.375674                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.246611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.246611                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.377932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.323713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.377932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.323713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.369381                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 53586.939098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 59098.802383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54188.919603                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 20024.198955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 20024.198955                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 53586.939098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49896.444395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53076.875828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 53586.939098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49896.444395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53076.875828                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   803753439                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           23012987                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          23012987                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2266979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1179469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1179469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     40754208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9897683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50651891                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    652067328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194634592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          846701920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             846701920                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        14363207000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22132025250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3960767250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     19560363                       # DTB read hits
system.cpu.dtb.read_misses                         21                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 19560384                       # DTB read accesses
system.cpu.dtb.write_hits                    13092942                       # DTB write hits
system.cpu.dtb.write_misses                         5                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                13092947                       # DTB write accesses
system.cpu.dtb.data_hits                     32653305                       # DTB hits
system.cpu.dtb.data_misses                         26                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 32653331                       # DTB accesses
system.cpu.itb.fetch_hits                   228103910                       # ITB hits
system.cpu.itb.fetch_misses                        37                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               228103947                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls               453775                       # Number of system calls
system.cpu.numCycles                       2106869790                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   228103883                       # Number of instructions committed
system.cpu.committedOps                     228103883                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             216359828                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                4603343                       # Number of float alu accesses
system.cpu.num_func_calls                     4865475                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     18906393                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    216359828                       # number of integer instructions
system.cpu.num_fp_insts                       4603343                       # number of float instructions
system.cpu.num_int_register_reads           342097573                       # number of times the integer registers were read
system.cpu.num_int_register_writes          181110820                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              6073875                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             3618993                       # number of times the floating registers were written
system.cpu.num_mem_refs                      32653331                       # number of memory refs
system.cpu.num_load_insts                    19560384                       # Number of load instructions
system.cpu.num_store_insts                   13092947                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2106869790                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27029483                       # Number of branches fetched
system.cpu.op_class::No_OpClass               5230612      2.29%      2.29% # Class of executed instruction
system.cpu.op_class::IntAlu                 184816106     81.02%     83.32% # Class of executed instruction
system.cpu.op_class::IntMult                  2140284      0.94%     84.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     84.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1869159      0.82%     85.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                  194726      0.09%     85.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                  407023      0.18%     85.34% # Class of executed instruction
system.cpu.op_class::FloatMult                 600474      0.26%     85.60% # Class of executed instruction
system.cpu.op_class::FloatDiv                   57729      0.03%     85.63% # Class of executed instruction
system.cpu.op_class::FloatSqrt                  18998      0.01%     85.63% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.63% # Class of executed instruction
system.cpu.op_class::MemRead                 19675850      8.63%     94.26% # Class of executed instruction
system.cpu.op_class::MemWrite                13092948      5.74%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  228103909                       # Class of executed instruction
system.cpu.icache.tags.replacements          20377040                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.999314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           207726806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          20377104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.194128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          37140250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.999314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         248481014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        248481014                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    207726806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207726806                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     207726806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207726806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    207726806                       # number of overall hits
system.cpu.icache.overall_hits::total       207726806                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     20377104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      20377104                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     20377104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       20377104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     20377104                       # number of overall misses
system.cpu.icache.overall_misses::total      20377104                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 700463793750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 700463793750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 700463793750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 700463793750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 700463793750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 700463793750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    228103910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    228103910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    228103910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    228103910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    228103910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    228103910                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.089333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.089333                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.089333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.089333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.089333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.089333                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34375.041407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34375.041407                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34375.041407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34375.041407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34375.041407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34375.041407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     20377104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     20377104                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     20377104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     20377104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     20377104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     20377104                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 656199743250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 656199743250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 656199743250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 656199743250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 656199743250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 656199743250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.089333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.089333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.089333                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.089333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.089333                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.089333                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32202.796985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32202.796985                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32202.796985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32202.796985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32202.796985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32202.796985                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3815320                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28837953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3815352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.558399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          14376250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69121962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69121962                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     16809017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16809017                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11798007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11798007                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       115463                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115463                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       115466                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115466                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      28607024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28607024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28607024                       # number of overall hits
system.cpu.dcache.overall_hits::total        28607024                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2635880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2635880                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1179469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1179469                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3815349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3815349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3815349                       # number of overall misses
system.cpu.dcache.overall_misses::total       3815349                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  92766412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  92766412000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21739452250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21739452250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       142500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       142500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 114505864250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114505864250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 114505864250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114505864250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     19444897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19444897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12977476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12977476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       115466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       115466                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115466                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32422373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32422373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32422373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32422373                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.135556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.135556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.090886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090886                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000026                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000026                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.117676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.117676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117676                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35193.715951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35193.715951                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18431.558820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18431.558820                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        47500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        47500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30011.897798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30011.897798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30011.897798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30011.897798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2266979                       # number of writebacks
system.cpu.dcache.writebacks::total           2266979                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2635880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2635880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1179469                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1179469                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3815349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3815349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3815349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3815349                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  87203900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87203900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19380436750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19380436750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       135500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 106584336750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106584336750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 106584336750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106584336750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.135556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.090886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.090886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.117676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.117676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117676                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33083.410474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33083.410474                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16431.493113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16431.493113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 45166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27935.671612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27935.671612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27935.671612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27935.671612                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
