;redcode
;assert 1
	SPL 0, @-435
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 12, @10
	CMP 12, @10
	ADD @-127, 110
	ADD @-127, 110
	JMP 120, 9
	SUB 0, 29
	SUB -207, <-120
	CMP @-127, 100
	DJN @230, -90
	SPL <0
	MOV -207, <-120
	SPL <0
	SUB 0, 29
	SUB #72, @200
	SUB -207, <-120
	JMZ 604, 0
	SUB @127, 106
	SPL 0, @-435
	CMP -207, <-120
	SLT 20, @12
	ADD @-127, 100
	SUB @-127, 100
	SPL 0, @-435
	SLT #72, @200
	JMP 120, 9
	ADD #270, <0
	SUB 0, 290
	SUB 0, @310
	MOV -7, <-20
	ADD #270, <0
	SUB @121, 106
	SUB @121, 106
	SUB #72, @200
	SPL 0, @-435
	SUB @121, 106
	SUB -228, 310
	SPL 0, @-435
	SUB -207, <-120
	CMP -702, -0
	SPL @200, 90
	MOV -1, <-20
	SPL 0, @-435
	SUB 12, @11
	SUB #72, @209
	SUB @-127, 110
	MOV -1, <-20
	MOV -1, <-20
	CMP 12, @10
	DJN -1, @-20
	SUB #-407, <-120
