 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:49:40 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.4121     0.4121 f
  U1153/ZN (INV_X8)                                     0.1726     0.5847 r
  U1235/ZN (XNOR2_X2)                                   0.3346     0.9193 r
  U1236/ZN (XNOR2_X2)                                   0.3367     1.2560 r
  U693/ZN (XNOR2_X2)                                    0.3129     1.5689 r
  U692/ZN (INV_X2)                                      0.0553     1.6243 f
  U702/ZN (NOR2_X2)                                     0.1653     1.7896 r
  U699/ZN (NAND2_X1)                                    0.0867     1.8763 f
  U697/ZN (NAND3_X2)                                    0.1061     1.9824 r
  U694/ZN (NAND3_X2)                                    0.0961     2.0785 f
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.0785 f
  data arrival time                                                2.0785

  clock clk (rise edge)                                 2.4340     2.4340
  clock network delay (ideal)                           0.0000     2.4340
  clock uncertainty                                    -0.0500     2.3840
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.3840 r
  library setup time                                   -0.3066     2.0774
  data required time                                               2.0774
  --------------------------------------------------------------------------
  data required time                                               2.0774
  data arrival time                                               -2.0785
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0011


1
