I 000044 55 31466         1385311921540 top
(_unit VHDL (top 0 31 (top 0 34 ))
	(_version v98)
	(_time 1385311921541 2013.11.24 23:52:01)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(VITAL_Timing)))
	(_code 80d38c8ed6d6d4978487d58690dbd586d68780878486d6)
	(_entity
		(_time 1385311921495)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(VITAL_Timing)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal InstancePath ~STRING~13 0 41 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 43 (_entity -1 ((i 1)))))
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 44 (_entity -1 ((d 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 45 (_entity -1 ((i 0)))))
				(_generic (_internal f_CLKA_LOCK ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 3)))))
				(_generic (_internal tipd_CLKA ~extieee.VITAL_Timing.VitalDelayType01 0 47 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA0 ~extieee.VITAL_Timing.VitalDelayType01 0 48 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA1 ~extieee.VITAL_Timing.VitalDelayType01 0 49 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA2 ~extieee.VITAL_Timing.VitalDelayType01 0 50 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA3 ~extieee.VITAL_Timing.VitalDelayType01 0 51 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA4 ~extieee.VITAL_Timing.VitalDelayType01 0 52 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB0 ~extieee.VITAL_Timing.VitalDelayType01 0 53 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB1 ~extieee.VITAL_Timing.VitalDelayType01 0 54 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB2 ~extieee.VITAL_Timing.VitalDelayType01 0 55 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB3 ~extieee.VITAL_Timing.VitalDelayType01 0 56 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB4 ~extieee.VITAL_Timing.VitalDelayType01 0 57 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC0 ~extieee.VITAL_Timing.VitalDelayType01 0 58 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC1 ~extieee.VITAL_Timing.VitalDelayType01 0 59 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC2 ~extieee.VITAL_Timing.VitalDelayType01 0 60 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC3 ~extieee.VITAL_Timing.VitalDelayType01 0 61 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC4 ~extieee.VITAL_Timing.VitalDelayType01 0 62 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB0 ~extieee.VITAL_Timing.VitalDelayType01 0 63 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB1 ~extieee.VITAL_Timing.VitalDelayType01 0 64 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB2 ~extieee.VITAL_Timing.VitalDelayType01 0 65 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB3 ~extieee.VITAL_Timing.VitalDelayType01 0 66 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB4 ~extieee.VITAL_Timing.VitalDelayType01 0 67 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC0 ~extieee.VITAL_Timing.VitalDelayType01 0 68 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC1 ~extieee.VITAL_Timing.VitalDelayType01 0 69 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC2 ~extieee.VITAL_Timing.VitalDelayType01 0 70 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC3 ~extieee.VITAL_Timing.VitalDelayType01 0 71 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC4 ~extieee.VITAL_Timing.VitalDelayType01 0 72 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_EXTFB ~extieee.VITAL_Timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV5 ~extieee.VITAL_Timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV6 ~extieee.VITAL_Timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY0 ~extieee.VITAL_Timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY1 ~extieee.VITAL_Timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY2 ~extieee.VITAL_Timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY3 ~extieee.VITAL_Timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY4 ~extieee.VITAL_Timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBSEL0 ~extieee.VITAL_Timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBSEL1 ~extieee.VITAL_Timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV5 ~extieee.VITAL_Timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV6 ~extieee.VITAL_Timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_POWERDOWN ~extieee.VITAL_Timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL0 ~extieee.VITAL_Timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL1 ~extieee.VITAL_Timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL2 ~extieee.VITAL_Timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_XDLYSEL ~extieee.VITAL_Timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_CLKA_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 124 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 125 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 126 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_LOCK ~extieee.VITAL_Timing.VitalDelayType01 0 127 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_YB ~extieee.VITAL_Timing.VitalDelayType01 0 128 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_YC ~extieee.VITAL_Timing.VitalDelayType01 0 129 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 130 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 131 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 132 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_YB ~extieee.VITAL_Timing.VitalDelayType01 0 133 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_YC ~extieee.VITAL_Timing.VitalDelayType01 0 134 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 135 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 136 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 137 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_YB ~extieee.VITAL_Timing.VitalDelayType01 0 138 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_YC ~extieee.VITAL_Timing.VitalDelayType01 0 139 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_ULOGIC 0 143 (_entity (_in ))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_ULOGIC 0 144 (_entity (_in ))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_ULOGIC 0 145 (_entity (_in ))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_ULOGIC 0 146 (_entity (_in ))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_ULOGIC 0 147 (_entity (_in ))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_ULOGIC 0 148 (_entity (_in ))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_ULOGIC 0 149 (_entity (_in ))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_ULOGIC 0 150 (_entity (_in ))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_ULOGIC 0 151 (_entity (_in ))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_ULOGIC 0 152 (_entity (_in ))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_ULOGIC 0 153 (_entity (_in ))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_ULOGIC 0 154 (_entity (_in ))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_ULOGIC 0 155 (_entity (_in ))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_ULOGIC 0 156 (_entity (_in ))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_ULOGIC 0 157 (_entity (_in ))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_ULOGIC 0 158 (_entity (_in ))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_ULOGIC 0 159 (_entity (_in ))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_ULOGIC 0 160 (_entity (_in ))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_ULOGIC 0 161 (_entity (_in ))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_ULOGIC 0 162 (_entity (_in ))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_ULOGIC 0 163 (_entity (_in ))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_ULOGIC 0 164 (_entity (_in ))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_ULOGIC 0 165 (_entity (_in ))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_ULOGIC 0 166 (_entity (_in ))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_ULOGIC 0 167 (_entity (_in ))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_ULOGIC 0 168 (_entity (_in ))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_ULOGIC 0 169 (_entity (_in ))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 170 (_entity (_in ))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 171 (_entity (_in ))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 172 (_entity (_in ))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 173 (_entity (_in ))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 174 (_entity (_in ))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_ULOGIC 0 175 (_entity (_in ))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_ULOGIC 0 176 (_entity (_in ))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_ULOGIC 0 177 (_entity (_in ))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_ULOGIC 0 178 (_entity (_in ))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_ULOGIC 0 179 (_entity (_in ))))
				(_port (_internal FBDlY1 ~extieee.std_logic_1164.STD_ULOGIC 0 180 (_entity (_in ))))
				(_port (_internal FBDlY4 ~extieee.std_logic_1164.STD_ULOGIC 0 181 (_entity (_in ))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_ULOGIC 0 182 (_entity (_in ))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_ULOGIC 0 183 (_entity (_in ))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 184 (_entity (_in ))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 185 (_entity (_in ))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 186 (_entity (_in ))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 187 (_entity (_in ))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 188 (_entity (_in ))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_ULOGIC 0 189 (_entity (_in ))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_ULOGIC 0 190 (_entity (_in ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 191 (_entity (_in ))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 192 (_entity (_in ))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 193 (_entity (_in ))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 194 (_entity (_in ))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 195 (_entity (_in ))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 196 (_entity (_in ))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 197 (_entity (_in ))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 198 (_entity (_in ))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 199 (_entity (_in ))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 200 (_entity (_in ))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 201 (_entity (_in ))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 202 (_entity (_in ))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 203 (_entity (_in ))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 204 (_entity (_in ))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 205 (_entity (_in ))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 206 (_entity (_in ))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 207 (_entity (_in ))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 208 (_entity (_in ))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 209 (_entity (_in ))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 210 (_entity (_in ))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 211 (_entity (_in ))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 212 (_entity (_in ))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 213 (_entity (_in ))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 214 (_entity (_in ))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_ULOGIC 0 215 (_entity (_in ))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_ULOGIC 0 216 (_entity (_in ))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_ULOGIC 0 217 (_entity (_in ))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_ULOGIC 0 218 (_entity (_in ))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_ULOGIC 0 219 (_entity (_in ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_ULOGIC 0 220 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_ULOGIC 0 221 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_ULOGIC 0 222 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_ULOGIC 0 223 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_ULOGIC 0 224 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_ULOGIC 0 225 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 240 (_component pll )
		(_port
			((CLKA)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC4)(Dangling_Input_Signal_STD_ULOGIC))
			((EXTFB)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV5)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV6)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY2)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY3)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDlY1)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDlY4)(Dangling_Input_Signal_STD_ULOGIC))
			((FBSEL0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBSEL1)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV5)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV6)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((POWERDOWN)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL0)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL1)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL2)(Dangling_Input_Signal_STD_ULOGIC))
			((XDLYSEL)(Dangling_Input_Signal_STD_ULOGIC))
		)
		(_use (_entity proasic3 pll)
			(_generic
				((VCOFREQUENCY)((d 0)))
				((f_CLKA_LOCK)((i 3)))
				((InstancePath)(_string \"*"\))
				((MsgOn)((i 1)))
				((tipd_EXTFB)(((ns 0))((ns 0))))
				((tipd_POWERDOWN)(((ns 0))((ns 0))))
				((tipd_OADIV0)(((ns 0))((ns 0))))
				((tipd_OADIV1)(((ns 0))((ns 0))))
				((tipd_OADIV2)(((ns 0))((ns 0))))
				((tipd_OADIV3)(((ns 0))((ns 0))))
				((tipd_OADIV4)(((ns 0))((ns 0))))
				((tipd_OAMUX0)(((ns 0))((ns 0))))
				((tipd_OAMUX1)(((ns 0))((ns 0))))
				((tipd_OAMUX2)(((ns 0))((ns 0))))
				((tipd_DLYGLA0)(((ns 0))((ns 0))))
				((tipd_DLYGLA1)(((ns 0))((ns 0))))
				((tipd_DLYGLA2)(((ns 0))((ns 0))))
				((tipd_DLYGLA3)(((ns 0))((ns 0))))
				((tipd_DLYGLA4)(((ns 0))((ns 0))))
				((tipd_OBDIV0)(((ns 0))((ns 0))))
				((tipd_OBDIV1)(((ns 0))((ns 0))))
				((tipd_OBDIV2)(((ns 0))((ns 0))))
				((tipd_OBDIV3)(((ns 0))((ns 0))))
				((tipd_OBDIV4)(((ns 0))((ns 0))))
				((tipd_OBMUX0)(((ns 0))((ns 0))))
				((tipd_OBMUX1)(((ns 0))((ns 0))))
				((tipd_OBMUX2)(((ns 0))((ns 0))))
				((tipd_DLYYB0)(((ns 0))((ns 0))))
				((tipd_DLYYB1)(((ns 0))((ns 0))))
				((tipd_DLYYB2)(((ns 0))((ns 0))))
				((tipd_DLYYB3)(((ns 0))((ns 0))))
				((tipd_DLYYB4)(((ns 0))((ns 0))))
				((tipd_DLYGLB0)(((ns 0))((ns 0))))
				((tipd_DLYGLB1)(((ns 0))((ns 0))))
				((tipd_DLYGLB2)(((ns 0))((ns 0))))
				((tipd_DLYGLB3)(((ns 0))((ns 0))))
				((tipd_DLYGLB4)(((ns 0))((ns 0))))
				((tipd_OCDIV0)(((ns 0))((ns 0))))
				((tipd_OCDIV1)(((ns 0))((ns 0))))
				((tipd_OCDIV2)(((ns 0))((ns 0))))
				((tipd_OCDIV3)(((ns 0))((ns 0))))
				((tipd_OCDIV4)(((ns 0))((ns 0))))
				((tipd_OCMUX0)(((ns 0))((ns 0))))
				((tipd_OCMUX1)(((ns 0))((ns 0))))
				((tipd_OCMUX2)(((ns 0))((ns 0))))
				((tipd_DLYYC0)(((ns 0))((ns 0))))
				((tipd_DLYYC1)(((ns 0))((ns 0))))
				((tipd_DLYYC2)(((ns 0))((ns 0))))
				((tipd_DLYYC3)(((ns 0))((ns 0))))
				((tipd_DLYYC4)(((ns 0))((ns 0))))
				((tipd_DLYGLC0)(((ns 0))((ns 0))))
				((tipd_DLYGLC1)(((ns 0))((ns 0))))
				((tipd_DLYGLC2)(((ns 0))((ns 0))))
				((tipd_DLYGLC3)(((ns 0))((ns 0))))
				((tipd_DLYGLC4)(((ns 0))((ns 0))))
				((tipd_FINDIV0)(((ns 0))((ns 0))))
				((tipd_FINDIV1)(((ns 0))((ns 0))))
				((tipd_FINDIV2)(((ns 0))((ns 0))))
				((tipd_FINDIV3)(((ns 0))((ns 0))))
				((tipd_FINDIV4)(((ns 0))((ns 0))))
				((tipd_FINDIV5)(((ns 0))((ns 0))))
				((tipd_FINDIV6)(((ns 0))((ns 0))))
				((tipd_FBDIV0)(((ns 0))((ns 0))))
				((tipd_FBDIV1)(((ns 0))((ns 0))))
				((tipd_FBDIV2)(((ns 0))((ns 0))))
				((tipd_FBDIV3)(((ns 0))((ns 0))))
				((tipd_FBDIV4)(((ns 0))((ns 0))))
				((tipd_FBDIV5)(((ns 0))((ns 0))))
				((tipd_FBDIV6)(((ns 0))((ns 0))))
				((tipd_FBDLY0)(((ns 0))((ns 0))))
				((tipd_FBDLY1)(((ns 0))((ns 0))))
				((tipd_FBDLY2)(((ns 0))((ns 0))))
				((tipd_FBDLY3)(((ns 0))((ns 0))))
				((tipd_FBDLY4)(((ns 0))((ns 0))))
				((tipd_FBSEL0)(((ns 0))((ns 0))))
				((tipd_FBSEL1)(((ns 0))((ns 0))))
				((tipd_XDLYSEL)(((ns 0))((ns 0))))
				((tipd_VCOSEL0)(((ns 0))((ns 0))))
				((tipd_VCOSEL1)(((ns 0))((ns 0))))
				((tipd_VCOSEL2)(((ns 0))((ns 0))))
				((tpd_EXTFB_GLA)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLA)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_LOCK)(((ns 4591870180066957722))((ns 4591870180066957722))))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDlY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDlY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_object
		(_type (_internal ~STRING~13 0 41 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 230 (_architecture ((i 4)))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 233 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.STD_ULOGIC 0 234 (_architecture (_uni ))))
		(_process
			(line__324(_architecture 0 0 324 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType01 (ieee VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 1523          1385312974975 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312974976 2013.11.25 00:09:34)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0959080f565f581f5d5c1d535d0e0b0a0d0a090f0a)
	(_entity
		(_time 1385312974973)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__45(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 770 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1399          1385312987765 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312987766 2013.11.25 00:09:47)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 01050607565750175557155b550603020502010702)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385312989684 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312989685 2013.11.25 00:09:49)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8084d18ed6d6d196d4d694dad48782838483808683)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385312992118 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312992119 2013.11.25 00:09:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 01040707565750175557155b550603020502010702)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385313008687 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313008688 2013.11.25 00:10:08)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b8bfede6efe8afedefade3edbebbbabdbab9bfba)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1505          1385313292187 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313292188 2013.11.25 00:14:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9e999ecf9d9add9f9adf919fccc9c8cfc8cbcdc8)
	(_entity
		(_time 1385313292185)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1633          1385313300752 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313300753 2013.11.25 00:15:00)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f6c6f3a3f696e2968382b656b383d3c3b3c3f393c)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1633          1385313303105 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313303106 2013.11.25 00:15:03)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 732375722625226524746729277471707770737570)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1633          1385313307754 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313307755 2013.11.25 00:15:07)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9b9d9f949fcdca8dcc9c8fc1cf9c99989f989b9d98)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1525          1385313927445 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313927446 2013.11.25 00:25:27)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 636d60633635327534647739376461606760636560)
	(_entity
		(_time 1385313910703)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1526          1385314200958 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314200959 2013.11.25 00:30:00)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f181a4d4f191e5918485b151b484d4c4b4c4f494c)
	(_entity
		(_time 1385314181024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1530          1385314517583 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314517584 2013.11.25 00:35:17)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0cec695969691d697c6d49a94c7c2c3c4c3c0c6c3)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_target(3(6))(3)(3(d_5_0)))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1530          1385314682704 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314682705 2013.11.25 00:38:02)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fbfdadabffadaaedacfdefa1affcf9f8fff8fbfdf8)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_target(3(6))(3)(3(d_5_0)))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1525          1385314858110 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314858111 2013.11.25 00:40:58)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57030554060106410051430d035055545354575154)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1544          1385315007992 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315007993 2013.11.25 00:43:27)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa9a8f8aff9feb9f8a9bbf5fba8adacabacafa9ac)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1789          1385315084581 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315084582 2013.11.25 00:44:44)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aeabadf9adf8ffb8f9abbaf4faa9acadaaadaea8ad)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1767          1385315215099 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315215100 2013.11.25 00:46:55)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57530254060106410051430d035055545354575154)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(3(d_5_0)))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1773          1385315533694 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315533695 2013.11.25 00:52:13)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76702177262027602170622c227174757275767075)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3(d_5_0))(3))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1724          1385315632513 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315632514 2013.11.25 00:53:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4448494f1d1a5d1f185f111f4c49484f484b4d48)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1768          1385315781780 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315781793 2013.11.25 00:56:21)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 431148411615125514445719174441404740434540)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"011000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
V 000049 55 1768          1385316150888 behavior
(_unit VHDL (counter40 0 31 (behavior 0 42 ))
	(_version v98)
	(_time 1385316150889 2013.11.25 01:02:30)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7c2d7c7f2b2c6b2a7a6927297a7f7e797e7d7b7e)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_architecture (_uni (_string \"011000"\)))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2068          1385316547574 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316547575 2013.11.25 01:09:07)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 848ad48ad6d2d592d38290ded08386878582d08287)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{20~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(20))))(_simpleassign BUF)(_target(2))(_sensitivity(9(20))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2946          1385316734291 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316734292 2013.11.25 01:12:14)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87878389d6d1d691d08793ddd38085848681d38184)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(19))))(_simpleassign BUF)(_target(2))(_sensitivity(9(19))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((G2Hz)(adder_value(18))))(_simpleassign BUF)(_target(3))(_sensitivity(9(18))))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((G4Hz)(adder_value(17))))(_simpleassign BUF)(_target(4))(_sensitivity(9(17))))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((G8Hz)(adder_value(16))))(_simpleassign BUF)(_target(5))(_sensitivity(9(16))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((G128Hz)(adder_value(12))))(_simpleassign BUF)(_target(7))(_sensitivity(9(12))))))
			(line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((G1024Hz)(adder_value(9))))(_simpleassign BUF)(_target(8))(_sensitivity(9(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2946          1385316735914 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316735915 2013.11.25 01:12:15)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddd8a8fdf8b8ccb8addc98789dadfdedcdb89dbde)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(19))))(_simpleassign BUF)(_target(2))(_sensitivity(9(19))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((G2Hz)(adder_value(18))))(_simpleassign BUF)(_target(3))(_sensitivity(9(18))))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((G4Hz)(adder_value(17))))(_simpleassign BUF)(_target(4))(_sensitivity(9(17))))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((G8Hz)(adder_value(16))))(_simpleassign BUF)(_target(5))(_sensitivity(9(16))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((G128Hz)(adder_value(12))))(_simpleassign BUF)(_target(7))(_sensitivity(9(12))))))
			(line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((G1024Hz)(adder_value(9))))(_simpleassign BUF)(_target(8))(_sensitivity(9(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 1438          1385316953716 behavior
(_unit VHDL (counter 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385316953717 2013.11.25 01:15:53)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 792c7b78262f286f2d766d232d7e7b7f7a7f2f7e7c)
	(_entity
		(_time 1385316953714)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1440          1385317020555 behavior
(_unit VHDL (counter16 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385317020556 2013.11.25 01:17:00)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6237666236343374366d7638366560616361646461)
	(_entity
		(_time 1385317020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000044 55 4310          1385317309263 top
(_unit VHDL (top 0 25 (top 0 41 ))
	(_version v98)
	(_time 1385317309264 2013.11.25 01:21:49)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecaca9bcd989ad9cfc088959fc9cac898c9cec9ca)
	(_entity
		(_time 1385317309247)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter16
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation U1 0 81 (_component counter16 )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Led))
		)
		(_use (_entity . counter16)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 88 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation U3 0 101 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2451          1385446803542 behaviour
(_unit VHDL (dm74ls47 0 10 (behaviour 0 29 ))
	(_version v98)
	(_time 1385446803543 2013.11.26 13:20:03)
	(_source (\./src/BCD_7Seg_Decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code eceaedbfebbebfffece8afb7beefe8efebeae8eab8)
	(_entity
		(_time 1385446803540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal mergedbits_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_variable (_internal mergedbits_out ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529026 197379 )
		(33686018 131843 )
		(50528771 197378 )
		(50463235 197379 )
		(33686275 131843 )
		(50463491 197123 )
		(50529027 197123 )
		(33686018 197379 )
		(50529027 197379 )
		(50463491 197379 )
		(33751811 197379 )
		(50529027 131587 )
		(50529026 197122 )
		(50528771 131843 )
		(50529027 197122 )
		(33751811 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 2451          1385446820876 behaviour
(_unit VHDL (dm74ls47 0 10 (behaviour 0 29 ))
	(_version v98)
	(_time 1385446820877 2013.11.26 13:20:20)
	(_source (\./src/BCD_7Seg_Decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c7c29692949594d4c7c3849c95c4c3c4c0c1c3c193)
	(_entity
		(_time 1385446803539)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal mergedbits_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_variable (_internal mergedbits_out ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529026 197379 )
		(33686018 131843 )
		(50528771 197378 )
		(50463235 197379 )
		(33686275 131843 )
		(50463491 197123 )
		(50529027 197123 )
		(33686018 197379 )
		(50529027 197379 )
		(50463491 197379 )
		(33751811 197379 )
		(50529027 131587 )
		(50529026 197122 )
		(50528771 131843 )
		(50529027 197122 )
		(33751811 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 1 -1
	)
)
I 000044 55 6580          1385447246850 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385447246851 2013.11.26 13:27:26)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67346067363133706b65213c366063613160676063)
	(_entity
		(_time 1385447246834)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter16
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 104 (_component counter16 )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter16)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 111 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation U3 0 124 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation U4 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 2944          1385448351182 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385448351183 2013.11.26 13:45:51)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 92c6959dc6c4c384c59d86c8c69590919394c69491)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_simpleassign BUF)(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_simpleassign BUF)(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_simpleassign BUF)(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_simpleassign BUF)(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_simpleassign BUF)(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_simpleassign BUF)(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
V 000049 55 1556          1385518469115 behavior
(_unit VHDL (counter16 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385518469116 2013.11.27 09:14:29)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9acacc959dcccb8cce958ec0ce9d98999b999c9c99)
	(_entity
		(_time 1385317020552)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(adder_value)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1689          1385518556671 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v98)
	(_time 1385518556672 2013.11.27 09:15:56)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7073767126262166247e642a247772767376267775)
	(_entity
		(_time 1385518556655)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1689          1385518563583 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v98)
	(_time 1385518563584 2013.11.27 09:16:03)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f6e6c6f6f393e793b617b353b686d696c6939686a)
	(_entity
		(_time 1385518556654)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 2944          1385518731149 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385518731150 2013.11.27 09:18:51)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d2828780868483c485ddc68886d5d0d1d3d486d4d1)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_simpleassign BUF)(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_simpleassign BUF)(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_simpleassign BUF)(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_simpleassign BUF)(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_simpleassign BUF)(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_simpleassign BUF)(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000044 55 6606          1385518736284 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518736285 2013.11.27 09:18:56)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded8d98cdd888ac9d2dc98858fd9dad888d9ded9da)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U4 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385518791686 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518791687 2013.11.27 09:19:51)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4f4d1a1f4b490a111f5b464c1a191b4b1a1d1a19)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385518900204 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518900205 2013.11.27 09:21:40)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141a1913464240031816524f451310124213141310)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385519822958 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385519822959 2013.11.27 09:37:02)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77227076262123607b27312c267073712170777073)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 123 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385519885750 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385519885751 2013.11.27 09:38:05)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64326564363230736834223f356360623263646360)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 123 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 1828          1441951212966 behavior
(_unit VHDL (counter50 0 32 (behavior 0 42 ))
	(_version v63)
	(_time 1441951212967 2015.09.11 13:00:12)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cd999a98cf9b9cdb9acbd99799)
	(_entity
		(_time 1441951212964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1851          1441951237110 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1441951237111 2015.09.11 13:00:37)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1d4a1d1d4c4b0c4d1c0e404e)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 6763          1441951271561 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v63)
	(_time 1441951271562 2015.09.11 13:01:11)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aff9a9f8aff9fbb8a3ffe9f4fe)
	(_entity
		(_time 1441951271559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1024Hz)(G1024Hz))
				((G128Hz)(G128Hz))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G32Hz)(G32Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 123 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_implicit)
			(_port
				((Ain)(Ain))
				((Bin)(Bin))
				((Cin)(Cin))
				((Din)(Din))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((e)(e))
				((f)(f))
				((g)(g))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 2890          1441951299640 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v63)
	(_time 1441951299641 2015.09.11 13:01:39)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d5a5e5e5f0b0c4b0a52490709)
	(_entity
		(_time 1441951299638)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 1768          1441951301734 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v63)
	(_time 1441951301735 2015.09.11 13:01:41)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b8c80858fddda9ddf859fd1df)
	(_entity
		(_time 1441951301732)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 4 -1
	)
)
I 000050 55 2629          1441951303270 behaviour
(_unit VHDL (dm74ls47 0 10 (behaviour 0 29 ))
	(_version v63)
	(_time 1441951303271 2015.09.11 13:01:43)
	(_source (\./src/BCD_7Seg_Decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8681d788d4d4d5958682c5ddd4)
	(_entity
		(_time 1441951303268)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal mergedbits_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_variable (_internal mergedbits_out ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 197379 )
		(33686018 131843 )
		(50528771 197378 )
		(50463235 197379 )
		(33686275 131843 )
		(50463491 197123 )
		(50529027 197123 )
		(33686018 197379 )
		(50529027 197379 )
		(50463491 197379 )
		(33751811 197379 )
		(50529027 131587 )
		(50529026 197122 )
		(50528771 131843 )
		(50529027 197122 )
		(33751811 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 1 -1
	)
)
I 000044 55 6603          1441951305829 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v63)
	(_time 1441951305830 2015.09.11 13:01:45)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888d8486d6dedc9f84d8ced3d9)
	(_entity
		(_time 1441951271558)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 123 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 1397          1441951813249 Couter10
(_unit VHDL (couter10 0 29 (couter10 0 40 ))
	(_version v63)
	(_time 1441951813250 2015.09.11 13:10:13)
	(_source (\./src/Couter10.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a6f5a3f1f6f0f7b1a3f3b3fdf5)
	(_entity
		(_time 1441951718003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(33751555 )
	)
	(_model . Couter10 1 -1
	)
)
I 000049 55 1412          1441951863004 Couter10
(_unit VHDL (couter10 0 29 (couter10 0 40 ))
	(_version v63)
	(_time 1441951863005 2015.09.11 13:11:03)
	(_source (\./src/Couter10.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcabf7acf9aaadebf9ace9a7af)
	(_entity
		(_time 1441951718003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(33751555 )
		(50463490 )
	)
	(_model . Couter10 1 -1
	)
)
I 000048 55 1408          1441951927914 Couter6
(_unit VHDL (couter6 0 29 (couter6 0 40 ))
	(_version v63)
	(_time 1441951927915 2015.09.11 13:12:07)
	(_source (\./src/Couter6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c19399c6c0c78193c683cdc5)
	(_entity
		(_time 1441951927899)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50529026 )
		(33686274 )
	)
	(_model . Couter6 1 -1
	)
)
I 000049 55 3063          1442106750959 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1442106750960 2015.09.13 08:12:30)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0a090b5c5a5a1b5858195759)
	(_entity
		(_time 1442106750957)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1840          1442106750963 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1442106750964 2015.09.13 08:12:30)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0a090b5c5a5a1b5f5f195759)
	(_entity
		(_time 1442106750957)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000049 55 1851          1442132541888 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442132541889 2015.09.13 15:22:21)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7e8edb4b6b1b6f1b0e1f3bdb3)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1851          1442132560447 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442132560448 2015.09.13 15:22:40)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5a095b595d0c0b4c0d5c4e000e)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1927          1442133707890 behavior
(_unit VHDL (counter128_100 0 32 (behavior 0 43 ))
	(_version v63)
	(_time 1442133707891 2015.09.13 15:41:47)
	(_source (\./src/counter128_100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97979098c6c1c681c09183cdc3)
	(_entity
		(_time 1442133666071)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal CS0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal CS1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 37 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0)(1))(_monitor)(_read(4)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1765          1442135282778 behavior
(_unit VHDL (counter128_100 0 32 (behavior 0 42 ))
	(_version v63)
	(_time 1442135282779 2015.09.13 16:08:02)
	(_source (\./src/counter128_100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8181d18fd6d7d097d5d095dbd5)
	(_entity
		(_time 1442135185255)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 1765          1442135394607 behavior
(_unit VHDL (counter128_100 0 32 (behavior 0 42 ))
	(_version v63)
	(_time 1442135394608 2015.09.13 16:09:54)
	(_source (\./src/counter128_100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56525455060007400207420c02)
	(_entity
		(_time 1442135185255)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1764          1442135416133 behavior
(_unit VHDL (counter128_10 0 32 (behavior 0 42 ))
	(_version v63)
	(_time 1442135416134 2015.09.13 16:10:16)
	(_source (\./src/counter128_100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71707770262720672520652b25)
	(_entity
		(_time 1442135416118)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1791          1442135421756 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442135421757 2015.09.13 16:10:21)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5a540b595d0c0b4c0e0b4e000e)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000044 55 6603          1442135562529 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v63)
	(_time 1442135562530 2015.09.13 16:12:42)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47124245161113504b17011c16)
	(_entity
		(_time 1441951271558)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 123 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6603          1442135723237 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v63)
	(_time 1442135723238 2015.09.13 16:15:23)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07020601565153100b57415c56)
	(_entity
		(_time 1441951271558)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 123 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 14291         1442135847998 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442135847999 2015.09.13 16:17:27)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 646333643632307360633137743f31)
	(_entity
		(_time 1442135847936)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 172 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 188 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 197 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 212 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 221 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 235 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 249 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 263 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 277 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 289 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 297 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 305 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 313 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 320 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 159 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_process
			(line__327(_architecture 0 0 327 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__329(_architecture 1 0 329 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(60)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000049 55 1851          1442135995593 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442135995594 2015.09.13 16:19:55)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eeecbebdedb8bff8b9e8fab4ba)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2890          1442135995640 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v63)
	(_time 1442135995641 2015.09.13 16:19:55)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d1f4a1a1f4b4c0b4a12094749)
	(_entity
		(_time 1441951299637)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 1768          1442135995687 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v63)
	(_time 1442135995688 2015.09.13 16:19:55)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c4e1b4e491a1d5a1842581618)
	(_entity
		(_time 1441951301731)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1412          1442135995734 Couter10
(_unit VHDL (couter10 0 29 (couter10 0 40 ))
	(_version v63)
	(_time 1442135995735 2015.09.13 16:19:55)
	(_source (\./src/Couter10.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b792c7a7f2d2a6c7e2b6e2028)
	(_entity
		(_time 1441951718003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(33751555 )
		(50463490 )
	)
	(_model . Couter10 1 -1
	)
)
I 000048 55 1408          1442135995781 Couter6
(_unit VHDL (couter6 0 29 (couter6 0 40 ))
	(_version v63)
	(_time 1442135995782 2015.09.13 16:19:55)
	(_source (\./src/Couter6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9abfefef6fff8beacf9bcf2fa)
	(_entity
		(_time 1441951927898)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50529026 )
		(33686274 )
	)
	(_model . Couter6 1 -1
	)
)
I 000049 55 3063          1442135995827 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1442135995828 2015.09.13 16:19:55)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8da888ad58f8fce8d8dcc828c)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1840          1442135995831 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1442135995832 2015.09.13 16:19:55)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8da888ad58f8fce8a8acc828c)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000049 55 1791          1442135995874 behavior
(_unit VHDL (counter128_10 0 32 (behavior 0 42 ))
	(_version v63)
	(_time 1442135995875 2015.09.13 16:19:55)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07055101565156115356135d53)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000044 55 14291         1442136034941 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442136034942 2015.09.13 16:20:34)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ecc9c919dc8ca899a99cbcd8ec5cb)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 172 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 188 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 197 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 212 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 221 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 235 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 249 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 263 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 277 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 289 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 297 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 305 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 313 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 320 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 159 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_process
			(line__327(_architecture 0 0 327 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__329(_architecture 1 0 329 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(60)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
V 000049 55 1768          1442136128529 behavior
(_unit VHDL (counter 0 29 (behavior 0 43 ))
	(_version v63)
	(_time 1442136128530 2015.09.13 16:22:08)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 37343032666166216339236d63)
	(_entity
		(_time 1441951301731)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__54(_architecture 1 0 54 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 4 -1
	)
)
I 000044 55 14841         1442136136399 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442136136400 2015.09.13 16:22:16)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebebedb8efbdbffcefecb9b8fbb0be)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 178 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 194 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 203 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 218 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 227 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 241 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 255 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 269 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 283 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 295 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 303 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 311 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 319 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 326 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_instantiation U8 0 337 (_component counter )
		(_port
			((CLK)(Dangling_Input_Signal))
			((aReset)(Dangling_Input_Signal))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture ((i 4)))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 166 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_process
			(line__333(_architecture 0 0 333 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__335(_architecture 1 0 335 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__347(_architecture 2 0 347 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(60)))))
			(line__352(_architecture 3 0 352 (_assignment (_simple)(_target(65)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 4 -1
	)
)
I 000044 55 14291         1442136142953 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442136142954 2015.09.13 16:22:22)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d82da838fdbd99a898ad8de9dd6d8)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 172 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 188 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 197 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 212 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 221 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 235 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 249 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 263 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 277 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 289 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 297 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 305 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 313 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 320 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 159 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_process
			(line__327(_architecture 0 0 327 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__329(_architecture 1 0 329 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(60)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000044 55 14291         1442136146187 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442136146188 2015.09.13 16:22:26)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303e3d356666642734376563206b65)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 172 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 188 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 197 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 212 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 221 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 235 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 249 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 263 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 277 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 289 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 297 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 305 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 313 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 320 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 158 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 159 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_process
			(line__327(_architecture 0 0 327 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__329(_architecture 1 0 329 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(60)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000044 55 14674         1442141248415 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442141248416 2015.09.13 17:47:28)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacacd9fcd9c9eddcecd98ceda919f)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(NET141))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(NET141))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(NET141))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(55))(_sensitivity(2)))))
			(line__335(_architecture 3 0 335 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 5 -1
	)
)
I 000049 55 3063          1442142918373 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1442142918374 2015.09.13 18:15:18)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b58590d5c5c5c1d5e5e1f515f)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
I 000048 55 1840          1442142918387 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1442142918388 2015.09.13 18:15:18)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b48491c4c4c4c0d49490f414f)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000044 55 14674         1442144287890 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442144287891 2015.09.13 18:38:07)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e4b7e3e6e1e3a0b3b0e5b3a7ece2)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(NET141))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(NET141))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(NET141))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(aReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(aReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(aReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(aReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(aReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal NET141 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(54)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(53)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(55))(_sensitivity(2)))))
			(line__335(_architecture 3 0 335 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 5 -1
	)
)
V 000049 55 3063          1442144496165 behavior
(_unit VHDL (decoder7seg 0 34 (behavior 0 50 ))
	(_version v63)
	(_time 1442144496166 2015.09.13 18:41:36)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40464642451717561515541a14)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tmp ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51 (_architecture (_uni ))))
		(_process
			(decode(_architecture 0 0 56 (_process (_simple)(_target(8))(_sensitivity(0)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((a)(tmp(0))))(_target(1))(_sensitivity(8(0))))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((b)(tmp(1))))(_target(2))(_sensitivity(8(1))))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((c)(tmp(2))))(_target(3))(_sensitivity(8(2))))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((d)(tmp(3))))(_target(4))(_sensitivity(8(3))))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((e)(tmp(4))))(_target(5))(_sensitivity(8(4))))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((f)(tmp(5))))(_target(6))(_sensitivity(8(5))))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((g)(tmp(6))))(_target(7))(_sensitivity(8(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(33686018 131842 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751554 131586 )
		(50529026 131586 )
		(67372036 263172 )
	)
	(_model . behavior 8 -1
	)
)
V 000048 55 1840          1442144496169 convert
(_unit VHDL (decoder7seg 0 34 (convert 0 93 ))
	(_version v63)
	(_time 1442144496170 2015.09.13 18:41:36)
	(_source (\./src/decoder7seg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40464642451717561212541a14)
	(_entity
		(_time 1442106750956)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_variable (_internal value ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
		(_process
			(integerprocess(_architecture 0 0 95 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . convert 1 -1
	)
)
I 000049 55 1851          1442144496228 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442144496229 2015.09.13 18:41:36)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f797e7e7f292e6928796b252b)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001110"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 14683         1442144717755 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442144717756 2015.09.13 18:45:17)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadbdd88dd8c8ecddedd88deca818f)
	(_entity
		(_time 1442135847935)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(54)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(53))(_sensitivity(2)))))
			(line__335(_architecture 3 0 335 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 5 -1
	)
)
V 000049 55 1412          1442145062863 Couter10
(_unit VHDL (couter10 0 29 (couter10 0 40 ))
	(_version v63)
	(_time 1442145062864 2015.09.13 18:51:02)
	(_source (\./src/Couter10.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0a7f4a0a6a6a1e7f5a0e5aba3)
	(_entity
		(_time 1441951718003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463490 )
	)
	(_model . Couter10 1 -1
	)
)
I 000044 55 14558         1442153741129 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442153741130 2015.09.13 21:15:41)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 696f6e69363f3d7e6d6e3b6f79323c)
	(_entity
		(_time 1442153741066)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 78 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_target(53))(_sensitivity(2)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__339(_architecture 3 0 339 (_assignment (_simple)(_alias((Led)(Cv)))(_target(51))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 4 -1
	)
)
I 000049 55 1791          1442153918267 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442153918268 2015.09.13 21:18:38)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5e0b5a5d5d080f4809594a040a)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000048 55 1408          1442154258015 Couter6
(_unit VHDL (couter6 0 29 (couter6 0 40 ))
	(_version v63)
	(_time 1442154258016 2015.09.13 21:24:18)
	(_source (\./src/Couter6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 84d4818ad6d2d59381d491dfd7)
	(_entity
		(_time 1441951927898)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(33751810 )
		(33686274 )
	)
	(_model . Couter6 1 -1
	)
)
I 000044 55 14683         1442154311571 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442154311572 2015.09.13 21:25:11)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beeabdeabde8eaa9bab9ecbaaee5eb)
	(_entity
		(_time 1442154311540)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(54)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(53))(_sensitivity(2)))))
			(line__335(_architecture 3 0 335 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 5 -1
	)
)
I 000049 55 2890          1442154672997 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v63)
	(_time 1442154672998 2015.09.13 21:31:12)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8edd8289dadd9adb8398d6d8)
	(_entity
		(_time 1441951299637)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(13))))(_target(6))(_sensitivity(9(13))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(11))))(_target(7))(_sensitivity(9(11))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2890          1442154678436 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v63)
	(_time 1442154678437 2015.09.13 21:31:18)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cacac99fcd9c9bdc9dc5de909e)
	(_entity
		(_time 1441951299637)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(13))))(_target(6))(_sensitivity(9(13))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(11))))(_target(7))(_sensitivity(9(11))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000044 55 14683         1442154684813 top
(_unit VHDL (top 0 25 (top 0 83 ))
	(_version v63)
	(_time 1442154684814 2015.09.13 21:31:24)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b1bce5e6e7e5a6b5b6e3b5a1eae4)
	(_entity
		(_time 1442154311539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 174 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 190 (_component counter50 )
		(_port
			((CLK)(CLK))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 199 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 214 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 223 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 237 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 251 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 265 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 279 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 291 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 299 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 307 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 315 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 322 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 160 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 161 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_process
			(line__329(_architecture 0 0 329 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__331(_architecture 1 0 331 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(11))(_sensitivity(54)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(53))(_sensitivity(2)))))
			(line__335(_architecture 3 0 335 (_assignment (_simple)(_target(59))(_sensitivity(1)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((Led)(Cv)))(_target(52))(_sensitivity(62)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 5 -1
	)
)
I 000049 55 1791          1442154699114 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442154699115 2015.09.13 21:31:39)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8ade88848ddcdb9cdd8d9ed0de)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal tmp ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000048 55 1406          1442154878897 Couter6
(_unit VHDL (couter6 0 29 (couter6 0 40 ))
	(_version v63)
	(_time 1442154878898 2015.09.13 21:34:38)
	(_source (\./src/Couter6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfcf9a9acf999ed8ca9fda949c)
	(_entity
		(_time 1441951927898)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463490 )
		(197378 )
	)
	(_model . Couter6 1 -1
	)
)
V 000049 55 1059          1442155040370 behavior
(_unit VHDL (dff_r 0 30 (behavior 0 41 ))
	(_version v63)
	(_time 1442155040371 2015.09.13 21:37:20)
	(_source (\./src/DFF_R.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bc89994cfccc98ecc9489c1ce)
	(_entity
		(_time 1442155040368)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Rst ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_target(3))(_sensitivity(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1851          1442155310674 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442155310675 2015.09.13 21:41:50)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74727175262225622372602e20)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"001111"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
V 000049 55 2890          1442155453311 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v63)
	(_time 1442155453312 2015.09.13 21:44:13)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5a0a5f2f6f3f4b3f2aab1fff1)
	(_entity
		(_time 1441951299637)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(13))))(_target(6))(_sensitivity(9(13))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(11))))(_target(7))(_sensitivity(9(11))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000044 55 14965         1442155657770 top
(_unit VHDL (top 0 25 (top 0 84 ))
	(_version v63)
	(_time 1442155657771 2015.09.13 21:47:37)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a484c484d1c1e5d4e4d184a5a111f)
	(_entity
		(_time 1442155657723)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 127 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 99 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 176 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 192 (_component counter50 )
		(_port
			((CLK)(NET4460))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 201 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 216 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 225 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 239 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 253 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 267 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 281 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 293 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 303 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 311 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 319 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 326 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Pause ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal NET4460 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 166 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 167 (_architecture (_uni ))))
		(_process
			(line__301(_architecture 0 0 301 (_assignment (_simple)(_target(61))(_sensitivity(0)(2)))))
			(line__333(_architecture 1 0 333 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(13))(_sensitivity(56)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__337(_architecture 3 0 337 (_assignment (_simple)(_target(54))(_sensitivity(3)))))
			(line__339(_architecture 4 0 339 (_assignment (_simple)(_target(60))(_sensitivity(1)))))
			(line__345(_architecture 5 0 345 (_assignment (_simple)(_alias((Led)(Cv)))(_target(53))(_sensitivity(64)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 6 -1
	)
)
I 000049 55 1819          1442156421232 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442156421233 2015.09.13 22:00:21)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97c79c98c6c1c681c09483cdc3)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1819          1442156437344 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442156437345 2015.09.13 22:00:37)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8481808ad6d2d592d38790ded0)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1807          1442156541533 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442156541534 2015.09.13 22:02:21)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f2a297e7f292e69287c6b252b)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1792          1442157189588 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442157189589 2015.09.13 22:13:09)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eebaecbdedb8bff8b8ecfab4ba)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 131586 )
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1770          1442157886473 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442157886474 2015.09.13 22:24:46)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 292a2e2d767f783f7f2b3d737d)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 1770          1442158013556 behavior
(_unit VHDL (counter128_10 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442158013557 2015.09.13 22:26:53)
	(_source (\./src/counter128_100.vhd\(\./src/counter128_10.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f8d88818fd9de99d98d9bd5db)
	(_entity
		(_time 1442135416117)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_variable (_internal deci ~extSTD.STANDARD.INTEGER 1 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 1 45 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000050 55 1415          1442291135258 Counter10
(_unit VHDL (counter10 0 29 (counter10 0 40 ))
	(_version v63)
	(_time 1442291135272 2015.09.15 11:25:35)
	(_source (\./src/couter10.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 696c3e69363f387f3d387d333d)
	(_entity
		(_time 1442291135242)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463490 )
	)
	(_model . Counter10 1 -1
	)
)
V 000049 55 1409          1442291153094 Counter6
(_unit VHDL (counter6 0 29 (counter6 0 40 ))
	(_version v63)
	(_time 1442291153095 2015.09.15 11:25:53)
	(_source (\./src/couter6.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fdf3fcadffabaceba9ace9a7a9)
	(_entity
		(_time 1442291153092)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34 (_entity (_buffer ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463490 )
		(197378 )
	)
	(_model . Counter6 1 -1
	)
)
I 000044 55 14965         1442291172102 top
(_unit VHDL (top 0 25 (top 0 84 ))
	(_version v63)
	(_time 1442291172103 2015.09.15 11:26:12)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 451115471613115241421745551e10)
	(_entity
		(_time 1442155657722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
		(Couter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~134 0 127 (_entity (_buffer ))))
			)
		)
		(Couter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~132 0 99 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 176 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 192 (_component counter50 )
		(_port
			((CLK)(NET4460))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 201 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 216 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 225 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 239 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 253 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 267 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 281 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 293 (_component Couter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U2 0 303 (_component Couter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Couter6)
		)
	)
	(_instantiation U3 0 311 (_component Couter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Couter10)
		)
	)
	(_instantiation U4 0 319 (_component Couter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Couter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 326 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Pause ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal NET4460 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 166 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 167 (_architecture (_uni ))))
		(_process
			(line__301(_architecture 0 0 301 (_assignment (_simple)(_target(61))(_sensitivity(0)(2)))))
			(line__333(_architecture 1 0 333 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(13))(_sensitivity(56)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__337(_architecture 3 0 337 (_assignment (_simple)(_target(54))(_sensitivity(3)))))
			(line__339(_architecture 4 0 339 (_assignment (_simple)(_target(60))(_sensitivity(1)))))
			(line__345(_architecture 5 0 345 (_assignment (_simple)(_alias((Led)(Cv)))(_target(53))(_sensitivity(64)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 6 -1
	)
)
I 000044 55 14976         1442291740218 top
(_unit VHDL (top 0 25 (top 0 84 ))
	(_version v63)
	(_time 1442291740219 2015.09.15 11:35:40)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 72727e732624266576752072622927)
	(_entity
		(_time 1442155657722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
		(Counter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~132 0 100 (_entity (_buffer ))))
			)
		)
		(Counter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~134 0 107 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 176 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 192 (_component counter50 )
		(_port
			((CLK)(NET4460))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 201 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 216 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 225 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 239 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 253 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 267 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 281 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 293 (_component Counter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Counter10)
		)
	)
	(_instantiation U2 0 303 (_component Counter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Counter6)
		)
	)
	(_instantiation U3 0 311 (_component Counter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Counter10)
		)
	)
	(_instantiation U4 0 319 (_component Counter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Counter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 326 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Pause ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal NET4460 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 166 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 167 (_architecture (_uni ))))
		(_process
			(line__301(_architecture 0 0 301 (_assignment (_simple)(_target(61))(_sensitivity(0)(2)))))
			(line__333(_architecture 1 0 333 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(13))(_sensitivity(56)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__337(_architecture 3 0 337 (_assignment (_simple)(_target(54))(_sensitivity(3)))))
			(line__339(_architecture 4 0 339 (_assignment (_simple)(_target(60))(_sensitivity(1)))))
			(line__345(_architecture 5 0 345 (_assignment (_simple)(_alias((Led)(Cv)))(_target(53))(_sensitivity(64)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 6 -1
	)
)
I 000049 55 1851          1442507157246 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442507157247 2015.09.17 23:25:57)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3938333c666f682f6e3f2d636d)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"101000"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
V 000049 55 1851          1442507245326 behavior
(_unit VHDL (counter50 0 32 (behavior 1 42 ))
	(_version v63)
	(_time 1442507245327 2015.09.17 23:27:25)
	(_source (\./src/counter40.vhd\(\./src/counter50.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 481a4a4a161e195e1f4e5c121c)
	(_entity
		(_time 1441951212963)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 1 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 1 44 (_architecture (_uni (_string \"100111"\)))))
		(_process
			(line__46(_architecture 0 1 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 1 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
V 000044 55 14976         1442511293869 top
(_unit VHDL (top 0 25 (top 0 84 ))
	(_version v63)
	(_time 1442511293870 2015.09.18 00:34:53)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae4e9b9edbcbefdeeedb8eafab1bf)
	(_entity
		(_time 1442155657722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
			)
		)
		(counter50
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_buffer ))))
			)
		)
		(decoder7seg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 145 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 146 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_out ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
		(Counter10
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~132 0 100 (_entity (_buffer ))))
			)
		)
		(Counter6
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal Co ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_entity (_buffer ))))
			)
		)
		(counter128_10
			(_object
				(_port (_internal CLK128 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal DS ~STD_LOGIC_VECTOR{3~downto~0}~134 0 107 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 176 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(apReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz_pre))
			((G1Hz)(G1Hz_pre))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_50x 0 192 (_component counter50 )
		(_port
			((CLK)(NET4460))
			((aReset)(apReset))
			((G)(NET93))
		)
		(_use (_entity . counter50)
		)
	)
	(_instantiation DeciSecond 0 201 (_component decoder7seg )
		(_port
			((I)(BUS3264))
			((a)(DS_a))
			((b)(DS_b))
			((c)(DS_c))
			((d)(DS_d))
			((e)(DS_e))
			((f)(DS_f))
			((g)(DS_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation KeyPressCounter 0 216 (_component counter )
		(_port
			((CLK)(NET3872))
			((aReset)(apReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 225 (_component decoder7seg )
		(_port
			((I)(Cv))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute0 0 239 (_component decoder7seg )
		(_port
			((I)(M0))
			((a)(M0_a))
			((b)(M0_b))
			((c)(M0_c))
			((d)(M0_d))
			((e)(M0_e))
			((f)(M0_f))
			((g)(M0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Minute1 0 253 (_component decoder7seg )
		(_port
			((I)(M1))
			((a)(M1_a))
			((b)(M1_b))
			((c)(M1_c))
			((d)(M1_d))
			((e)(M1_e))
			((f)(M1_f))
			((g)(M1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second0 0 267 (_component decoder7seg )
		(_port
			((I)(S0))
			((a)(S0_a))
			((b)(S0_b))
			((c)(S0_c))
			((d)(S0_d))
			((e)(S0_e))
			((f)(S0_f))
			((g)(S0_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation Second1 0 281 (_component decoder7seg )
		(_port
			((I)(S1))
			((a)(S1_a))
			((b)(S1_b))
			((c)(S1_c))
			((d)(S1_d))
			((e)(S1_e))
			((f)(S1_f))
			((g)(S1_g))
		)
		(_use (_entity . decoder7seg)
		)
	)
	(_instantiation U1 0 293 (_component Counter10 )
		(_port
			((CLK)(G1Hz_pre))
			((aReset)(apReset))
			((Co)(NET1863))
			((Q)(S0))
		)
		(_use (_entity . Counter10)
		)
	)
	(_instantiation U2 0 303 (_component Counter6 )
		(_port
			((CLK)(NET1863))
			((aReset)(apReset))
			((Co)(NET1890))
			((Q)(S1))
		)
		(_use (_entity . Counter6)
		)
	)
	(_instantiation U3 0 311 (_component Counter10 )
		(_port
			((CLK)(NET1890))
			((aReset)(apReset))
			((Co)(NET1875))
			((Q)(M0))
		)
		(_use (_entity . Counter10)
		)
	)
	(_instantiation U4 0 319 (_component Counter6 )
		(_port
			((CLK)(NET1875))
			((aReset)(apReset))
			((Q)(M1))
		)
		(_use (_entity . Counter6)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((Co)(Co))
				((Q)(Q))
			)
		)
	)
	(_instantiation U5 0 326 (_component counter128_10 )
		(_port
			((CLK128)(G128Hz_pre))
			((aReset)(apReset))
			((DS)(BUS3264))
		)
		(_use (_entity . counter128_10)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal Pause ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal DS_a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal DS_b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal DS_c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal DS_d ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal DS_e ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal DS_f ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal DS_g ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal M0_a ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal M0_b ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal M0_c ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal M0_d ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal M0_e ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal M0_f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal M0_g ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_port (_internal M1_a ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_port (_internal M1_b ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
		(_port (_internal M1_c ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
		(_port (_internal M1_d ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal M1_e ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal M1_f ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
		(_port (_internal M1_g ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
		(_port (_internal S0_a ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal S0_b ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
		(_port (_internal S0_c ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
		(_port (_internal S0_d ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
		(_port (_internal S0_e ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal S0_f ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal S0_g ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_port (_internal S1_a ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
		(_port (_internal S1_b ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
		(_port (_internal S1_c ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
		(_port (_internal S1_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal S1_e ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
		(_port (_internal S1_f ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ))))
		(_port (_internal S1_g ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 80 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal apReset ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal G128Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal G1Hz_pre ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal NET1863 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal NET1875 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal NET1890 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal NET3872 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal NET4460 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS3264 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 162 (_architecture (_uni ))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 163 (_architecture (_uni ))))
		(_signal (_internal M0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 164 (_architecture (_uni ))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 165 (_architecture (_uni ))))
		(_signal (_internal S0 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 166 (_architecture (_uni ))))
		(_signal (_internal S1 ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 167 (_architecture (_uni ))))
		(_process
			(line__301(_architecture 0 0 301 (_assignment (_simple)(_target(61))(_sensitivity(0)(2)))))
			(line__333(_architecture 1 0 333 (_assignment (_simple)(_alias((G1Hz)(G1Hz_pre)))(_target(13))(_sensitivity(56)))))
			(line__335(_architecture 2 0 335 (_assignment (_simple)(_alias((G128Hz)(G128Hz_pre)))(_target(12))(_sensitivity(55)))))
			(line__337(_architecture 3 0 337 (_assignment (_simple)(_target(54))(_sensitivity(3)))))
			(line__339(_architecture 4 0 339 (_assignment (_simple)(_target(60))(_sensitivity(1)))))
			(line__345(_architecture 5 0 345 (_assignment (_simple)(_alias((Led)(Cv)))(_target(53))(_sensitivity(64)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 6 -1
	)
)
