ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Dec 17, 2021 at 21:12:45 CST
ncverilog
	testfixture.v
	IOTDF.v
	+access+r
	-clean
	+define+F7
ncverilog: *N,CLEAN: Removing existing directory ./INCA_libs.
file: testfixture.v
	module worklib.test:v
		errors: 0, warnings: 0
file: IOTDF.v
	module worklib.IOTDF:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.IOTDF:v <0x1493df33>
			streams:  13, words: 28708
		worklib.test:v <0x7e8569ef>
			streams:  10, words: 15037
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               54      54
		Scalar wires:             5       -
		Vectored wires:           3       -
		Always blocks:           10      10
		Initial blocks:           6       6
		Cont. assignments:        0       3
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_R-2020.12, Linux, 11/19/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'IOTDF_F7.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
current round:  0
current data: 0
state=0
-----------------------------------------------------

Start to Send IOT Data & Compare ...


state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  1
state=1
P00:  ** Correct!! ** 
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  2
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  3
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
P01:  ** Correct!! ** 
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  4
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  5
state=1
current data: 1
state=2
state=1
P02:  ** Correct!! ** 
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  6
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  7
state=1
P03:  ** Correct!! ** 
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  8
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round:  9
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round: 10
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1
current data: 0
state=2
current round: 11
state=1
current data: 1
state=2
state=1
current data: 2
state=2
state=1
current data: 3
state=2
state=1
current data: 4
state=2
state=1
current data: 5
state=2
state=1
current data: 6
state=2
state=1
current data: 7
state=2
state=1

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

current data: 0
state=2
Simulation complete via $finish(1) at time 15390 NS + 0
./testfixture.v:231       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Dec 17, 2021 at 21:12:47 CST  (total: 00:00:02)
