<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="399" />
   <irq preferredWidth="34" />
   <export preferredWidth="138" />
   <inputclock preferredWidth="143" />
   <name preferredWidth="202" />
   <description preferredWidth="193" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="469" />
   <clocksource preferredWidth="466" />
   <frequency preferredWidth="458" />
  </columns>
 </clocktable>
 <window width="1701" height="1113" x="140" y="45" />
 <library expandedCategories="Project,Library,Project/DTB" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" />
</preferences>
