/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  wire [15:0] _03_;
  wire [7:0] _04_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_9z[2] ? celloutsig_1_3z : celloutsig_1_14z[0];
  assign celloutsig_0_7z = in_data[72] ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_16z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_10z[1];
  assign celloutsig_0_21z = celloutsig_0_18z[0] ? celloutsig_0_0z : celloutsig_0_18z[4];
  assign celloutsig_1_1z = ~(in_data[158] & celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~celloutsig_1_5z[0];
  assign celloutsig_0_3z = ~((celloutsig_0_1z[4] | celloutsig_0_2z[3]) & (in_data[0] | in_data[95]));
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_0_17z = celloutsig_0_3z | _00_;
  assign celloutsig_0_19z = in_data[1] | celloutsig_0_12z;
  assign celloutsig_0_6z = _01_ + celloutsig_0_1z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_18z[6:2], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_11z } + { celloutsig_0_18z[7:2], celloutsig_0_19z, celloutsig_0_17z };
  reg [15:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 16'h0000;
    else _17_ <= { celloutsig_0_1z[5:2], celloutsig_0_1z };
  assign { _03_[15:3], _01_ } = _17_;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 8'h00;
    else _18_ <= in_data[21:14];
  assign { _04_[7:6], _00_, _04_[4:0] } = _18_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_29z;
  assign celloutsig_1_6z = { in_data[135:132], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } & { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[9:8], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z } & { in_data[131:129], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_12z[1:0], celloutsig_1_4z } & { in_data[122:121], celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_14z & { celloutsig_1_4z, celloutsig_1_5z[0], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_10z[11:2] & { celloutsig_1_12z[1], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_18z };
  assign celloutsig_0_14z = { _04_[7:6], _00_, _04_[4:1], celloutsig_0_6z, celloutsig_0_8z } & { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_8z, _04_[7:6], _00_, _04_[4:0] } & { in_data[48:45], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_1z } <= celloutsig_1_0z[2:0];
  assign celloutsig_0_8z = celloutsig_0_2z[19:17] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_12z = { in_data[76:73], celloutsig_0_5z } <= { celloutsig_0_2z[14:8], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[82:75] && in_data[24:17];
  assign celloutsig_0_31z = { celloutsig_0_22z[9:5], celloutsig_0_17z } && { celloutsig_0_2z[17:14], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_11z = ! celloutsig_0_1z[5:3];
  assign celloutsig_1_5z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_40z = celloutsig_0_2z[2] ? celloutsig_0_32z[4:2] : _03_[15:13];
  assign celloutsig_1_10z = celloutsig_1_0z[3] ? celloutsig_1_6z : { celloutsig_1_6z[9:3], 1'h0, celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_29z = celloutsig_0_1z[1] ? celloutsig_0_5z[3:1] : _03_[10:8];
  assign celloutsig_1_12z = ~ celloutsig_1_9z[5:2];
  assign celloutsig_0_10z = ~ celloutsig_0_1z[8:2];
  assign celloutsig_0_2z = in_data[89:66] | { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = ~^ { in_data[158:143], celloutsig_1_2z };
  assign celloutsig_0_32z = { _04_[3:0], celloutsig_0_17z } >> { _02_, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_39z = celloutsig_0_20z >> { celloutsig_0_14z[4], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[128:125] >> in_data[155:152];
  assign celloutsig_0_5z = { _03_[5:3], _01_[2] } >> celloutsig_0_2z[10:7];
  assign celloutsig_0_1z = { in_data[65:55], celloutsig_0_0z } >> { in_data[20:10], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_14z[9:7], celloutsig_0_14z } >> { in_data[80:70], celloutsig_0_6z };
  assign _03_[2:0] = _01_;
  assign _04_[5] = _00_;
  assign { out_data[128], out_data[105:96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
