==39324== Cachegrind, a cache and branch-prediction profiler
==39324== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39324== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39324== Command: ./sift .
==39324== 
--39324-- warning: L3 cache found, using its data for the LL simulation.
--39324-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39324-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39324== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39324== (see section Limitations in user manual)
==39324== NOTE: further instances of this message will not be shown
==39324== 
==39324== I   refs:      3,167,698,658
==39324== I1  misses:            1,873
==39324== LLi misses:            1,839
==39324== I1  miss rate:          0.00%
==39324== LLi miss rate:          0.00%
==39324== 
==39324== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39324== D1  misses:       43,813,059  ( 31,393,650 rd   +  12,419,409 wr)
==39324== LLd misses:        4,152,924  (  2,244,630 rd   +   1,908,294 wr)
==39324== D1  miss rate:           4.5% (        4.6%     +         4.2%  )
==39324== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39324== 
==39324== LL refs:          43,814,932  ( 31,395,523 rd   +  12,419,409 wr)
==39324== LL misses:         4,154,763  (  2,246,469 rd   +   1,908,294 wr)
==39324== LL miss rate:            0.1% (        0.1%     +         0.6%  )
