m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/SBT_workspace/basic_system/obj/default/runtime/sim/mentor
valtera_merlin_arb_adder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1698681236
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ike<NJDJ]Gii@`WA94C[5j1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1698667346
Z6 8/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Z7 F/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
!i122 1
L0 228 45
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1698681236.000000
!s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv|
Z10 !s90 -reportprogress|300|-sv|/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv|-work|rsp_mux|
!i113 1
Z11 o-sv -work rsp_mux
Z12 tCvgOpt 0
valtera_merlin_arbitrator
R1
R2
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R3
IZQ;VAf;<B;JlbX44aiHBY1
R4
S1
R0
R5
R6
R7
!i122 1
L0 103 121
R8
r1
!s85 0
31
R9
Z13 !s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv|
R10
!i113 1
R11
R12
vbasic_system_mm_interconnect_0_rsp_mux
R1
R2
!i10b 1
!s100 JC^Z^>VNTi]EUIBal49PT3
R3
I2T1QAI7]bg8FG2V0cjb<=3
R4
S1
R0
R5
8/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux.sv
F/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux.sv
!i122 0
L0 51 353
R8
r1
!s85 0
31
R9
!s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux.sv|-work|rsp_mux|
!i113 1
R11
R12
