
H750_Signalanalyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4ec  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800e790  0800e790  0001e790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800eb94  0800eb94  0001eb94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800eb98  0800eb98  0001eb98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000308  24000000  0800eb9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001f68  24000308  0800eea4  00020308  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24002270  0800eea4  00022270  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00020336  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018e38  00000000  00000000  00020379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003c33  00000000  00000000  000391b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000013e0  00000000  00000000  0003cde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000edf  00000000  00000000  0003e1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b700  00000000  00000000  0003f0a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019cd7  00000000  00000000  0007a7a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b386  00000000  00000000  0009447e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000061c0  00000000  00000000  001ff804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000004b  00000000  00000000  002059c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000308 	.word	0x24000308
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e774 	.word	0x0800e774

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400030c 	.word	0x2400030c
 80002dc:	0800e774 	.word	0x0800e774

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <CubeM_DefChNamesInit>:
uint8_t EOLlen = 0;

uint8_t channelnames[CUBEMONMAXSIGNALS][CUBEMONSMALLBUFSIZE];
uint8_t chnamelen[CUBEMONMAXSIGNALS];

void CubeM_DefChNamesInit() {
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<CUBEMONMAXSIGNALS; i++) {
 8000396:	2300      	movs	r3, #0
 8000398:	71fb      	strb	r3, [r7, #7]
 800039a:	e01d      	b.n	80003d8 <CubeM_DefChNamesInit+0x48>
		sprintf((char*)channelnames[i], "Ch%d", i);
 800039c:	79fa      	ldrb	r2, [r7, #7]
 800039e:	4613      	mov	r3, r2
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <CubeM_DefChNamesInit+0x58>)
 80003a8:	4413      	add	r3, r2
 80003aa:	79fa      	ldrb	r2, [r7, #7]
 80003ac:	490f      	ldr	r1, [pc, #60]	; (80003ec <CubeM_DefChNamesInit+0x5c>)
 80003ae:	4618      	mov	r0, r3
 80003b0:	f00c f9a6 	bl	800c700 <siprintf>
		chnamelen[i] = strlen((char*)channelnames[i]);
 80003b4:	79fa      	ldrb	r2, [r7, #7]
 80003b6:	4613      	mov	r3, r2
 80003b8:	009b      	lsls	r3, r3, #2
 80003ba:	4413      	add	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4a0a      	ldr	r2, [pc, #40]	; (80003e8 <CubeM_DefChNamesInit+0x58>)
 80003c0:	4413      	add	r3, r2
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ffdc 	bl	8000380 <strlen>
 80003c8:	4602      	mov	r2, r0
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	b2d1      	uxtb	r1, r2
 80003ce:	4a08      	ldr	r2, [pc, #32]	; (80003f0 <CubeM_DefChNamesInit+0x60>)
 80003d0:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0; i<CUBEMONMAXSIGNALS; i++) {
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	3301      	adds	r3, #1
 80003d6:	71fb      	strb	r3, [r7, #7]
 80003d8:	79fb      	ldrb	r3, [r7, #7]
 80003da:	2b07      	cmp	r3, #7
 80003dc:	d9de      	bls.n	800039c <CubeM_DefChNamesInit+0xc>
	}
}
 80003de:	bf00      	nop
 80003e0:	bf00      	nop
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	24000338 	.word	0x24000338
 80003ec:	0800e790 	.word	0x0800e790
 80003f0:	240003d8 	.word	0x240003d8

080003f4 <CubeM_init>:

void CubeM_init() {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	CubeM_DefChNamesInit();
 80003f8:	f7ff ffca 	bl	8000390 <CubeM_DefChNamesInit>

	CubeM_setBufferSize(50);
 80003fc:	2032      	movs	r0, #50	; 0x32
 80003fe:	f000 f807 	bl	8000410 <CubeM_setBufferSize>

	isInit = 1;
 8000402:	4b02      	ldr	r3, [pc, #8]	; (800040c <CubeM_init+0x18>)
 8000404:	2201      	movs	r2, #1
 8000406:	701a      	strb	r2, [r3, #0]
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}
 800040c:	24000324 	.word	0x24000324

08000410 <CubeM_setBufferSize>:
//Currently not used
void CubeM_setUART() {

}

uint32_t CubeM_setBufferSize(uint32_t sizeb) {
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
	if(sizeb != buffersize) {
 8000418:	4b12      	ldr	r3, [pc, #72]	; (8000464 <CubeM_setBufferSize+0x54>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	687a      	ldr	r2, [r7, #4]
 800041e:	429a      	cmp	r2, r3
 8000420:	d019      	beq.n	8000456 <CubeM_setBufferSize+0x46>
		uint8_t *temppointer = malloc(sizeb);
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f00b fbb4 	bl	800bb90 <malloc>
 8000428:	4603      	mov	r3, r0
 800042a:	60fb      	str	r3, [r7, #12]
		if(temppointer != NULL) {
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d011      	beq.n	8000456 <CubeM_setBufferSize+0x46>
			free(buffer);
 8000432:	4b0d      	ldr	r3, [pc, #52]	; (8000468 <CubeM_setBufferSize+0x58>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4618      	mov	r0, r3
 8000438:	f00b fbb2 	bl	800bba0 <free>
			buffer = temppointer;
 800043c:	4a0a      	ldr	r2, [pc, #40]	; (8000468 <CubeM_setBufferSize+0x58>)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	6013      	str	r3, [r2, #0]
			buffer[0] = '\0';
 8000442:	4b09      	ldr	r3, [pc, #36]	; (8000468 <CubeM_setBufferSize+0x58>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2200      	movs	r2, #0
 8000448:	701a      	strb	r2, [r3, #0]

			buffersize = sizeb;
 800044a:	4a06      	ldr	r2, [pc, #24]	; (8000464 <CubeM_setBufferSize+0x54>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	6013      	str	r3, [r2, #0]
			usedbuffer = 0;
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <CubeM_setBufferSize+0x5c>)
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
		}
	}
	return buffersize;
 8000456:	4b03      	ldr	r3, [pc, #12]	; (8000464 <CubeM_setBufferSize+0x54>)
 8000458:	681b      	ldr	r3, [r3, #0]
}
 800045a:	4618      	mov	r0, r3
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	24000328 	.word	0x24000328
 8000468:	24000330 	.word	0x24000330
 800046c:	2400032c 	.word	0x2400032c

08000470 <CubeM_setChannelname>:

uint8_t CubeM_setChannelname(uint8_t channel, uint8_t *newname) {
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	6039      	str	r1, [r7, #0]
 800047a:	71fb      	strb	r3, [r7, #7]
	uint32_t templen = strlen((char*)newname);
 800047c:	6838      	ldr	r0, [r7, #0]
 800047e:	f7ff ff7f 	bl	8000380 <strlen>
 8000482:	60f8      	str	r0, [r7, #12]
	if((templen < CUBEMONSMALLBUFSIZE && templen > 0) && (channel >= 0 && channel < CUBEMONMAXSIGNALS)) {
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	2b13      	cmp	r3, #19
 8000488:	d821      	bhi.n	80004ce <CubeM_setChannelname+0x5e>
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d01e      	beq.n	80004ce <CubeM_setChannelname+0x5e>
 8000490:	79fb      	ldrb	r3, [r7, #7]
 8000492:	2b07      	cmp	r3, #7
 8000494:	d81b      	bhi.n	80004ce <CubeM_setChannelname+0x5e>
		strcpy((char*)channelnames[channel], (char*)newname);
 8000496:	79fa      	ldrb	r2, [r7, #7]
 8000498:	4613      	mov	r3, r2
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	4413      	add	r3, r2
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	4a0d      	ldr	r2, [pc, #52]	; (80004d8 <CubeM_setChannelname+0x68>)
 80004a2:	4413      	add	r3, r2
 80004a4:	6839      	ldr	r1, [r7, #0]
 80004a6:	4618      	mov	r0, r3
 80004a8:	f00c fa2b 	bl	800c902 <strcpy>
		chnamelen[channel] = strlen((char*)channelnames[channel]);
 80004ac:	79fa      	ldrb	r2, [r7, #7]
 80004ae:	4613      	mov	r3, r2
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	4413      	add	r3, r2
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4a08      	ldr	r2, [pc, #32]	; (80004d8 <CubeM_setChannelname+0x68>)
 80004b8:	4413      	add	r3, r2
 80004ba:	4618      	mov	r0, r3
 80004bc:	f7ff ff60 	bl	8000380 <strlen>
 80004c0:	4602      	mov	r2, r0
 80004c2:	79fb      	ldrb	r3, [r7, #7]
 80004c4:	b2d1      	uxtb	r1, r2
 80004c6:	4a05      	ldr	r2, [pc, #20]	; (80004dc <CubeM_setChannelname+0x6c>)
 80004c8:	54d1      	strb	r1, [r2, r3]

		return 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e000      	b.n	80004d0 <CubeM_setChannelname+0x60>
	}
	return 1;
 80004ce:	2301      	movs	r3, #1
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3710      	adds	r7, #16
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	24000338 	.word	0x24000338
 80004dc:	240003d8 	.word	0x240003d8

080004e0 <CubeM_attendUIntValue>:
	}

	return 1;
}

uint8_t CubeM_attendUIntValue(uint8_t channel, uint32_t value) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b09a      	sub	sp, #104	; 0x68
 80004e4:	af02      	add	r7, sp, #8
 80004e6:	4603      	mov	r3, r0
 80004e8:	6039      	str	r1, [r7, #0]
 80004ea:	71fb      	strb	r3, [r7, #7]
	if(channel >= 0 && channel < CUBEMONMAXSIGNALS) {
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	2b07      	cmp	r3, #7
 80004f0:	d84e      	bhi.n	8000590 <CubeM_attendUIntValue+0xb0>
		char tempstring[CUBEMONSMALLBUFSIZE*4];

		uint32_t tempsize;
		if(usedbuffer == 0) {
 80004f2:	4b2a      	ldr	r3, [pc, #168]	; (800059c <CubeM_attendUIntValue+0xbc>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d11c      	bne.n	8000534 <CubeM_attendUIntValue+0x54>
			sprintf(tempstring, "%s%s%ld", channelnames[channel], connector, value);
 80004fa:	79fa      	ldrb	r2, [r7, #7]
 80004fc:	4613      	mov	r3, r2
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	4413      	add	r3, r2
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	4a26      	ldr	r2, [pc, #152]	; (80005a0 <CubeM_attendUIntValue+0xc0>)
 8000506:	441a      	add	r2, r3
 8000508:	f107 000c 	add.w	r0, r7, #12
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	9300      	str	r3, [sp, #0]
 8000510:	4b24      	ldr	r3, [pc, #144]	; (80005a4 <CubeM_attendUIntValue+0xc4>)
 8000512:	4925      	ldr	r1, [pc, #148]	; (80005a8 <CubeM_attendUIntValue+0xc8>)
 8000514:	f00c f8f4 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring) + EOLlen;
 8000518:	f107 030c 	add.w	r3, r7, #12
 800051c:	4618      	mov	r0, r3
 800051e:	f7ff ff2f 	bl	8000380 <strlen>
 8000522:	4602      	mov	r2, r0
 8000524:	4b1d      	ldr	r3, [pc, #116]	; (800059c <CubeM_attendUIntValue+0xbc>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4413      	add	r3, r2
 800052a:	4a20      	ldr	r2, [pc, #128]	; (80005ac <CubeM_attendUIntValue+0xcc>)
 800052c:	7812      	ldrb	r2, [r2, #0]
 800052e:	4413      	add	r3, r2
 8000530:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000532:	e01b      	b.n	800056c <CubeM_attendUIntValue+0x8c>
		} else {
			sprintf(tempstring, "%s%s%s%ld", delimiter, channelnames[channel], connector, value);
 8000534:	79fa      	ldrb	r2, [r7, #7]
 8000536:	4613      	mov	r3, r2
 8000538:	009b      	lsls	r3, r3, #2
 800053a:	4413      	add	r3, r2
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	4a18      	ldr	r2, [pc, #96]	; (80005a0 <CubeM_attendUIntValue+0xc0>)
 8000540:	441a      	add	r2, r3
 8000542:	f107 000c 	add.w	r0, r7, #12
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	4b16      	ldr	r3, [pc, #88]	; (80005a4 <CubeM_attendUIntValue+0xc4>)
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	4613      	mov	r3, r2
 8000550:	4a17      	ldr	r2, [pc, #92]	; (80005b0 <CubeM_attendUIntValue+0xd0>)
 8000552:	4918      	ldr	r1, [pc, #96]	; (80005b4 <CubeM_attendUIntValue+0xd4>)
 8000554:	f00c f8d4 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring);
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	4618      	mov	r0, r3
 800055e:	f7ff ff0f 	bl	8000380 <strlen>
 8000562:	4602      	mov	r2, r0
 8000564:	4b0d      	ldr	r3, [pc, #52]	; (800059c <CubeM_attendUIntValue+0xbc>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4413      	add	r3, r2
 800056a:	65fb      	str	r3, [r7, #92]	; 0x5c
		}

		if(tempsize < buffersize) {
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <CubeM_attendUIntValue+0xd8>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000572:	429a      	cmp	r2, r3
 8000574:	d20c      	bcs.n	8000590 <CubeM_attendUIntValue+0xb0>
			strcat((char*)buffer, (char*)tempstring);
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <CubeM_attendUIntValue+0xdc>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	f107 020c 	add.w	r2, r7, #12
 800057e:	4611      	mov	r1, r2
 8000580:	4618      	mov	r0, r3
 8000582:	f00c f928 	bl	800c7d6 <strcat>
			usedbuffer = tempsize;
 8000586:	4a05      	ldr	r2, [pc, #20]	; (800059c <CubeM_attendUIntValue+0xbc>)
 8000588:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800058a:	6013      	str	r3, [r2, #0]
			return 0;
 800058c:	2300      	movs	r3, #0
 800058e:	e000      	b.n	8000592 <CubeM_attendUIntValue+0xb2>
		}
	}
	return 1;
 8000590:	2301      	movs	r3, #1
}
 8000592:	4618      	mov	r0, r3
 8000594:	3760      	adds	r7, #96	; 0x60
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	2400032c 	.word	0x2400032c
 80005a0:	24000338 	.word	0x24000338
 80005a4:	24000014 	.word	0x24000014
 80005a8:	0800e798 	.word	0x0800e798
 80005ac:	24000334 	.word	0x24000334
 80005b0:	24000000 	.word	0x24000000
 80005b4:	0800e7a0 	.word	0x0800e7a0
 80005b8:	24000328 	.word	0x24000328
 80005bc:	24000330 	.word	0x24000330

080005c0 <CubeM_attendIntValue>:

uint8_t CubeM_attendIntValue(uint8_t channel, int32_t value) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b09a      	sub	sp, #104	; 0x68
 80005c4:	af02      	add	r7, sp, #8
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	71fb      	strb	r3, [r7, #7]
	if(channel > 0 && channel < CUBEMONMAXSIGNALS) {
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d051      	beq.n	8000676 <CubeM_attendIntValue+0xb6>
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	2b07      	cmp	r3, #7
 80005d6:	d84e      	bhi.n	8000676 <CubeM_attendIntValue+0xb6>
		char tempstring[CUBEMONSMALLBUFSIZE*4];

		uint32_t tempsize;
		if(usedbuffer == 0) {
 80005d8:	4b29      	ldr	r3, [pc, #164]	; (8000680 <CubeM_attendIntValue+0xc0>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d11c      	bne.n	800061a <CubeM_attendIntValue+0x5a>
			sprintf(tempstring, "%s%s%ld", channelnames[channel], connector, value);
 80005e0:	79fa      	ldrb	r2, [r7, #7]
 80005e2:	4613      	mov	r3, r2
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	4413      	add	r3, r2
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	4a26      	ldr	r2, [pc, #152]	; (8000684 <CubeM_attendIntValue+0xc4>)
 80005ec:	441a      	add	r2, r3
 80005ee:	f107 000c 	add.w	r0, r7, #12
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	4b24      	ldr	r3, [pc, #144]	; (8000688 <CubeM_attendIntValue+0xc8>)
 80005f8:	4924      	ldr	r1, [pc, #144]	; (800068c <CubeM_attendIntValue+0xcc>)
 80005fa:	f00c f881 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring) + EOLlen;
 80005fe:	f107 030c 	add.w	r3, r7, #12
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff febc 	bl	8000380 <strlen>
 8000608:	4602      	mov	r2, r0
 800060a:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <CubeM_attendIntValue+0xc0>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4413      	add	r3, r2
 8000610:	4a1f      	ldr	r2, [pc, #124]	; (8000690 <CubeM_attendIntValue+0xd0>)
 8000612:	7812      	ldrb	r2, [r2, #0]
 8000614:	4413      	add	r3, r2
 8000616:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000618:	e01b      	b.n	8000652 <CubeM_attendIntValue+0x92>
		} else {
			sprintf(tempstring, "%s%s%s%ld", delimiter, channelnames[channel], connector, value);
 800061a:	79fa      	ldrb	r2, [r7, #7]
 800061c:	4613      	mov	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	4413      	add	r3, r2
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	4a17      	ldr	r2, [pc, #92]	; (8000684 <CubeM_attendIntValue+0xc4>)
 8000626:	441a      	add	r2, r3
 8000628:	f107 000c 	add.w	r0, r7, #12
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	4b15      	ldr	r3, [pc, #84]	; (8000688 <CubeM_attendIntValue+0xc8>)
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	4613      	mov	r3, r2
 8000636:	4a17      	ldr	r2, [pc, #92]	; (8000694 <CubeM_attendIntValue+0xd4>)
 8000638:	4917      	ldr	r1, [pc, #92]	; (8000698 <CubeM_attendIntValue+0xd8>)
 800063a:	f00c f861 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring);
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff fe9c 	bl	8000380 <strlen>
 8000648:	4602      	mov	r2, r0
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <CubeM_attendIntValue+0xc0>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
 8000650:	65fb      	str	r3, [r7, #92]	; 0x5c
		}

		if(tempsize < buffersize) {
 8000652:	4b12      	ldr	r3, [pc, #72]	; (800069c <CubeM_attendIntValue+0xdc>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000658:	429a      	cmp	r2, r3
 800065a:	d20c      	bcs.n	8000676 <CubeM_attendIntValue+0xb6>
			strcat((char*)buffer, (char*)tempstring);
 800065c:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <CubeM_attendIntValue+0xe0>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f107 020c 	add.w	r2, r7, #12
 8000664:	4611      	mov	r1, r2
 8000666:	4618      	mov	r0, r3
 8000668:	f00c f8b5 	bl	800c7d6 <strcat>
			usedbuffer = tempsize;
 800066c:	4a04      	ldr	r2, [pc, #16]	; (8000680 <CubeM_attendIntValue+0xc0>)
 800066e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000670:	6013      	str	r3, [r2, #0]
			return 0;
 8000672:	2300      	movs	r3, #0
 8000674:	e000      	b.n	8000678 <CubeM_attendIntValue+0xb8>
		}
	}
	return 1;
 8000676:	2301      	movs	r3, #1
}
 8000678:	4618      	mov	r0, r3
 800067a:	3760      	adds	r7, #96	; 0x60
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	2400032c 	.word	0x2400032c
 8000684:	24000338 	.word	0x24000338
 8000688:	24000014 	.word	0x24000014
 800068c:	0800e798 	.word	0x0800e798
 8000690:	24000334 	.word	0x24000334
 8000694:	24000000 	.word	0x24000000
 8000698:	0800e7a0 	.word	0x0800e7a0
 800069c:	24000328 	.word	0x24000328
 80006a0:	24000330 	.word	0x24000330

080006a4 <CubeM_attendFloatValue>:

uint8_t CubeM_attendFloatValue(uint8_t channel, float value, uint8_t precision) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b09c      	sub	sp, #112	; 0x70
 80006a8:	af04      	add	r7, sp, #16
 80006aa:	4603      	mov	r3, r0
 80006ac:	ed87 0a00 	vstr	s0, [r7]
 80006b0:	460a      	mov	r2, r1
 80006b2:	71fb      	strb	r3, [r7, #7]
 80006b4:	4613      	mov	r3, r2
 80006b6:	71bb      	strb	r3, [r7, #6]
	if(channel > 0 && channel < CUBEMONMAXSIGNALS) {
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d05d      	beq.n	800077a <CubeM_attendFloatValue+0xd6>
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	2b07      	cmp	r3, #7
 80006c2:	d85a      	bhi.n	800077a <CubeM_attendFloatValue+0xd6>
		char tempstring[CUBEMONSMALLBUFSIZE*4];

		uint32_t tempsize;
		if(usedbuffer == 0) {
 80006c4:	4b2f      	ldr	r3, [pc, #188]	; (8000784 <CubeM_attendFloatValue+0xe0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d122      	bne.n	8000712 <CubeM_attendFloatValue+0x6e>
			sprintf(tempstring, "%s%s%.*f", channelnames[channel], connector, precision, value);
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	4613      	mov	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	4413      	add	r3, r2
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	4a2c      	ldr	r2, [pc, #176]	; (8000788 <CubeM_attendFloatValue+0xe4>)
 80006d8:	441a      	add	r2, r3
 80006da:	79bb      	ldrb	r3, [r7, #6]
 80006dc:	edd7 7a00 	vldr	s15, [r7]
 80006e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006e4:	f107 000c 	add.w	r0, r7, #12
 80006e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	4b27      	ldr	r3, [pc, #156]	; (800078c <CubeM_attendFloatValue+0xe8>)
 80006f0:	4927      	ldr	r1, [pc, #156]	; (8000790 <CubeM_attendFloatValue+0xec>)
 80006f2:	f00c f805 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring) + EOLlen;
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff fe40 	bl	8000380 <strlen>
 8000700:	4602      	mov	r2, r0
 8000702:	4b20      	ldr	r3, [pc, #128]	; (8000784 <CubeM_attendFloatValue+0xe0>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4413      	add	r3, r2
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <CubeM_attendFloatValue+0xf0>)
 800070a:	7812      	ldrb	r2, [r2, #0]
 800070c:	4413      	add	r3, r2
 800070e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000710:	e021      	b.n	8000756 <CubeM_attendFloatValue+0xb2>
		} else {
			sprintf(tempstring, "%s%s%s%.*f", delimiter, channelnames[channel], connector, precision, value);
 8000712:	79fa      	ldrb	r2, [r7, #7]
 8000714:	4613      	mov	r3, r2
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	4413      	add	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4a1a      	ldr	r2, [pc, #104]	; (8000788 <CubeM_attendFloatValue+0xe4>)
 800071e:	441a      	add	r2, r3
 8000720:	79bb      	ldrb	r3, [r7, #6]
 8000722:	edd7 7a00 	vldr	s15, [r7]
 8000726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800072a:	f107 000c 	add.w	r0, r7, #12
 800072e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000732:	9301      	str	r3, [sp, #4]
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <CubeM_attendFloatValue+0xe8>)
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	4613      	mov	r3, r2
 800073a:	4a17      	ldr	r2, [pc, #92]	; (8000798 <CubeM_attendFloatValue+0xf4>)
 800073c:	4917      	ldr	r1, [pc, #92]	; (800079c <CubeM_attendFloatValue+0xf8>)
 800073e:	f00b ffdf 	bl	800c700 <siprintf>
			tempsize = usedbuffer + strlen((char*)tempstring);
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe1a 	bl	8000380 <strlen>
 800074c:	4602      	mov	r2, r0
 800074e:	4b0d      	ldr	r3, [pc, #52]	; (8000784 <CubeM_attendFloatValue+0xe0>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4413      	add	r3, r2
 8000754:	65fb      	str	r3, [r7, #92]	; 0x5c
		}

		if(tempsize < buffersize) {
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <CubeM_attendFloatValue+0xfc>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800075c:	429a      	cmp	r2, r3
 800075e:	d20c      	bcs.n	800077a <CubeM_attendFloatValue+0xd6>
			strcat((char*)buffer, (char*)tempstring);
 8000760:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <CubeM_attendFloatValue+0x100>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f107 020c 	add.w	r2, r7, #12
 8000768:	4611      	mov	r1, r2
 800076a:	4618      	mov	r0, r3
 800076c:	f00c f833 	bl	800c7d6 <strcat>
			usedbuffer = tempsize;
 8000770:	4a04      	ldr	r2, [pc, #16]	; (8000784 <CubeM_attendFloatValue+0xe0>)
 8000772:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000774:	6013      	str	r3, [r2, #0]
			return 0;
 8000776:	2300      	movs	r3, #0
 8000778:	e000      	b.n	800077c <CubeM_attendFloatValue+0xd8>
		}
	}
	return 1;
 800077a:	2301      	movs	r3, #1
}
 800077c:	4618      	mov	r0, r3
 800077e:	3760      	adds	r7, #96	; 0x60
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	2400032c 	.word	0x2400032c
 8000788:	24000338 	.word	0x24000338
 800078c:	24000014 	.word	0x24000014
 8000790:	0800e7ac 	.word	0x0800e7ac
 8000794:	24000334 	.word	0x24000334
 8000798:	24000000 	.word	0x24000000
 800079c:	0800e7b8 	.word	0x0800e7b8
 80007a0:	24000328 	.word	0x24000328
 80007a4:	24000330 	.word	0x24000330

080007a8 <CubeM_sendBuffer>:
	strcpy((char*)EOL, (char*)string);

	return 0;
}

uint8_t CubeM_sendBuffer() {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0

	strcpy((char*)&buffer[usedbuffer], (char*)EOL);
 80007ac:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <CubeM_sendBuffer+0x30>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <CubeM_sendBuffer+0x34>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4413      	add	r3, r2
 80007b6:	490a      	ldr	r1, [pc, #40]	; (80007e0 <CubeM_sendBuffer+0x38>)
 80007b8:	4618      	mov	r0, r3
 80007ba:	f00c f8a2 	bl	800c902 <strcpy>
	CDC_Transmit_FS(buffer, usedbuffer);
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <CubeM_sendBuffer+0x30>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a06      	ldr	r2, [pc, #24]	; (80007dc <CubeM_sendBuffer+0x34>)
 80007c4:	6812      	ldr	r2, [r2, #0]
 80007c6:	b292      	uxth	r2, r2
 80007c8:	4611      	mov	r1, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f00a fd60 	bl	800b290 <CDC_Transmit_FS>

	return 0;
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	24000330 	.word	0x24000330
 80007dc:	2400032c 	.word	0x2400032c
 80007e0:	24000028 	.word	0x24000028
 80007e4:	00000000 	.word	0x00000000

080007e8 <CubeM_runDebugTests>:

#if CUBEMDEBUG
uint8_t CubeM_runDebugTests() {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
	CubeM_init();
 80007ee:	f7ff fe01 	bl	80003f4 <CubeM_init>

	CubeM_setChannelname(0, (uint8_t*)"Test0");
 80007f2:	4923      	ldr	r1, [pc, #140]	; (8000880 <CubeM_runDebugTests+0x98>)
 80007f4:	2000      	movs	r0, #0
 80007f6:	f7ff fe3b 	bl	8000470 <CubeM_setChannelname>
	CubeM_attendUIntValue(0, 123);
 80007fa:	217b      	movs	r1, #123	; 0x7b
 80007fc:	2000      	movs	r0, #0
 80007fe:	f7ff fe6f 	bl	80004e0 <CubeM_attendUIntValue>
	CubeM_attendIntValue(1, -123);
 8000802:	f06f 017a 	mvn.w	r1, #122	; 0x7a
 8000806:	2001      	movs	r0, #1
 8000808:	f7ff feda 	bl	80005c0 <CubeM_attendIntValue>
	CubeM_attendFloatValue(2, 0.123, 3);
 800080c:	2103      	movs	r1, #3
 800080e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8000884 <CubeM_runDebugTests+0x9c>
 8000812:	2002      	movs	r0, #2
 8000814:	f7ff ff46 	bl	80006a4 <CubeM_attendFloatValue>
	CubeM_attendFloatValue(2, 0.123, 2);
 8000818:	2102      	movs	r1, #2
 800081a:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8000884 <CubeM_runDebugTests+0x9c>
 800081e:	2002      	movs	r0, #2
 8000820:	f7ff ff40 	bl	80006a4 <CubeM_attendFloatValue>

	uint8_t tempstatus = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	71fb      	strb	r3, [r7, #7]
	uint32_t tempcounter = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	603b      	str	r3, [r7, #0]
	while(tempstatus == 0) {
 800082c:	e015      	b.n	800085a <CubeM_runDebugTests+0x72>
		tempstatus = CubeM_attendFloatValue(2, 0.123+tempcounter, 2);
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	ee07 3a90 	vmov	s15, r3
 8000834:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000838:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 8000878 <CubeM_runDebugTests+0x90>
 800083c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000840:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000844:	2102      	movs	r1, #2
 8000846:	eeb0 0a67 	vmov.f32	s0, s15
 800084a:	2002      	movs	r0, #2
 800084c:	f7ff ff2a 	bl	80006a4 <CubeM_attendFloatValue>
 8000850:	4603      	mov	r3, r0
 8000852:	71fb      	strb	r3, [r7, #7]
		tempcounter++;
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	603b      	str	r3, [r7, #0]
	while(tempstatus == 0) {
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d0e6      	beq.n	800082e <CubeM_runDebugTests+0x46>
	}

	HAL_Delay(3000);
 8000860:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000864:	f000 fda6 	bl	80013b4 <HAL_Delay>
	CubeM_sendBuffer();
 8000868:	f7ff ff9e 	bl	80007a8 <CubeM_sendBuffer>

	return 0;
 800086c:	2300      	movs	r3, #0
}
 800086e:	4618      	mov	r0, r3
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	916872b0 	.word	0x916872b0
 800087c:	3fbf7ced 	.word	0x3fbf7ced
 8000880:	0800e7c4 	.word	0x0800e7c4
 8000884:	3dfbe76d 	.word	0x3dfbe76d

08000888 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	CubeM_init();
 800088c:	f7ff fdb2 	bl	80003f4 <CubeM_init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000890:	f000 fcfe 	bl	8001290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f810 	bl	80008b8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000898:	f000 f8bc 	bl	8000a14 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089c:	f000 fa34 	bl	8000d08 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008a0:	f000 f8e8 	bl	8000a74 <MX_ADC1_Init>
  MX_ADC2_Init();
 80008a4:	f000 f960 	bl	8000b68 <MX_ADC2_Init>
  MX_ADC3_Init();
 80008a8:	f000 f9c6 	bl	8000c38 <MX_ADC3_Init>
  MX_USB_DEVICE_Init();
 80008ac:	f00a fc30 	bl	800b110 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

#ifdef CUBEMDEBUG
  CubeM_runDebugTests();
 80008b0:	f7ff ff9a 	bl	80007e8 <CubeM_runDebugTests>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <main+0x2c>
	...

080008b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b09e      	sub	sp, #120	; 0x78
 80008bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008c2:	224c      	movs	r2, #76	; 0x4c
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f00b ff7d 	bl	800c7c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2220      	movs	r2, #32
 80008d2:	2100      	movs	r1, #0
 80008d4:	4618      	mov	r0, r3
 80008d6:	f00b ff76 	bl	800c7c6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008da:	2002      	movs	r0, #2
 80008dc:	f003 fbb8 	bl	8004050 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	4b48      	ldr	r3, [pc, #288]	; (8000a08 <SystemClock_Config+0x150>)
 80008e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008e8:	4a47      	ldr	r2, [pc, #284]	; (8000a08 <SystemClock_Config+0x150>)
 80008ea:	f023 0301 	bic.w	r3, r3, #1
 80008ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80008f0:	4b45      	ldr	r3, [pc, #276]	; (8000a08 <SystemClock_Config+0x150>)
 80008f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	60bb      	str	r3, [r7, #8]
 80008fa:	4b44      	ldr	r3, [pc, #272]	; (8000a0c <SystemClock_Config+0x154>)
 80008fc:	699b      	ldr	r3, [r3, #24]
 80008fe:	4a43      	ldr	r2, [pc, #268]	; (8000a0c <SystemClock_Config+0x154>)
 8000900:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000904:	6193      	str	r3, [r2, #24]
 8000906:	4b41      	ldr	r3, [pc, #260]	; (8000a0c <SystemClock_Config+0x154>)
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000912:	bf00      	nop
 8000914:	4b3d      	ldr	r3, [pc, #244]	; (8000a0c <SystemClock_Config+0x154>)
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800091c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000920:	d1f8      	bne.n	8000914 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	4b3b      	ldr	r3, [pc, #236]	; (8000a10 <SystemClock_Config+0x158>)
 8000924:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000928:	4a39      	ldr	r2, [pc, #228]	; (8000a10 <SystemClock_Config+0x158>)
 800092a:	f043 0302 	orr.w	r3, r3, #2
 800092e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000932:	4b37      	ldr	r3, [pc, #220]	; (8000a10 <SystemClock_Config+0x158>)
 8000934:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000938:	f003 0302 	and.w	r3, r3, #2
 800093c:	607b      	str	r3, [r7, #4]
 800093e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000940:	2300      	movs	r3, #0
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	4b31      	ldr	r3, [pc, #196]	; (8000a0c <SystemClock_Config+0x154>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a30      	ldr	r2, [pc, #192]	; (8000a0c <SystemClock_Config+0x154>)
 800094a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <SystemClock_Config+0x154>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	4b2b      	ldr	r3, [pc, #172]	; (8000a08 <SystemClock_Config+0x150>)
 800095c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800095e:	4a2a      	ldr	r2, [pc, #168]	; (8000a08 <SystemClock_Config+0x150>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000966:	4b28      	ldr	r3, [pc, #160]	; (8000a08 <SystemClock_Config+0x150>)
 8000968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000972:	bf00      	nop
 8000974:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <SystemClock_Config+0x154>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800097c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000980:	d1f8      	bne.n	8000974 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000982:	2301      	movs	r3, #1
 8000984:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000986:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800098a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098c:	2302      	movs	r3, #2
 800098e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000990:	2302      	movs	r3, #2
 8000992:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000994:	2305      	movs	r3, #5
 8000996:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000998:	23c0      	movs	r3, #192	; 0xc0
 800099a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 800099c:	2302      	movs	r3, #2
 800099e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 15;
 80009a0:	230f      	movs	r3, #15
 80009a2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009a4:	2302      	movs	r3, #2
 80009a6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009a8:	2308      	movs	r3, #8
 80009aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009b8:	4618      	mov	r0, r3
 80009ba:	f003 fb93 	bl	80040e4 <HAL_RCC_OscConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0x110>
  {
    Error_Handler();
 80009c4:	f000 f9d8 	bl	8000d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c8:	233f      	movs	r3, #63	; 0x3f
 80009ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009cc:	2303      	movs	r3, #3
 80009ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009d4:	2308      	movs	r3, #8
 80009d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009d8:	2340      	movs	r3, #64	; 0x40
 80009da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009dc:	2340      	movs	r3, #64	; 0x40
 80009de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009e6:	2340      	movs	r3, #64	; 0x40
 80009e8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	2104      	movs	r1, #4
 80009f0:	4618      	mov	r0, r3
 80009f2:	f003 ffd1 	bl	8004998 <HAL_RCC_ClockConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <SystemClock_Config+0x148>
  {
    Error_Handler();
 80009fc:	f000 f9bc 	bl	8000d78 <Error_Handler>
  }
}
 8000a00:	bf00      	nop
 8000a02:	3778      	adds	r7, #120	; 0x78
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	58000400 	.word	0x58000400
 8000a0c:	58024800 	.word	0x58024800
 8000a10:	58024400 	.word	0x58024400

08000a14 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b0b0      	sub	sp, #192	; 0xc0
 8000a18:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a1a:	463b      	mov	r3, r7
 8000a1c:	22c0      	movs	r2, #192	; 0xc0
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f00b fed0 	bl	800c7c6 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a26:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a2a:	f04f 0300 	mov.w	r3, #0
 8000a2e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a32:	2302      	movs	r3, #2
 8000a34:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000a36:	230c      	movs	r3, #12
 8000a38:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a46:	23c0      	movs	r3, #192	; 0xc0
 8000a48:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000a4a:	2320      	movs	r3, #32
 8000a4c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f004 fb12 	bl	8005084 <HAL_RCCEx_PeriphCLKConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a66:	f000 f987 	bl	8000d78 <Error_Handler>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	37c0      	adds	r7, #192	; 0xc0
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a7a:	f107 031c 	add.w	r3, r7, #28
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a86:	463b      	mov	r3, r7
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
 8000a94:	615a      	str	r2, [r3, #20]
 8000a96:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a98:	4b2f      	ldr	r3, [pc, #188]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000a9a:	4a30      	ldr	r2, [pc, #192]	; (8000b5c <MX_ADC1_Init+0xe8>)
 8000a9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000a9e:	4b2e      	ldr	r3, [pc, #184]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000aa0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000aa4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000aa6:	4b2c      	ldr	r3, [pc, #176]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aac:	4b2a      	ldr	r3, [pc, #168]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ab2:	4b29      	ldr	r3, [pc, #164]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ab4:	2204      	movs	r2, #4
 8000ab6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ab8:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000abe:	4b26      	ldr	r3, [pc, #152]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000aca:	4b23      	ldr	r3, [pc, #140]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ad0:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ad6:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000adc:	4b1e      	ldr	r3, [pc, #120]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ae2:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000af6:	4818      	ldr	r0, [pc, #96]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000af8:	f000 fe2e 	bl	8001758 <HAL_ADC_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b02:	f000 f939 	bl	8000d78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4811      	ldr	r0, [pc, #68]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000b12:	f001 fc45 	bl	80023a0 <HAL_ADCEx_MultiModeConfigChannel>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b1c:	f000 f92c 	bl	8000d78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_ADC1_Init+0xec>)
 8000b22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b24:	2306      	movs	r3, #6
 8000b26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000b2c:	4b0d      	ldr	r3, [pc, #52]	; (8000b64 <MX_ADC1_Init+0xf0>)
 8000b2e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b30:	2304      	movs	r3, #4
 8000b32:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b3c:	463b      	mov	r3, r7
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <MX_ADC1_Init+0xe4>)
 8000b42:	f000 ffab 	bl	8001a9c <HAL_ADC_ConfigChannel>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000b4c:	f000 f914 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	3728      	adds	r7, #40	; 0x28
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	240003e0 	.word	0x240003e0
 8000b5c:	40022000 	.word	0x40022000
 8000b60:	0c900008 	.word	0x0c900008
 8000b64:	47ff0000 	.word	0x47ff0000

08000b68 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
 8000b7c:	615a      	str	r2, [r3, #20]
 8000b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b80:	4b29      	ldr	r3, [pc, #164]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000b82:	4a2a      	ldr	r2, [pc, #168]	; (8000c2c <MX_ADC2_Init+0xc4>)
 8000b84:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000b86:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000b88:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b8c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000b8e:	4b26      	ldr	r3, [pc, #152]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b94:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b9a:	4b23      	ldr	r3, [pc, #140]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000b9c:	2204      	movs	r2, #4
 8000b9e:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000ba0:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ba6:	4b20      	ldr	r3, [pc, #128]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000bac:	4b1e      	ldr	r3, [pc, #120]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bb2:	4b1d      	ldr	r3, [pc, #116]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bbe:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000bc4:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000bd6:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000bde:	4812      	ldr	r0, [pc, #72]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000be0:	f000 fdba 	bl	8001758 <HAL_ADC_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000bea:	f000 f8c5 	bl	8000d78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bee:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <MX_ADC2_Init+0xc8>)
 8000bf0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bf2:	2306      	movs	r3, #6
 8000bf4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <MX_ADC2_Init+0xcc>)
 8000bfc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bfe:	2304      	movs	r3, #4
 8000c00:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4806      	ldr	r0, [pc, #24]	; (8000c28 <MX_ADC2_Init+0xc0>)
 8000c10:	f000 ff44 	bl	8001a9c <HAL_ADC_ConfigChannel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000c1a:	f000 f8ad 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c1e:	bf00      	nop
 8000c20:	3720      	adds	r7, #32
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	24000444 	.word	0x24000444
 8000c2c:	40022100 	.word	0x40022100
 8000c30:	10c00010 	.word	0x10c00010
 8000c34:	47ff0000 	.word	0x47ff0000

08000c38 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
 8000c4c:	615a      	str	r2, [r3, #20]
 8000c4e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000c50:	4b29      	ldr	r3, [pc, #164]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c52:	4a2a      	ldr	r2, [pc, #168]	; (8000cfc <MX_ADC3_Init+0xc4>)
 8000c54:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000c56:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c58:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000c5c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000c5e:	4b26      	ldr	r3, [pc, #152]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c64:	4b24      	ldr	r3, [pc, #144]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c6a:	4b23      	ldr	r3, [pc, #140]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000c70:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c76:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c94:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c9a:	4b17      	ldr	r3, [pc, #92]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ca0:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000ca6:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000cae:	4812      	ldr	r0, [pc, #72]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000cb0:	f000 fd52 	bl	8001758 <HAL_ADC_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000cba:	f000 f85d 	bl	8000d78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000cbe:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <MX_ADC3_Init+0xc8>)
 8000cc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cc2:	2306      	movs	r3, #6
 8000cc4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <MX_ADC3_Init+0xcc>)
 8000ccc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	; (8000cf8 <MX_ADC3_Init+0xc0>)
 8000ce0:	f000 fedc 	bl	8001a9c <HAL_ADC_ConfigChannel>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 8000cea:	f000 f845 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	240004a8 	.word	0x240004a8
 8000cfc:	58026000 	.word	0x58026000
 8000d00:	04300002 	.word	0x04300002
 8000d04:	47ff0000 	.word	0x47ff0000

08000d08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0e:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d14:	4a17      	ldr	r2, [pc, #92]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d16:	f043 0304 	orr.w	r3, r3, #4
 8000d1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d1e:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d2c:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d32:	4a10      	ldr	r2, [pc, #64]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d3c:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d46:	60bb      	str	r3, [r7, #8]
 8000d48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d50:	4a08      	ldr	r2, [pc, #32]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <MX_GPIO_Init+0x6c>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d68:	bf00      	nop
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	58024400 	.word	0x58024400

08000d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d80:	e7fe      	b.n	8000d80 <Error_Handler+0x8>
	...

08000d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_MspInit+0x30>)
 8000d8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d90:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <HAL_MspInit+0x30>)
 8000d92:	f043 0302 	orr.w	r3, r3, #2
 8000d96:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_MspInit+0x30>)
 8000d9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	58024400 	.word	0x58024400

08000db8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08e      	sub	sp, #56	; 0x38
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a51      	ldr	r2, [pc, #324]	; (8000f1c <HAL_ADC_MspInit+0x164>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d133      	bne.n	8000e42 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000dda:	4b51      	ldr	r3, [pc, #324]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	4a4f      	ldr	r2, [pc, #316]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000de2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000de4:	4b4e      	ldr	r3, [pc, #312]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d10e      	bne.n	8000e0a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000dec:	4b4d      	ldr	r3, [pc, #308]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000dee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000df2:	4a4c      	ldr	r2, [pc, #304]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000df4:	f043 0320 	orr.w	r3, r3, #32
 8000df8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000dfc:	4b49      	ldr	r3, [pc, #292]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000dfe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e02:	f003 0320 	and.w	r3, r3, #32
 8000e06:	623b      	str	r3, [r7, #32]
 8000e08:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0a:	4b46      	ldr	r3, [pc, #280]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e10:	4a44      	ldr	r2, [pc, #272]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e1a:	4b42      	ldr	r3, [pc, #264]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	61fb      	str	r3, [r7, #28]
 8000e26:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e28:	23c0      	movs	r3, #192	; 0xc0
 8000e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e38:	4619      	mov	r1, r3
 8000e3a:	483b      	ldr	r0, [pc, #236]	; (8000f28 <HAL_ADC_MspInit+0x170>)
 8000e3c:	f001 fc9e 	bl	800277c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8000e40:	e067      	b.n	8000f12 <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC2)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a39      	ldr	r2, [pc, #228]	; (8000f2c <HAL_ADC_MspInit+0x174>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d133      	bne.n	8000eb4 <HAL_ADC_MspInit+0xfc>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e4c:	4b34      	ldr	r3, [pc, #208]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	3301      	adds	r3, #1
 8000e52:	4a33      	ldr	r2, [pc, #204]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000e54:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e56:	4b32      	ldr	r3, [pc, #200]	; (8000f20 <HAL_ADC_MspInit+0x168>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d10e      	bne.n	8000e7c <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e5e:	4b31      	ldr	r3, [pc, #196]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e64:	4a2f      	ldr	r2, [pc, #188]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e66:	f043 0320 	orr.w	r3, r3, #32
 8000e6a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e6e:	4b2d      	ldr	r3, [pc, #180]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e74:	f003 0320 	and.w	r3, r3, #32
 8000e78:	61bb      	str	r3, [r7, #24]
 8000e7a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7c:	4b29      	ldr	r3, [pc, #164]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e82:	4a28      	ldr	r2, [pc, #160]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e8c:	4b25      	ldr	r3, [pc, #148]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000e9a:	2330      	movs	r3, #48	; 0x30
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4820      	ldr	r0, [pc, #128]	; (8000f30 <HAL_ADC_MspInit+0x178>)
 8000eae:	f001 fc65 	bl	800277c <HAL_GPIO_Init>
}
 8000eb2:	e02e      	b.n	8000f12 <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC3)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a1e      	ldr	r2, [pc, #120]	; (8000f34 <HAL_ADC_MspInit+0x17c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d129      	bne.n	8000f12 <HAL_ADC_MspInit+0x15a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000ebe:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec4:	4a17      	ldr	r2, [pc, #92]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000eca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000edc:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ee2:	4a10      	ldr	r2, [pc, #64]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000ee4:	f043 0304 	orr.w	r3, r3, #4
 8000ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eec:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <HAL_ADC_MspInit+0x16c>)
 8000eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ef2:	f003 0304 	and.w	r3, r3, #4
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000efa:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000efe:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000f02:	f000 fa87 	bl	8001414 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000f06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000f0a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000f0e:	f000 fa81 	bl	8001414 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000f12:	bf00      	nop
 8000f14:	3738      	adds	r7, #56	; 0x38
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40022000 	.word	0x40022000
 8000f20:	2400050c 	.word	0x2400050c
 8000f24:	58024400 	.word	0x58024400
 8000f28:	58020000 	.word	0x58020000
 8000f2c:	40022100 	.word	0x40022100
 8000f30:	58020800 	.word	0x58020800
 8000f34:	58026000 	.word	0x58026000

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f3c:	e7fe      	b.n	8000f3c <NMI_Handler+0x4>

08000f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <HardFault_Handler+0x4>

08000f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <MemManage_Handler+0x4>

08000f4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f4e:	e7fe      	b.n	8000f4e <BusFault_Handler+0x4>

08000f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f54:	e7fe      	b.n	8000f54 <UsageFault_Handler+0x4>

08000f56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f84:	f000 f9f6 	bl	8001374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f90:	4802      	ldr	r0, [pc, #8]	; (8000f9c <OTG_FS_IRQHandler+0x10>)
 8000f92:	f001 fefc 	bl	8002d8e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	240019f8 	.word	0x240019f8

08000fa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return 1;
 8000fa4:	2301      	movs	r3, #1
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <_kill>:

int _kill(int pid, int sig)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fba:	f00b fc75 	bl	800c8a8 <__errno>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2216      	movs	r2, #22
 8000fc2:	601a      	str	r2, [r3, #0]
  return -1;
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <_exit>:

void _exit (int status)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ffe7 	bl	8000fb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fe2:	e7fe      	b.n	8000fe2 <_exit+0x12>

08000fe4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	e00a      	b.n	800100c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ff6:	f3af 8000 	nop.w
 8000ffa:	4601      	mov	r1, r0
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	1c5a      	adds	r2, r3, #1
 8001000:	60ba      	str	r2, [r7, #8]
 8001002:	b2ca      	uxtb	r2, r1
 8001004:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	429a      	cmp	r2, r3
 8001012:	dbf0      	blt.n	8000ff6 <_read+0x12>
  }

  return len;
 8001014:	687b      	ldr	r3, [r7, #4]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b086      	sub	sp, #24
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	e009      	b.n	8001044 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	1c5a      	adds	r2, r3, #1
 8001034:	60ba      	str	r2, [r7, #8]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4618      	mov	r0, r3
 800103a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	3301      	adds	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	429a      	cmp	r2, r3
 800104a:	dbf1      	blt.n	8001030 <_write+0x12>
  }
  return len;
 800104c:	687b      	ldr	r3, [r7, #4]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <_close>:

int _close(int file)
{
 8001056:	b480      	push	{r7}
 8001058:	b083      	sub	sp, #12
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
 8001076:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800107e:	605a      	str	r2, [r3, #4]
  return 0;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <_isatty>:

int _isatty(int file)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001096:	2301      	movs	r3, #1
}
 8001098:	4618      	mov	r0, r3
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010c8:	4a14      	ldr	r2, [pc, #80]	; (800111c <_sbrk+0x5c>)
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <_sbrk+0x60>)
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <_sbrk+0x64>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010dc:	4b11      	ldr	r3, [pc, #68]	; (8001124 <_sbrk+0x64>)
 80010de:	4a12      	ldr	r2, [pc, #72]	; (8001128 <_sbrk+0x68>)
 80010e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e2:	4b10      	ldr	r3, [pc, #64]	; (8001124 <_sbrk+0x64>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4413      	add	r3, r2
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d207      	bcs.n	8001100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f0:	f00b fbda 	bl	800c8a8 <__errno>
 80010f4:	4603      	mov	r3, r0
 80010f6:	220c      	movs	r2, #12
 80010f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295
 80010fe:	e009      	b.n	8001114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <_sbrk+0x64>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001106:	4b07      	ldr	r3, [pc, #28]	; (8001124 <_sbrk+0x64>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	4a05      	ldr	r2, [pc, #20]	; (8001124 <_sbrk+0x64>)
 8001110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001112:	68fb      	ldr	r3, [r7, #12]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3718      	adds	r7, #24
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	24080000 	.word	0x24080000
 8001120:	00000400 	.word	0x00000400
 8001124:	24000510 	.word	0x24000510
 8001128:	24002270 	.word	0x24002270

0800112c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001130:	4b37      	ldr	r3, [pc, #220]	; (8001210 <SystemInit+0xe4>)
 8001132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001136:	4a36      	ldr	r2, [pc, #216]	; (8001210 <SystemInit+0xe4>)
 8001138:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800113c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001140:	4b34      	ldr	r3, [pc, #208]	; (8001214 <SystemInit+0xe8>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 030f 	and.w	r3, r3, #15
 8001148:	2b06      	cmp	r3, #6
 800114a:	d807      	bhi.n	800115c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800114c:	4b31      	ldr	r3, [pc, #196]	; (8001214 <SystemInit+0xe8>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f023 030f 	bic.w	r3, r3, #15
 8001154:	4a2f      	ldr	r2, [pc, #188]	; (8001214 <SystemInit+0xe8>)
 8001156:	f043 0307 	orr.w	r3, r3, #7
 800115a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800115c:	4b2e      	ldr	r3, [pc, #184]	; (8001218 <SystemInit+0xec>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a2d      	ldr	r2, [pc, #180]	; (8001218 <SystemInit+0xec>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001168:	4b2b      	ldr	r3, [pc, #172]	; (8001218 <SystemInit+0xec>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800116e:	4b2a      	ldr	r3, [pc, #168]	; (8001218 <SystemInit+0xec>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4929      	ldr	r1, [pc, #164]	; (8001218 <SystemInit+0xec>)
 8001174:	4b29      	ldr	r3, [pc, #164]	; (800121c <SystemInit+0xf0>)
 8001176:	4013      	ands	r3, r2
 8001178:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800117a:	4b26      	ldr	r3, [pc, #152]	; (8001214 <SystemInit+0xe8>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	2b00      	cmp	r3, #0
 8001184:	d007      	beq.n	8001196 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <SystemInit+0xe8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f023 030f 	bic.w	r3, r3, #15
 800118e:	4a21      	ldr	r2, [pc, #132]	; (8001214 <SystemInit+0xe8>)
 8001190:	f043 0307 	orr.w	r3, r3, #7
 8001194:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001196:	4b20      	ldr	r3, [pc, #128]	; (8001218 <SystemInit+0xec>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800119c:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <SystemInit+0xec>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80011a2:	4b1d      	ldr	r3, [pc, #116]	; (8001218 <SystemInit+0xec>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80011a8:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <SystemInit+0xec>)
 80011aa:	4a1d      	ldr	r2, [pc, #116]	; (8001220 <SystemInit+0xf4>)
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <SystemInit+0xec>)
 80011b0:	4a1c      	ldr	r2, [pc, #112]	; (8001224 <SystemInit+0xf8>)
 80011b2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011b4:	4b18      	ldr	r3, [pc, #96]	; (8001218 <SystemInit+0xec>)
 80011b6:	4a1c      	ldr	r2, [pc, #112]	; (8001228 <SystemInit+0xfc>)
 80011b8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011ba:	4b17      	ldr	r3, [pc, #92]	; (8001218 <SystemInit+0xec>)
 80011bc:	2200      	movs	r2, #0
 80011be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011c0:	4b15      	ldr	r3, [pc, #84]	; (8001218 <SystemInit+0xec>)
 80011c2:	4a19      	ldr	r2, [pc, #100]	; (8001228 <SystemInit+0xfc>)
 80011c4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011c6:	4b14      	ldr	r3, [pc, #80]	; (8001218 <SystemInit+0xec>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <SystemInit+0xec>)
 80011ce:	4a16      	ldr	r2, [pc, #88]	; (8001228 <SystemInit+0xfc>)
 80011d0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011d2:	4b11      	ldr	r3, [pc, #68]	; (8001218 <SystemInit+0xec>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <SystemInit+0xec>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a0e      	ldr	r2, [pc, #56]	; (8001218 <SystemInit+0xec>)
 80011de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <SystemInit+0xec>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <SystemInit+0x100>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <SystemInit+0x104>)
 80011f0:	4013      	ands	r3, r2
 80011f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011f6:	d202      	bcs.n	80011fe <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011f8:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <SystemInit+0x108>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011fe:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <SystemInit+0x10c>)
 8001200:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001204:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	e000ed00 	.word	0xe000ed00
 8001214:	52002000 	.word	0x52002000
 8001218:	58024400 	.word	0x58024400
 800121c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001220:	02020200 	.word	0x02020200
 8001224:	01ff0000 	.word	0x01ff0000
 8001228:	01010280 	.word	0x01010280
 800122c:	5c001000 	.word	0x5c001000
 8001230:	ffff0000 	.word	0xffff0000
 8001234:	51008108 	.word	0x51008108
 8001238:	52004000 	.word	0x52004000

0800123c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800123c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001274 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001240:	f7ff ff74 	bl	800112c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480c      	ldr	r0, [pc, #48]	; (8001278 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001246:	490d      	ldr	r1, [pc, #52]	; (800127c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800125c:	4c0a      	ldr	r4, [pc, #40]	; (8001288 <LoopFillZerobss+0x22>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800126a:	f00b fb23 	bl	800c8b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800126e:	f7ff fb0b 	bl	8000888 <main>
  bx  lr
 8001272:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001274:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001278:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800127c:	24000308 	.word	0x24000308
  ldr r2, =_sidata
 8001280:	0800eb9c 	.word	0x0800eb9c
  ldr r2, =_sbss
 8001284:	24000308 	.word	0x24000308
  ldr r4, =_ebss
 8001288:	24002270 	.word	0x24002270

0800128c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC3_IRQHandler>
	...

08001290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001296:	2003      	movs	r0, #3
 8001298:	f001 fa30 	bl	80026fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800129c:	f003 fd32 	bl	8004d04 <HAL_RCC_GetSysClockFreq>
 80012a0:	4602      	mov	r2, r0
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <HAL_Init+0x68>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	f003 030f 	and.w	r3, r3, #15
 80012ac:	4913      	ldr	r1, [pc, #76]	; (80012fc <HAL_Init+0x6c>)
 80012ae:	5ccb      	ldrb	r3, [r1, r3]
 80012b0:	f003 031f 	and.w	r3, r3, #31
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
 80012b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <HAL_Init+0x68>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	4a0e      	ldr	r2, [pc, #56]	; (80012fc <HAL_Init+0x6c>)
 80012c4:	5cd3      	ldrb	r3, [r2, r3]
 80012c6:	f003 031f 	and.w	r3, r3, #31
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	fa22 f303 	lsr.w	r3, r2, r3
 80012d0:	4a0b      	ldr	r2, [pc, #44]	; (8001300 <HAL_Init+0x70>)
 80012d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012d4:	4a0b      	ldr	r2, [pc, #44]	; (8001304 <HAL_Init+0x74>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012da:	200f      	movs	r0, #15
 80012dc:	f000 f814 	bl	8001308 <HAL_InitTick>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e002      	b.n	80012f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012ea:	f7ff fd4b 	bl	8000d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	58024400 	.word	0x58024400
 80012fc:	0800e814 	.word	0x0800e814
 8001300:	24000040 	.word	0x24000040
 8001304:	2400003c 	.word	0x2400003c

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <HAL_InitTick+0x60>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e021      	b.n	8001360 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800131c:	4b13      	ldr	r3, [pc, #76]	; (800136c <HAL_InitTick+0x64>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_InitTick+0x60>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f001 fa15 	bl	8002762 <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e00e      	b.n	8001360 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d80a      	bhi.n	800135e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f001 f9df 	bl	8002712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4a06      	ldr	r2, [pc, #24]	; (8001370 <HAL_InitTick+0x68>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	24000048 	.word	0x24000048
 800136c:	2400003c 	.word	0x2400003c
 8001370:	24000044 	.word	0x24000044

08001374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <HAL_IncTick+0x20>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <HAL_IncTick+0x24>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	4a04      	ldr	r2, [pc, #16]	; (8001398 <HAL_IncTick+0x24>)
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	24000048 	.word	0x24000048
 8001398:	24000514 	.word	0x24000514

0800139c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return uwTick;
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <HAL_GetTick+0x14>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	24000514 	.word	0x24000514

080013b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013bc:	f7ff ffee 	bl	800139c <HAL_GetTick>
 80013c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013cc:	d005      	beq.n	80013da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_Delay+0x44>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	461a      	mov	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4413      	add	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013da:	bf00      	nop
 80013dc:	f7ff ffde 	bl	800139c <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d8f7      	bhi.n	80013dc <HAL_Delay+0x28>
  {
  }
}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	24000048 	.word	0x24000048

080013fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001400:	4b03      	ldr	r3, [pc, #12]	; (8001410 <HAL_GetREVID+0x14>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	0c1b      	lsrs	r3, r3, #16
}
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	5c001000 	.word	0x5c001000

08001414 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800141e:	4b07      	ldr	r3, [pc, #28]	; (800143c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	43db      	mvns	r3, r3
 8001426:	401a      	ands	r2, r3
 8001428:	4904      	ldr	r1, [pc, #16]	; (800143c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	4313      	orrs	r3, r2
 800142e:	604b      	str	r3, [r1, #4]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	58000400 	.word	0x58000400

08001440 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	609a      	str	r2, [r3, #8]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001466:	b480      	push	{r7}
 8001468:	b083      	sub	sp, #12
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	609a      	str	r2, [r3, #8]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800149c:	4618      	mov	r0, r3
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b087      	sub	sp, #28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
 80014b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	3360      	adds	r3, #96	; 0x60
 80014ba:	461a      	mov	r2, r3
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	430b      	orrs	r3, r1
 80014d6:	431a      	orrs	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80014dc:	bf00      	nop
 80014de:	371c      	adds	r7, #28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	f003 031f 	and.w	r3, r3, #31
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	431a      	orrs	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	611a      	str	r2, [r3, #16]
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800151a:	b480      	push	{r7}
 800151c:	b087      	sub	sp, #28
 800151e:	af00      	add	r7, sp, #0
 8001520:	60f8      	str	r0, [r7, #12]
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3360      	adds	r3, #96	; 0x60
 800152a:	461a      	mov	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	431a      	orrs	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	601a      	str	r2, [r3, #0]
  }
}
 8001544:	bf00      	nop
 8001546:	371c      	adds	r7, #28
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3330      	adds	r3, #48	; 0x30
 8001560:	461a      	mov	r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	f003 030c 	and.w	r3, r3, #12
 800156c:	4413      	add	r3, r2
 800156e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	f003 031f 	and.w	r3, r3, #31
 800157a:	211f      	movs	r1, #31
 800157c:	fa01 f303 	lsl.w	r3, r1, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	401a      	ands	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	0e9b      	lsrs	r3, r3, #26
 8001588:	f003 011f 	and.w	r1, r3, #31
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	f003 031f 	and.w	r3, r3, #31
 8001592:	fa01 f303 	lsl.w	r3, r1, r3
 8001596:	431a      	orrs	r2, r3
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800159c:	bf00      	nop
 800159e:	371c      	adds	r7, #28
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3314      	adds	r3, #20
 80015b8:	461a      	mov	r2, r3
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	0e5b      	lsrs	r3, r3, #25
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	4413      	add	r3, r2
 80015c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	0d1b      	lsrs	r3, r3, #20
 80015d0:	f003 031f 	and.w	r3, r3, #31
 80015d4:	2107      	movs	r1, #7
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	401a      	ands	r2, r3
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	0d1b      	lsrs	r3, r3, #20
 80015e2:	f003 031f 	and.w	r3, r3, #31
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	431a      	orrs	r2, r3
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80015f2:	bf00      	nop
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
	...

08001600 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001618:	43db      	mvns	r3, r3
 800161a:	401a      	ands	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f003 0318 	and.w	r3, r3, #24
 8001622:	4908      	ldr	r1, [pc, #32]	; (8001644 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001624:	40d9      	lsrs	r1, r3
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	400b      	ands	r3, r1
 800162a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800162e:	431a      	orrs	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001636:	bf00      	nop
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	000fffff 	.word	0x000fffff

08001648 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001656:	4013      	ands	r3, r2
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6093      	str	r3, [r2, #8]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	5fffffc0 	.word	0x5fffffc0

0800166c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800167c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001680:	d101      	bne.n	8001686 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <LL_ADC_EnableInternalRegulator+0x24>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	6fffffc0 	.word	0x6fffffc0

080016bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80016d0:	d101      	bne.n	80016d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016d2:	2301      	movs	r3, #1
 80016d4:	e000      	b.n	80016d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d101      	bne.n	80016fc <LL_ADC_IsEnabled+0x18>
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <LL_ADC_IsEnabled+0x1a>
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 0304 	and.w	r3, r3, #4
 800171a:	2b04      	cmp	r3, #4
 800171c:	d101      	bne.n	8001722 <LL_ADC_REG_IsConversionOngoing+0x18>
 800171e:	2301      	movs	r3, #1
 8001720:	e000      	b.n	8001724 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 0308 	and.w	r3, r3, #8
 8001740:	2b08      	cmp	r3, #8
 8001742:	d101      	bne.n	8001748 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001758:	b590      	push	{r4, r7, lr}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e18f      	b.n	8001a92 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800177c:	2b00      	cmp	r3, #0
 800177e:	d109      	bne.n	8001794 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff fb19 	bl	8000db8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff67 	bl	800166c <LL_ADC_IsDeepPowerDownEnabled>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d004      	beq.n	80017ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff4d 	bl	8001648 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff82 	bl	80016bc <LL_ADC_IsInternalRegulatorEnabled>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d114      	bne.n	80017e8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ff66 	bl	8001694 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c8:	4b87      	ldr	r3, [pc, #540]	; (80019e8 <HAL_ADC_Init+0x290>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	099b      	lsrs	r3, r3, #6
 80017ce:	4a87      	ldr	r2, [pc, #540]	; (80019ec <HAL_ADC_Init+0x294>)
 80017d0:	fba2 2303 	umull	r2, r3, r2, r3
 80017d4:	099b      	lsrs	r3, r3, #6
 80017d6:	3301      	adds	r3, #1
 80017d8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017da:	e002      	b.n	80017e2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	3b01      	subs	r3, #1
 80017e0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1f9      	bne.n	80017dc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff65 	bl	80016bc <LL_ADC_IsInternalRegulatorEnabled>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d10d      	bne.n	8001814 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017fc:	f043 0210 	orr.w	r2, r3, #16
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001808:	f043 0201 	orr.w	r2, r3, #1
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff76 	bl	800170a <LL_ADC_REG_IsConversionOngoing>
 800181e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	2b00      	cmp	r3, #0
 800182a:	f040 8129 	bne.w	8001a80 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f040 8125 	bne.w	8001a80 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800183e:	f043 0202 	orr.w	r2, r3, #2
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ff4a 	bl	80016e4 <LL_ADC_IsEnabled>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d136      	bne.n	80018c4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a65      	ldr	r2, [pc, #404]	; (80019f0 <HAL_ADC_Init+0x298>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d004      	beq.n	800186a <HAL_ADC_Init+0x112>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a63      	ldr	r2, [pc, #396]	; (80019f4 <HAL_ADC_Init+0x29c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d10e      	bne.n	8001888 <HAL_ADC_Init+0x130>
 800186a:	4861      	ldr	r0, [pc, #388]	; (80019f0 <HAL_ADC_Init+0x298>)
 800186c:	f7ff ff3a 	bl	80016e4 <LL_ADC_IsEnabled>
 8001870:	4604      	mov	r4, r0
 8001872:	4860      	ldr	r0, [pc, #384]	; (80019f4 <HAL_ADC_Init+0x29c>)
 8001874:	f7ff ff36 	bl	80016e4 <LL_ADC_IsEnabled>
 8001878:	4603      	mov	r3, r0
 800187a:	4323      	orrs	r3, r4
 800187c:	2b00      	cmp	r3, #0
 800187e:	bf0c      	ite	eq
 8001880:	2301      	moveq	r3, #1
 8001882:	2300      	movne	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	e008      	b.n	800189a <HAL_ADC_Init+0x142>
 8001888:	485b      	ldr	r0, [pc, #364]	; (80019f8 <HAL_ADC_Init+0x2a0>)
 800188a:	f7ff ff2b 	bl	80016e4 <LL_ADC_IsEnabled>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf0c      	ite	eq
 8001894:	2301      	moveq	r3, #1
 8001896:	2300      	movne	r3, #0
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d012      	beq.n	80018c4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a53      	ldr	r2, [pc, #332]	; (80019f0 <HAL_ADC_Init+0x298>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d004      	beq.n	80018b2 <HAL_ADC_Init+0x15a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a51      	ldr	r2, [pc, #324]	; (80019f4 <HAL_ADC_Init+0x29c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d101      	bne.n	80018b6 <HAL_ADC_Init+0x15e>
 80018b2:	4a52      	ldr	r2, [pc, #328]	; (80019fc <HAL_ADC_Init+0x2a4>)
 80018b4:	e000      	b.n	80018b8 <HAL_ADC_Init+0x160>
 80018b6:	4a52      	ldr	r2, [pc, #328]	; (8001a00 <HAL_ADC_Init+0x2a8>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	4619      	mov	r1, r3
 80018be:	4610      	mov	r0, r2
 80018c0:	f7ff fdbe 	bl	8001440 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80018c4:	f7ff fd9a 	bl	80013fc <HAL_GetREVID>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f241 0203 	movw	r2, #4099	; 0x1003
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d914      	bls.n	80018fc <HAL_ADC_Init+0x1a4>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b10      	cmp	r3, #16
 80018d8:	d110      	bne.n	80018fc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7d5b      	ldrb	r3, [r3, #21]
 80018de:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018e4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80018ea:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	7f1b      	ldrb	r3, [r3, #28]
 80018f0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80018f2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018f4:	f043 030c 	orr.w	r3, r3, #12
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	e00d      	b.n	8001918 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7d5b      	ldrb	r3, [r3, #21]
 8001900:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001906:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800190c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	7f1b      	ldrb	r3, [r3, #28]
 8001912:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	7f1b      	ldrb	r3, [r3, #28]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d106      	bne.n	800192e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a1b      	ldr	r3, [r3, #32]
 8001924:	3b01      	subs	r3, #1
 8001926:	045b      	lsls	r3, r3, #17
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193a:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001942:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	4b2c      	ldr	r3, [pc, #176]	; (8001a04 <HAL_ADC_Init+0x2ac>)
 8001952:	4013      	ands	r3, r2
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	69b9      	ldr	r1, [r7, #24]
 800195a:	430b      	orrs	r3, r1
 800195c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fed1 	bl	800170a <LL_ADC_REG_IsConversionOngoing>
 8001968:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fede 	bl	8001730 <LL_ADC_INJ_IsConversionOngoing>
 8001974:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d15f      	bne.n	8001a3c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d15c      	bne.n	8001a3c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	7d1b      	ldrb	r3, [r3, #20]
 8001986:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 800198c:	4313      	orrs	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	68da      	ldr	r2, [r3, #12]
 8001996:	4b1c      	ldr	r3, [pc, #112]	; (8001a08 <HAL_ADC_Init+0x2b0>)
 8001998:	4013      	ands	r3, r2
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	6812      	ldr	r2, [r2, #0]
 800199e:	69b9      	ldr	r1, [r7, #24]
 80019a0:	430b      	orrs	r3, r1
 80019a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d130      	bne.n	8001a10 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	691a      	ldr	r2, [r3, #16]
 80019ba:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <HAL_ADC_Init+0x2b4>)
 80019bc:	4013      	ands	r3, r2
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019c2:	3a01      	subs	r2, #1
 80019c4:	0411      	lsls	r1, r2, #16
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80019ca:	4311      	orrs	r1, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80019d0:	4311      	orrs	r1, r2
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80019d6:	430a      	orrs	r2, r1
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0201 	orr.w	r2, r2, #1
 80019e2:	611a      	str	r2, [r3, #16]
 80019e4:	e01c      	b.n	8001a20 <HAL_ADC_Init+0x2c8>
 80019e6:	bf00      	nop
 80019e8:	2400003c 	.word	0x2400003c
 80019ec:	053e2d63 	.word	0x053e2d63
 80019f0:	40022000 	.word	0x40022000
 80019f4:	40022100 	.word	0x40022100
 80019f8:	58026000 	.word	0x58026000
 80019fc:	40022300 	.word	0x40022300
 8001a00:	58026300 	.word	0x58026300
 8001a04:	fff0c003 	.word	0xfff0c003
 8001a08:	ffffbffc 	.word	0xffffbffc
 8001a0c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	691a      	ldr	r2, [r3, #16]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0201 	bic.w	r2, r2, #1
 8001a1e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	430a      	orrs	r2, r1
 8001a34:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 fb80 	bl	800213c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d10c      	bne.n	8001a5e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	f023 010f 	bic.w	r1, r3, #15
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	1e5a      	subs	r2, r3, #1
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	631a      	str	r2, [r3, #48]	; 0x30
 8001a5c:	e007      	b.n	8001a6e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f022 020f 	bic.w	r2, r2, #15
 8001a6c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a72:	f023 0303 	bic.w	r3, r3, #3
 8001a76:	f043 0201 	orr.w	r2, r3, #1
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	655a      	str	r2, [r3, #84]	; 0x54
 8001a7e:	e007      	b.n	8001a90 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a84:	f043 0210 	orr.w	r2, r3, #16
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a90:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3724      	adds	r7, #36	; 0x24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}
 8001a9a:	bf00      	nop

08001a9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a9c:	b590      	push	{r4, r7, lr}
 8001a9e:	b0a1      	sub	sp, #132	; 0x84
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	4a9d      	ldr	r2, [pc, #628]	; (8001d2c <HAL_ADC_ConfigChannel+0x290>)
 8001ab6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_ADC_ConfigChannel+0x2a>
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	e321      	b.n	800210a <HAL_ADC_ConfigChannel+0x66e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff fe19 	bl	800170a <LL_ADC_REG_IsConversionOngoing>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f040 8306 	bne.w	80020ec <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d108      	bne.n	8001afe <HAL_ADC_ConfigChannel+0x62>
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0e9b      	lsrs	r3, r3, #26
 8001af2:	f003 031f 	and.w	r3, r3, #31
 8001af6:	2201      	movs	r2, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	e016      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x90>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b06:	fa93 f3a3 	rbit	r3, r3
 8001b0a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b0e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8001b16:	2320      	movs	r3, #32
 8001b18:	e003      	b.n	8001b22 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8001b1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b1c:	fab3 f383 	clz	r3, r3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f003 031f 	and.w	r3, r3, #31
 8001b26:	2201      	movs	r2, #1
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	69d1      	ldr	r1, [r2, #28]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	430b      	orrs	r3, r1
 8001b38:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6818      	ldr	r0, [r3, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	6859      	ldr	r1, [r3, #4]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f7ff fd02 	bl	8001550 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fdda 	bl	800170a <LL_ADC_REG_IsConversionOngoing>
 8001b56:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fde7 	bl	8001730 <LL_ADC_INJ_IsConversionOngoing>
 8001b62:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 80b3 	bne.w	8001cd2 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f040 80af 	bne.w	8001cd2 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6819      	ldr	r1, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	461a      	mov	r2, r3
 8001b82:	f7ff fd11 	bl	80015a8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b86:	4b6a      	ldr	r3, [pc, #424]	; (8001d30 <HAL_ADC_ConfigChannel+0x294>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001b8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b92:	d10b      	bne.n	8001bac <HAL_ADC_ConfigChannel+0x110>
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	695a      	ldr	r2, [r3, #20]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	089b      	lsrs	r3, r3, #2
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	e01d      	b.n	8001be8 <HAL_ADC_ConfigChannel+0x14c>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10b      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x136>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	695a      	ldr	r2, [r3, #20]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	089b      	lsrs	r3, r3, #2
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	e00a      	b.n	8001be8 <HAL_ADC_ConfigChannel+0x14c>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	695a      	ldr	r2, [r3, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d027      	beq.n	8001c42 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6818      	ldr	r0, [r3, #0]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	6919      	ldr	r1, [r3, #16]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c00:	f7ff fc52 	bl	80014a8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6818      	ldr	r0, [r3, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	6919      	ldr	r1, [r3, #16]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	7e5b      	ldrb	r3, [r3, #25]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d102      	bne.n	8001c1a <HAL_ADC_ConfigChannel+0x17e>
 8001c14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001c18:	e000      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x180>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	f7ff fc7c 	bl	800151a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6818      	ldr	r0, [r3, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	6919      	ldr	r1, [r3, #16]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	7e1b      	ldrb	r3, [r3, #24]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d102      	bne.n	8001c38 <HAL_ADC_ConfigChannel+0x19c>
 8001c32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c36:	e000      	b.n	8001c3a <HAL_ADC_ConfigChannel+0x19e>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f7ff fc54 	bl	80014e8 <LL_ADC_SetDataRightShift>
 8001c40:	e047      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	069b      	lsls	r3, r3, #26
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d107      	bne.n	8001c66 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c64:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	069b      	lsls	r3, r3, #26
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d107      	bne.n	8001c8a <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c88:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c90:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	069b      	lsls	r3, r3, #26
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d107      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cac:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001cb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	069b      	lsls	r3, r3, #26
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d107      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cd0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fd04 	bl	80016e4 <LL_ADC_IsEnabled>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f040 820d 	bne.w	80020fe <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	6819      	ldr	r1, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	f7ff fc85 	bl	8001600 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	4a0c      	ldr	r2, [pc, #48]	; (8001d2c <HAL_ADC_ConfigChannel+0x290>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	f040 8133 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d110      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x298>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	0e9b      	lsrs	r3, r3, #26
 8001d18:	3301      	adds	r3, #1
 8001d1a:	f003 031f 	and.w	r3, r3, #31
 8001d1e:	2b09      	cmp	r3, #9
 8001d20:	bf94      	ite	ls
 8001d22:	2301      	movls	r3, #1
 8001d24:	2300      	movhi	r3, #0
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	e01e      	b.n	8001d68 <HAL_ADC_ConfigChannel+0x2cc>
 8001d2a:	bf00      	nop
 8001d2c:	47ff0000 	.word	0x47ff0000
 8001d30:	5c001000 	.word	0x5c001000
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d3c:	fa93 f3a3 	rbit	r3, r3
 8001d40:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d44:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8001d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8001d4c:	2320      	movs	r3, #32
 8001d4e:	e003      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8001d50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f003 031f 	and.w	r3, r3, #31
 8001d5e:	2b09      	cmp	r3, #9
 8001d60:	bf94      	ite	ls
 8001d62:	2301      	movls	r3, #1
 8001d64:	2300      	movhi	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d079      	beq.n	8001e60 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d107      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x2ec>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	0e9b      	lsrs	r3, r3, #26
 8001d7e:	3301      	adds	r3, #1
 8001d80:	069b      	lsls	r3, r3, #26
 8001d82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d86:	e015      	b.n	8001db4 <HAL_ADC_ConfigChannel+0x318>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d90:	fa93 f3a3 	rbit	r3, r3
 8001d94:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8001d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d98:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8001d9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8001da0:	2320      	movs	r3, #32
 8001da2:	e003      	b.n	8001dac <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001da4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001da6:	fab3 f383 	clz	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3301      	adds	r3, #1
 8001dae:	069b      	lsls	r3, r3, #26
 8001db0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_ADC_ConfigChannel+0x338>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	0e9b      	lsrs	r3, r3, #26
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd2:	e017      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x368>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ddc:	fa93 f3a3 	rbit	r3, r3
 8001de0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8001de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8001dec:	2320      	movs	r3, #32
 8001dee:	e003      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8001df0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	3301      	adds	r3, #1
 8001dfa:	f003 031f 	and.w	r3, r3, #31
 8001dfe:	2101      	movs	r1, #1
 8001e00:	fa01 f303 	lsl.w	r3, r1, r3
 8001e04:	ea42 0103 	orr.w	r1, r2, r3
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10a      	bne.n	8001e2a <HAL_ADC_ConfigChannel+0x38e>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0e9b      	lsrs	r3, r3, #26
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	051b      	lsls	r3, r3, #20
 8001e28:	e018      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x3c0>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e32:	fa93 f3a3 	rbit	r3, r3
 8001e36:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8001e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e3a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8001e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8001e42:	2320      	movs	r3, #32
 8001e44:	e003      	b.n	8001e4e <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8001e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e48:	fab3 f383 	clz	r3, r3
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	3301      	adds	r3, #1
 8001e50:	f003 021f 	and.w	r2, r3, #31
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e5c:	430b      	orrs	r3, r1
 8001e5e:	e07e      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d107      	bne.n	8001e7c <HAL_ADC_ConfigChannel+0x3e0>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	0e9b      	lsrs	r3, r3, #26
 8001e72:	3301      	adds	r3, #1
 8001e74:	069b      	lsls	r3, r3, #26
 8001e76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e7a:	e015      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x40c>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8001e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001e94:	2320      	movs	r3, #32
 8001e96:	e003      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e9a:	fab3 f383 	clz	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	069b      	lsls	r3, r3, #26
 8001ea4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d109      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x42c>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	0e9b      	lsrs	r3, r3, #26
 8001eba:	3301      	adds	r3, #1
 8001ebc:	f003 031f 	and.w	r3, r3, #31
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	e017      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0x45c>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa93 f3a3 	rbit	r3, r3
 8001ed4:	61bb      	str	r3, [r7, #24]
  return result;
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001eda:	6a3b      	ldr	r3, [r7, #32]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d101      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	e003      	b.n	8001eec <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	fab3 f383 	clz	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	3301      	adds	r3, #1
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef8:	ea42 0103 	orr.w	r1, r2, r3
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10d      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x488>
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	0e9b      	lsrs	r3, r3, #26
 8001f0e:	3301      	adds	r3, #1
 8001f10:	f003 021f 	and.w	r2, r3, #31
 8001f14:	4613      	mov	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	3b1e      	subs	r3, #30
 8001f1c:	051b      	lsls	r3, r3, #20
 8001f1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f22:	e01b      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x4c0>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	60fb      	str	r3, [r7, #12]
  return result;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8001f3c:	2320      	movs	r3, #32
 8001f3e:	e003      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	fab3 f383 	clz	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	3301      	adds	r3, #1
 8001f4a:	f003 021f 	and.w	r2, r3, #31
 8001f4e:	4613      	mov	r3, r2
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	4413      	add	r3, r2
 8001f54:	3b1e      	subs	r3, #30
 8001f56:	051b      	lsls	r3, r3, #20
 8001f58:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f5c:	430b      	orrs	r3, r1
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	6892      	ldr	r2, [r2, #8]
 8001f62:	4619      	mov	r1, r3
 8001f64:	f7ff fb20 	bl	80015a8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f280 80c6 	bge.w	80020fe <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a67      	ldr	r2, [pc, #412]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d004      	beq.n	8001f86 <HAL_ADC_ConfigChannel+0x4ea>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a65      	ldr	r2, [pc, #404]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x4ee>
 8001f86:	4b65      	ldr	r3, [pc, #404]	; (800211c <HAL_ADC_ConfigChannel+0x680>)
 8001f88:	e000      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x4f0>
 8001f8a:	4b65      	ldr	r3, [pc, #404]	; (8002120 <HAL_ADC_ConfigChannel+0x684>)
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff fa7d 	bl	800148c <LL_ADC_GetCommonPathInternalCh>
 8001f92:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a5e      	ldr	r2, [pc, #376]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_ADC_ConfigChannel+0x50c>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a5d      	ldr	r2, [pc, #372]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d10e      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x52a>
 8001fa8:	485a      	ldr	r0, [pc, #360]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 8001faa:	f7ff fb9b 	bl	80016e4 <LL_ADC_IsEnabled>
 8001fae:	4604      	mov	r4, r0
 8001fb0:	4859      	ldr	r0, [pc, #356]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 8001fb2:	f7ff fb97 	bl	80016e4 <LL_ADC_IsEnabled>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	4323      	orrs	r3, r4
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	bf0c      	ite	eq
 8001fbe:	2301      	moveq	r3, #1
 8001fc0:	2300      	movne	r3, #0
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	e008      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x53c>
 8001fc6:	4857      	ldr	r0, [pc, #348]	; (8002124 <HAL_ADC_ConfigChannel+0x688>)
 8001fc8:	f7ff fb8c 	bl	80016e4 <LL_ADC_IsEnabled>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	bf0c      	ite	eq
 8001fd2:	2301      	moveq	r3, #1
 8001fd4:	2300      	movne	r3, #0
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d07d      	beq.n	80020d8 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a51      	ldr	r2, [pc, #324]	; (8002128 <HAL_ADC_ConfigChannel+0x68c>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d130      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x5ac>
 8001fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fe8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d12b      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a4b      	ldr	r2, [pc, #300]	; (8002124 <HAL_ADC_ConfigChannel+0x688>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	f040 8081 	bne.w	80020fe <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a44      	ldr	r2, [pc, #272]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_ADC_ConfigChannel+0x574>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a43      	ldr	r2, [pc, #268]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d101      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x578>
 8002010:	4a42      	ldr	r2, [pc, #264]	; (800211c <HAL_ADC_ConfigChannel+0x680>)
 8002012:	e000      	b.n	8002016 <HAL_ADC_ConfigChannel+0x57a>
 8002014:	4a42      	ldr	r2, [pc, #264]	; (8002120 <HAL_ADC_ConfigChannel+0x684>)
 8002016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002018:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800201c:	4619      	mov	r1, r3
 800201e:	4610      	mov	r0, r2
 8002020:	f7ff fa21 	bl	8001466 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002024:	4b41      	ldr	r3, [pc, #260]	; (800212c <HAL_ADC_ConfigChannel+0x690>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	099b      	lsrs	r3, r3, #6
 800202a:	4a41      	ldr	r2, [pc, #260]	; (8002130 <HAL_ADC_ConfigChannel+0x694>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	099b      	lsrs	r3, r3, #6
 8002032:	3301      	adds	r3, #1
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002038:	e002      	b.n	8002040 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	3b01      	subs	r3, #1
 800203e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f9      	bne.n	800203a <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002046:	e05a      	b.n	80020fe <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a39      	ldr	r2, [pc, #228]	; (8002134 <HAL_ADC_ConfigChannel+0x698>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d11e      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x5f4>
 8002052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002054:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d119      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a30      	ldr	r2, [pc, #192]	; (8002124 <HAL_ADC_ConfigChannel+0x688>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d14b      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a2a      	ldr	r2, [pc, #168]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d004      	beq.n	800207a <HAL_ADC_ConfigChannel+0x5de>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a28      	ldr	r2, [pc, #160]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d101      	bne.n	800207e <HAL_ADC_ConfigChannel+0x5e2>
 800207a:	4a28      	ldr	r2, [pc, #160]	; (800211c <HAL_ADC_ConfigChannel+0x680>)
 800207c:	e000      	b.n	8002080 <HAL_ADC_ConfigChannel+0x5e4>
 800207e:	4a28      	ldr	r2, [pc, #160]	; (8002120 <HAL_ADC_ConfigChannel+0x684>)
 8002080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002082:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002086:	4619      	mov	r1, r3
 8002088:	4610      	mov	r0, r2
 800208a:	f7ff f9ec 	bl	8001466 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800208e:	e036      	b.n	80020fe <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a28      	ldr	r2, [pc, #160]	; (8002138 <HAL_ADC_ConfigChannel+0x69c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d131      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x662>
 800209a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800209c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d12c      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a1e      	ldr	r2, [pc, #120]	; (8002124 <HAL_ADC_ConfigChannel+0x688>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d127      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a18      	ldr	r2, [pc, #96]	; (8002114 <HAL_ADC_ConfigChannel+0x678>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_ConfigChannel+0x626>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a16      	ldr	r2, [pc, #88]	; (8002118 <HAL_ADC_ConfigChannel+0x67c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d101      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x62a>
 80020c2:	4a16      	ldr	r2, [pc, #88]	; (800211c <HAL_ADC_ConfigChannel+0x680>)
 80020c4:	e000      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x62c>
 80020c6:	4a16      	ldr	r2, [pc, #88]	; (8002120 <HAL_ADC_ConfigChannel+0x684>)
 80020c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020ce:	4619      	mov	r1, r3
 80020d0:	4610      	mov	r0, r2
 80020d2:	f7ff f9c8 	bl	8001466 <LL_ADC_SetCommonPathInternalCh>
 80020d6:	e012      	b.n	80020fe <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020dc:	f043 0220 	orr.w	r2, r3, #32
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80020ea:	e008      	b.n	80020fe <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f0:	f043 0220 	orr.w	r2, r3, #32
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002106:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800210a:	4618      	mov	r0, r3
 800210c:	3784      	adds	r7, #132	; 0x84
 800210e:	46bd      	mov	sp, r7
 8002110:	bd90      	pop	{r4, r7, pc}
 8002112:	bf00      	nop
 8002114:	40022000 	.word	0x40022000
 8002118:	40022100 	.word	0x40022100
 800211c:	40022300 	.word	0x40022300
 8002120:	58026300 	.word	0x58026300
 8002124:	58026000 	.word	0x58026000
 8002128:	cb840000 	.word	0xcb840000
 800212c:	2400003c 	.word	0x2400003c
 8002130:	053e2d63 	.word	0x053e2d63
 8002134:	c7520000 	.word	0xc7520000
 8002138:	cfb80000 	.word	0xcfb80000

0800213c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a7a      	ldr	r2, [pc, #488]	; (8002334 <ADC_ConfigureBoostMode+0x1f8>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d004      	beq.n	8002158 <ADC_ConfigureBoostMode+0x1c>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a79      	ldr	r2, [pc, #484]	; (8002338 <ADC_ConfigureBoostMode+0x1fc>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d109      	bne.n	800216c <ADC_ConfigureBoostMode+0x30>
 8002158:	4b78      	ldr	r3, [pc, #480]	; (800233c <ADC_ConfigureBoostMode+0x200>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf14      	ite	ne
 8002164:	2301      	movne	r3, #1
 8002166:	2300      	moveq	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	e008      	b.n	800217e <ADC_ConfigureBoostMode+0x42>
 800216c:	4b74      	ldr	r3, [pc, #464]	; (8002340 <ADC_ConfigureBoostMode+0x204>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf14      	ite	ne
 8002178:	2301      	movne	r3, #1
 800217a:	2300      	moveq	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d01c      	beq.n	80021bc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002182:	f002 ff39 	bl	8004ff8 <HAL_RCC_GetHCLKFreq>
 8002186:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002190:	d010      	beq.n	80021b4 <ADC_ConfigureBoostMode+0x78>
 8002192:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002196:	d873      	bhi.n	8002280 <ADC_ConfigureBoostMode+0x144>
 8002198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800219c:	d002      	beq.n	80021a4 <ADC_ConfigureBoostMode+0x68>
 800219e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80021a2:	d16d      	bne.n	8002280 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b0:	60fb      	str	r3, [r7, #12]
        break;
 80021b2:	e068      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	60fb      	str	r3, [r7, #12]
        break;
 80021ba:	e064      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80021bc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80021c0:	f04f 0100 	mov.w	r1, #0
 80021c4:	f004 f968 	bl	8006498 <HAL_RCCEx_GetPeriphCLKFreq>
 80021c8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80021d2:	d051      	beq.n	8002278 <ADC_ConfigureBoostMode+0x13c>
 80021d4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80021d8:	d854      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 80021da:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80021de:	d047      	beq.n	8002270 <ADC_ConfigureBoostMode+0x134>
 80021e0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80021e4:	d84e      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 80021e6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80021ea:	d03d      	beq.n	8002268 <ADC_ConfigureBoostMode+0x12c>
 80021ec:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80021f0:	d848      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 80021f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021f6:	d033      	beq.n	8002260 <ADC_ConfigureBoostMode+0x124>
 80021f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021fc:	d842      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 80021fe:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002202:	d029      	beq.n	8002258 <ADC_ConfigureBoostMode+0x11c>
 8002204:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002208:	d83c      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 800220a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800220e:	d01a      	beq.n	8002246 <ADC_ConfigureBoostMode+0x10a>
 8002210:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002214:	d836      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 8002216:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800221a:	d014      	beq.n	8002246 <ADC_ConfigureBoostMode+0x10a>
 800221c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002220:	d830      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 8002222:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002226:	d00e      	beq.n	8002246 <ADC_ConfigureBoostMode+0x10a>
 8002228:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800222c:	d82a      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 800222e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002232:	d008      	beq.n	8002246 <ADC_ConfigureBoostMode+0x10a>
 8002234:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002238:	d824      	bhi.n	8002284 <ADC_ConfigureBoostMode+0x148>
 800223a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800223e:	d002      	beq.n	8002246 <ADC_ConfigureBoostMode+0x10a>
 8002240:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002244:	d11e      	bne.n	8002284 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	0c9b      	lsrs	r3, r3, #18
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	60fb      	str	r3, [r7, #12]
        break;
 8002256:	e016      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	091b      	lsrs	r3, r3, #4
 800225c:	60fb      	str	r3, [r7, #12]
        break;
 800225e:	e012      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	60fb      	str	r3, [r7, #12]
        break;
 8002266:	e00e      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	099b      	lsrs	r3, r3, #6
 800226c:	60fb      	str	r3, [r7, #12]
        break;
 800226e:	e00a      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	09db      	lsrs	r3, r3, #7
 8002274:	60fb      	str	r3, [r7, #12]
        break;
 8002276:	e006      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	0a1b      	lsrs	r3, r3, #8
 800227c:	60fb      	str	r3, [r7, #12]
        break;
 800227e:	e002      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002280:	bf00      	nop
 8002282:	e000      	b.n	8002286 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002284:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002286:	f7ff f8b9 	bl	80013fc <HAL_GetREVID>
 800228a:	4603      	mov	r3, r0
 800228c:	f241 0203 	movw	r2, #4099	; 0x1003
 8002290:	4293      	cmp	r3, r2
 8002292:	d815      	bhi.n	80022c0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4a2b      	ldr	r2, [pc, #172]	; (8002344 <ADC_ConfigureBoostMode+0x208>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d908      	bls.n	80022ae <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022aa:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80022ac:	e03e      	b.n	800232c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022bc:	609a      	str	r2, [r3, #8]
}
 80022be:	e035      	b.n	800232c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	085b      	lsrs	r3, r3, #1
 80022c4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4a1f      	ldr	r2, [pc, #124]	; (8002348 <ADC_ConfigureBoostMode+0x20c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d808      	bhi.n	80022e0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80022dc:	609a      	str	r2, [r3, #8]
}
 80022de:	e025      	b.n	800232c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4a1a      	ldr	r2, [pc, #104]	; (800234c <ADC_ConfigureBoostMode+0x210>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d80a      	bhi.n	80022fe <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022fa:	609a      	str	r2, [r3, #8]
}
 80022fc:	e016      	b.n	800232c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	4a13      	ldr	r2, [pc, #76]	; (8002350 <ADC_ConfigureBoostMode+0x214>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d80a      	bhi.n	800231c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002318:	609a      	str	r2, [r3, #8]
}
 800231a:	e007      	b.n	800232c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800232a:	609a      	str	r2, [r3, #8]
}
 800232c:	bf00      	nop
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40022000 	.word	0x40022000
 8002338:	40022100 	.word	0x40022100
 800233c:	40022300 	.word	0x40022300
 8002340:	58026300 	.word	0x58026300
 8002344:	01312d00 	.word	0x01312d00
 8002348:	005f5e10 	.word	0x005f5e10
 800234c:	00bebc20 	.word	0x00bebc20
 8002350:	017d7840 	.word	0x017d7840

08002354 <LL_ADC_IsEnabled>:
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <LL_ADC_IsEnabled+0x18>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <LL_ADC_IsEnabled+0x1a>
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <LL_ADC_REG_IsConversionOngoing>:
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b04      	cmp	r3, #4
 800238c:	d101      	bne.n	8002392 <LL_ADC_REG_IsConversionOngoing+0x18>
 800238e:	2301      	movs	r3, #1
 8002390:	e000      	b.n	8002394 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80023a0:	b590      	push	{r4, r7, lr}
 80023a2:	b09f      	sub	sp, #124	; 0x7c
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e0be      	b.n	800253c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80023c6:	2300      	movs	r3, #0
 80023c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80023ca:	2300      	movs	r3, #0
 80023cc:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a5c      	ldr	r2, [pc, #368]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d102      	bne.n	80023de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80023d8:	4b5b      	ldr	r3, [pc, #364]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	e001      	b.n	80023e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80023de:	2300      	movs	r3, #0
 80023e0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10b      	bne.n	8002400 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ec:	f043 0220 	orr.w	r2, r3, #32
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e09d      	b.n	800253c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ffb9 	bl	800237a <LL_ADC_REG_IsConversionOngoing>
 8002408:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ffb3 	bl	800237a <LL_ADC_REG_IsConversionOngoing>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d17f      	bne.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800241a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800241c:	2b00      	cmp	r3, #0
 800241e:	d17c      	bne.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a47      	ldr	r2, [pc, #284]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d004      	beq.n	8002434 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a46      	ldr	r2, [pc, #280]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d101      	bne.n	8002438 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002434:	4b45      	ldr	r3, [pc, #276]	; (800254c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002436:	e000      	b.n	800243a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002438:	4b45      	ldr	r3, [pc, #276]	; (8002550 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800243a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d039      	beq.n	80024b8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	431a      	orrs	r2, r3
 8002452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002454:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a3a      	ldr	r2, [pc, #232]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d004      	beq.n	800246a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a38      	ldr	r2, [pc, #224]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d10e      	bne.n	8002488 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800246a:	4836      	ldr	r0, [pc, #216]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800246c:	f7ff ff72 	bl	8002354 <LL_ADC_IsEnabled>
 8002470:	4604      	mov	r4, r0
 8002472:	4835      	ldr	r0, [pc, #212]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002474:	f7ff ff6e 	bl	8002354 <LL_ADC_IsEnabled>
 8002478:	4603      	mov	r3, r0
 800247a:	4323      	orrs	r3, r4
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	e008      	b.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002488:	4832      	ldr	r0, [pc, #200]	; (8002554 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800248a:	f7ff ff63 	bl	8002354 <LL_ADC_IsEnabled>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	bf0c      	ite	eq
 8002494:	2301      	moveq	r3, #1
 8002496:	2300      	movne	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d047      	beq.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800249e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	6811      	ldr	r1, [r2, #0]
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	6892      	ldr	r2, [r2, #8]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	431a      	orrs	r2, r3
 80024b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024b4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024b6:	e03a      	b.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80024b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a1e      	ldr	r2, [pc, #120]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d004      	beq.n	80024d8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a1d      	ldr	r2, [pc, #116]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d10e      	bne.n	80024f6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80024d8:	481a      	ldr	r0, [pc, #104]	; (8002544 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80024da:	f7ff ff3b 	bl	8002354 <LL_ADC_IsEnabled>
 80024de:	4604      	mov	r4, r0
 80024e0:	4819      	ldr	r0, [pc, #100]	; (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80024e2:	f7ff ff37 	bl	8002354 <LL_ADC_IsEnabled>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4323      	orrs	r3, r4
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	bf0c      	ite	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	2300      	movne	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	e008      	b.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80024f6:	4817      	ldr	r0, [pc, #92]	; (8002554 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80024f8:	f7ff ff2c 	bl	8002354 <LL_ADC_IsEnabled>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	bf0c      	ite	eq
 8002502:	2301      	moveq	r3, #1
 8002504:	2300      	movne	r3, #0
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d010      	beq.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800250c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	4b11      	ldr	r3, [pc, #68]	; (8002558 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002512:	4013      	ands	r3, r2
 8002514:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002516:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002518:	e009      	b.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251e:	f043 0220 	orr.w	r2, r3, #32
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800252c:	e000      	b.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800252e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002538:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800253c:	4618      	mov	r0, r3
 800253e:	377c      	adds	r7, #124	; 0x7c
 8002540:	46bd      	mov	sp, r7
 8002542:	bd90      	pop	{r4, r7, pc}
 8002544:	40022000 	.word	0x40022000
 8002548:	40022100 	.word	0x40022100
 800254c:	40022300 	.word	0x40022300
 8002550:	58026300 	.word	0x58026300
 8002554:	58026000 	.word	0x58026000
 8002558:	fffff0e0 	.word	0xfffff0e0

0800255c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800256c:	4b0b      	ldr	r3, [pc, #44]	; (800259c <__NVIC_SetPriorityGrouping+0x40>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002578:	4013      	ands	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002584:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002586:	4313      	orrs	r3, r2
 8002588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800258a:	4a04      	ldr	r2, [pc, #16]	; (800259c <__NVIC_SetPriorityGrouping+0x40>)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	60d3      	str	r3, [r2, #12]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	e000ed00 	.word	0xe000ed00
 80025a0:	05fa0000 	.word	0x05fa0000

080025a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a8:	4b04      	ldr	r3, [pc, #16]	; (80025bc <__NVIC_GetPriorityGrouping+0x18>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	0a1b      	lsrs	r3, r3, #8
 80025ae:	f003 0307 	and.w	r3, r3, #7
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	db0b      	blt.n	80025ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025d2:	88fb      	ldrh	r3, [r7, #6]
 80025d4:	f003 021f 	and.w	r2, r3, #31
 80025d8:	4907      	ldr	r1, [pc, #28]	; (80025f8 <__NVIC_EnableIRQ+0x38>)
 80025da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	2001      	movs	r0, #1
 80025e2:	fa00 f202 	lsl.w	r2, r0, r2
 80025e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000e100 	.word	0xe000e100

080025fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	6039      	str	r1, [r7, #0]
 8002606:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002608:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800260c:	2b00      	cmp	r3, #0
 800260e:	db0a      	blt.n	8002626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	b2da      	uxtb	r2, r3
 8002614:	490c      	ldr	r1, [pc, #48]	; (8002648 <__NVIC_SetPriority+0x4c>)
 8002616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800261a:	0112      	lsls	r2, r2, #4
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	440b      	add	r3, r1
 8002620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002624:	e00a      	b.n	800263c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	b2da      	uxtb	r2, r3
 800262a:	4908      	ldr	r1, [pc, #32]	; (800264c <__NVIC_SetPriority+0x50>)
 800262c:	88fb      	ldrh	r3, [r7, #6]
 800262e:	f003 030f 	and.w	r3, r3, #15
 8002632:	3b04      	subs	r3, #4
 8002634:	0112      	lsls	r2, r2, #4
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	440b      	add	r3, r1
 800263a:	761a      	strb	r2, [r3, #24]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	e000e100 	.word	0xe000e100
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002650:	b480      	push	{r7}
 8002652:	b089      	sub	sp, #36	; 0x24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	f1c3 0307 	rsb	r3, r3, #7
 800266a:	2b04      	cmp	r3, #4
 800266c:	bf28      	it	cs
 800266e:	2304      	movcs	r3, #4
 8002670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3304      	adds	r3, #4
 8002676:	2b06      	cmp	r3, #6
 8002678:	d902      	bls.n	8002680 <NVIC_EncodePriority+0x30>
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3b03      	subs	r3, #3
 800267e:	e000      	b.n	8002682 <NVIC_EncodePriority+0x32>
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002684:	f04f 32ff 	mov.w	r2, #4294967295
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	43da      	mvns	r2, r3
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	401a      	ands	r2, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002698:	f04f 31ff 	mov.w	r1, #4294967295
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	fa01 f303 	lsl.w	r3, r1, r3
 80026a2:	43d9      	mvns	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a8:	4313      	orrs	r3, r2
         );
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3724      	adds	r7, #36	; 0x24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c8:	d301      	bcc.n	80026ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ca:	2301      	movs	r3, #1
 80026cc:	e00f      	b.n	80026ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <SysTick_Config+0x40>)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026d6:	210f      	movs	r1, #15
 80026d8:	f04f 30ff 	mov.w	r0, #4294967295
 80026dc:	f7ff ff8e 	bl	80025fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <SysTick_Config+0x40>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <SysTick_Config+0x40>)
 80026e8:	2207      	movs	r2, #7
 80026ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	e000e010 	.word	0xe000e010

080026fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ff29 	bl	800255c <__NVIC_SetPriorityGrouping>
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002720:	f7ff ff40 	bl	80025a4 <__NVIC_GetPriorityGrouping>
 8002724:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	68b9      	ldr	r1, [r7, #8]
 800272a:	6978      	ldr	r0, [r7, #20]
 800272c:	f7ff ff90 	bl	8002650 <NVIC_EncodePriority>
 8002730:	4602      	mov	r2, r0
 8002732:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002736:	4611      	mov	r1, r2
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff ff5f 	bl	80025fc <__NVIC_SetPriority>
}
 800273e:	bf00      	nop
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b082      	sub	sp, #8
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002750:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff ff33 	bl	80025c0 <__NVIC_EnableIRQ>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b082      	sub	sp, #8
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff ffa4 	bl	80026b8 <SysTick_Config>
 8002770:	4603      	mov	r3, r0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	; 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800278a:	4b89      	ldr	r3, [pc, #548]	; (80029b0 <HAL_GPIO_Init+0x234>)
 800278c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800278e:	e194      	b.n	8002aba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	2101      	movs	r1, #1
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 8186 	beq.w	8002ab4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d005      	beq.n	80027c0 <HAL_GPIO_Init+0x44>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d130      	bne.n	8002822 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	2203      	movs	r2, #3
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027f6:	2201      	movs	r2, #1
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	f003 0201 	and.w	r2, r3, #1
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	2b03      	cmp	r3, #3
 800282c:	d017      	beq.n	800285e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	2203      	movs	r2, #3
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4013      	ands	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d123      	bne.n	80028b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	08da      	lsrs	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3208      	adds	r2, #8
 8002872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	220f      	movs	r2, #15
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	691a      	ldr	r2, [r3, #16]
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	08da      	lsrs	r2, r3, #3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3208      	adds	r2, #8
 80028ac:	69b9      	ldr	r1, [r7, #24]
 80028ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	2203      	movs	r2, #3
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0203 	and.w	r2, r3, #3
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80e0 	beq.w	8002ab4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f4:	4b2f      	ldr	r3, [pc, #188]	; (80029b4 <HAL_GPIO_Init+0x238>)
 80028f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80028fa:	4a2e      	ldr	r2, [pc, #184]	; (80029b4 <HAL_GPIO_Init+0x238>)
 80028fc:	f043 0302 	orr.w	r3, r3, #2
 8002900:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002904:	4b2b      	ldr	r3, [pc, #172]	; (80029b4 <HAL_GPIO_Init+0x238>)
 8002906:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002912:	4a29      	ldr	r2, [pc, #164]	; (80029b8 <HAL_GPIO_Init+0x23c>)
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	220f      	movs	r2, #15
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a20      	ldr	r2, [pc, #128]	; (80029bc <HAL_GPIO_Init+0x240>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d052      	beq.n	80029e4 <HAL_GPIO_Init+0x268>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a1f      	ldr	r2, [pc, #124]	; (80029c0 <HAL_GPIO_Init+0x244>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d031      	beq.n	80029aa <HAL_GPIO_Init+0x22e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a1e      	ldr	r2, [pc, #120]	; (80029c4 <HAL_GPIO_Init+0x248>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d02b      	beq.n	80029a6 <HAL_GPIO_Init+0x22a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a1d      	ldr	r2, [pc, #116]	; (80029c8 <HAL_GPIO_Init+0x24c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d025      	beq.n	80029a2 <HAL_GPIO_Init+0x226>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <HAL_GPIO_Init+0x250>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d01f      	beq.n	800299e <HAL_GPIO_Init+0x222>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a1b      	ldr	r2, [pc, #108]	; (80029d0 <HAL_GPIO_Init+0x254>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d019      	beq.n	800299a <HAL_GPIO_Init+0x21e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a1a      	ldr	r2, [pc, #104]	; (80029d4 <HAL_GPIO_Init+0x258>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d013      	beq.n	8002996 <HAL_GPIO_Init+0x21a>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a19      	ldr	r2, [pc, #100]	; (80029d8 <HAL_GPIO_Init+0x25c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d00d      	beq.n	8002992 <HAL_GPIO_Init+0x216>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a18      	ldr	r2, [pc, #96]	; (80029dc <HAL_GPIO_Init+0x260>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d007      	beq.n	800298e <HAL_GPIO_Init+0x212>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a17      	ldr	r2, [pc, #92]	; (80029e0 <HAL_GPIO_Init+0x264>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d101      	bne.n	800298a <HAL_GPIO_Init+0x20e>
 8002986:	2309      	movs	r3, #9
 8002988:	e02d      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 800298a:	230a      	movs	r3, #10
 800298c:	e02b      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 800298e:	2308      	movs	r3, #8
 8002990:	e029      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 8002992:	2307      	movs	r3, #7
 8002994:	e027      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 8002996:	2306      	movs	r3, #6
 8002998:	e025      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 800299a:	2305      	movs	r3, #5
 800299c:	e023      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 800299e:	2304      	movs	r3, #4
 80029a0:	e021      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 80029a2:	2303      	movs	r3, #3
 80029a4:	e01f      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e01d      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 80029aa:	2301      	movs	r3, #1
 80029ac:	e01b      	b.n	80029e6 <HAL_GPIO_Init+0x26a>
 80029ae:	bf00      	nop
 80029b0:	58000080 	.word	0x58000080
 80029b4:	58024400 	.word	0x58024400
 80029b8:	58000400 	.word	0x58000400
 80029bc:	58020000 	.word	0x58020000
 80029c0:	58020400 	.word	0x58020400
 80029c4:	58020800 	.word	0x58020800
 80029c8:	58020c00 	.word	0x58020c00
 80029cc:	58021000 	.word	0x58021000
 80029d0:	58021400 	.word	0x58021400
 80029d4:	58021800 	.word	0x58021800
 80029d8:	58021c00 	.word	0x58021c00
 80029dc:	58022000 	.word	0x58022000
 80029e0:	58022400 	.word	0x58022400
 80029e4:	2300      	movs	r3, #0
 80029e6:	69fa      	ldr	r2, [r7, #28]
 80029e8:	f002 0203 	and.w	r2, r2, #3
 80029ec:	0092      	lsls	r2, r2, #2
 80029ee:	4093      	lsls	r3, r2
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f6:	4938      	ldr	r1, [pc, #224]	; (8002ad8 <HAL_GPIO_Init+0x35c>)
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	089b      	lsrs	r3, r3, #2
 80029fc:	3302      	adds	r3, #2
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4013      	ands	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002a2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002a32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002a58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	4013      	ands	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f47f ae63 	bne.w	8002790 <HAL_GPIO_Init+0x14>
  }
}
 8002aca:	bf00      	nop
 8002acc:	bf00      	nop
 8002ace:	3724      	adds	r7, #36	; 0x24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	58000400 	.word	0x58000400

08002adc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ade:	b08f      	sub	sp, #60	; 0x3c
 8002ae0:	af0a      	add	r7, sp, #40	; 0x28
 8002ae2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e116      	b.n	8002d1c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d106      	bne.n	8002b0e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f008 fd09 	bl	800b520 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2203      	movs	r2, #3
 8002b12:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d102      	bne.n	8002b28 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f005 f8c8 	bl	8007cc2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	687e      	ldr	r6, [r7, #4]
 8002b3a:	466d      	mov	r5, sp
 8002b3c:	f106 0410 	add.w	r4, r6, #16
 8002b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b50:	1d33      	adds	r3, r6, #4
 8002b52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b54:	6838      	ldr	r0, [r7, #0]
 8002b56:	f004 ff93 	bl	8007a80 <USB_CoreInit>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e0d7      	b.n	8002d1c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2100      	movs	r1, #0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f005 f8b6 	bl	8007ce4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b78:	2300      	movs	r3, #0
 8002b7a:	73fb      	strb	r3, [r7, #15]
 8002b7c:	e04a      	b.n	8002c14 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b7e:	7bfa      	ldrb	r2, [r7, #15]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	4413      	add	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	333d      	adds	r3, #61	; 0x3d
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b92:	7bfa      	ldrb	r2, [r7, #15]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	333c      	adds	r3, #60	; 0x3c
 8002ba2:	7bfa      	ldrb	r2, [r7, #15]
 8002ba4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ba6:	7bfa      	ldrb	r2, [r7, #15]
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
 8002baa:	b298      	uxth	r0, r3
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3356      	adds	r3, #86	; 0x56
 8002bba:	4602      	mov	r2, r0
 8002bbc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002bbe:	7bfa      	ldrb	r2, [r7, #15]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	4413      	add	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	3340      	adds	r3, #64	; 0x40
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002bd2:	7bfa      	ldrb	r2, [r7, #15]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	3344      	adds	r3, #68	; 0x44
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002be6:	7bfa      	ldrb	r2, [r7, #15]
 8002be8:	6879      	ldr	r1, [r7, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3348      	adds	r3, #72	; 0x48
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002bfa:	7bfa      	ldrb	r2, [r7, #15]
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	4413      	add	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	334c      	adds	r3, #76	; 0x4c
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	3301      	adds	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
 8002c14:	7bfa      	ldrb	r2, [r7, #15]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d3af      	bcc.n	8002b7e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c1e:	2300      	movs	r3, #0
 8002c20:	73fb      	strb	r3, [r7, #15]
 8002c22:	e044      	b.n	8002cae <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c24:	7bfa      	ldrb	r2, [r7, #15]
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002c36:	2200      	movs	r2, #0
 8002c38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c3a:	7bfa      	ldrb	r2, [r7, #15]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	4413      	add	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	440b      	add	r3, r1
 8002c48:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002c4c:	7bfa      	ldrb	r2, [r7, #15]
 8002c4e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c50:	7bfa      	ldrb	r2, [r7, #15]
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c66:	7bfa      	ldrb	r2, [r7, #15]
 8002c68:	6879      	ldr	r1, [r7, #4]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	4413      	add	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	440b      	add	r3, r1
 8002c74:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c7c:	7bfa      	ldrb	r2, [r7, #15]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	4413      	add	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c92:	7bfa      	ldrb	r2, [r7, #15]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	4413      	add	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
 8002caa:	3301      	adds	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
 8002cae:	7bfa      	ldrb	r2, [r7, #15]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d3b5      	bcc.n	8002c24 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	687e      	ldr	r6, [r7, #4]
 8002cc0:	466d      	mov	r5, sp
 8002cc2:	f106 0410 	add.w	r4, r6, #16
 8002cc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ccc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cce:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cd2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cd6:	1d33      	adds	r3, r6, #4
 8002cd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cda:	6838      	ldr	r0, [r7, #0]
 8002cdc:	f005 f84e 	bl	8007d7c <USB_DevInit>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d005      	beq.n	8002cf2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e014      	b.n	8002d1c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d102      	bne.n	8002d10 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f001 f970 	bl	8003ff0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f006 f890 	bl	8008e3a <USB_DevDisconnect>

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d24 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_PCD_Start+0x1c>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e022      	b.n	8002d86 <HAL_PCD_Start+0x62>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d105      	bne.n	8002d68 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d60:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f004 ff97 	bl	8007ca0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f006 f83e 	bl	8008df8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d8e:	b590      	push	{r4, r7, lr}
 8002d90:	b08d      	sub	sp, #52	; 0x34
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f006 f8fc 	bl	8008fa2 <USB_GetMode>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f040 84b7 	bne.w	8003720 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f006 f860 	bl	8008e7c <USB_ReadInterrupts>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 84ad 	beq.w	800371e <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f006 f84d 	bl	8008e7c <USB_ReadInterrupts>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d107      	bne.n	8002dfc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f002 0202 	and.w	r2, r2, #2
 8002dfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f006 f83b 	bl	8008e7c <USB_ReadInterrupts>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b10      	cmp	r3, #16
 8002e0e:	d161      	bne.n	8002ed4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699a      	ldr	r2, [r3, #24]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0210 	bic.w	r2, r2, #16
 8002e1e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	f003 020f 	and.w	r2, r3, #15
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	0c5b      	lsrs	r3, r3, #17
 8002e44:	f003 030f 	and.w	r3, r3, #15
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d124      	bne.n	8002e96 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d035      	beq.n	8002ec4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	091b      	lsrs	r3, r3, #4
 8002e60:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	6a38      	ldr	r0, [r7, #32]
 8002e6c:	f005 fe72 	bl	8008b54 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	091b      	lsrs	r3, r3, #4
 8002e78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e7c:	441a      	add	r2, r3
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	091b      	lsrs	r3, r3, #4
 8002e8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e8e:	441a      	add	r2, r3
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	615a      	str	r2, [r3, #20]
 8002e94:	e016      	b.n	8002ec4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	0c5b      	lsrs	r3, r3, #17
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	2b06      	cmp	r3, #6
 8002ea0:	d110      	bne.n	8002ec4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	4619      	mov	r1, r3
 8002eac:	6a38      	ldr	r0, [r7, #32]
 8002eae:	f005 fe51 	bl	8008b54 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	695a      	ldr	r2, [r3, #20]
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	091b      	lsrs	r3, r3, #4
 8002eba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ebe:	441a      	add	r2, r3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0210 	orr.w	r2, r2, #16
 8002ed2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f005 ffcf 	bl	8008e7c <USB_ReadInterrupts>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ee4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002ee8:	f040 80a7 	bne.w	800303a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f005 ffd4 	bl	8008ea2 <USB_ReadDevAllOutEpInterrupt>
 8002efa:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002efc:	e099      	b.n	8003032 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 808e 	beq.w	8003026 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	4611      	mov	r1, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f005 fff8 	bl	8008f0a <USB_ReadDevOutEPInterrupt>
 8002f1a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f28:	015a      	lsls	r2, r3, #5
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f32:	461a      	mov	r2, r3
 8002f34:	2301      	movs	r3, #1
 8002f36:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002f38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 fed2 	bl	8003ce4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	f003 0308 	and.w	r3, r3, #8
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00c      	beq.n	8002f64 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4c:	015a      	lsls	r2, r3, #5
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	4413      	add	r3, r2
 8002f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f56:	461a      	mov	r2, r3
 8002f58:	2308      	movs	r3, #8
 8002f5a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002f5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 ffa8 	bl	8003eb4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d008      	beq.n	8002f80 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	015a      	lsls	r2, r3, #5
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	4413      	add	r3, r2
 8002f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d030      	beq.n	8002fec <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f92:	2b80      	cmp	r3, #128	; 0x80
 8002f94:	d109      	bne.n	8002faa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	69fa      	ldr	r2, [r7, #28]
 8002fa0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fa4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fa8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fac:	4613      	mov	r3, r2
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	4413      	add	r3, r2
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	78db      	ldrb	r3, [r3, #3]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d108      	bne.n	8002fda <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f008 fbc9 	bl	800b76c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fdc:	015a      	lsls	r2, r3, #5
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	2302      	movs	r3, #2
 8002fea:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d008      	beq.n	8003008 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	015a      	lsls	r2, r3, #5
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003002:	461a      	mov	r2, r3
 8003004:	2320      	movs	r3, #32
 8003006:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d009      	beq.n	8003026 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	015a      	lsls	r2, r3, #5
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	4413      	add	r3, r2
 800301a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800301e:	461a      	mov	r2, r3
 8003020:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003024:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003028:	3301      	adds	r3, #1
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800302c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302e:	085b      	lsrs	r3, r3, #1
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	2b00      	cmp	r3, #0
 8003036:	f47f af62 	bne.w	8002efe <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f005 ff1c 	bl	8008e7c <USB_ReadInterrupts>
 8003044:	4603      	mov	r3, r0
 8003046:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800304a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800304e:	f040 80db 	bne.w	8003208 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f005 ff3d 	bl	8008ed6 <USB_ReadDevAllInEpInterrupt>
 800305c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003062:	e0cd      	b.n	8003200 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80c2 	beq.w	80031f4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	4611      	mov	r1, r2
 800307a:	4618      	mov	r0, r3
 800307c:	f005 ff63 	bl	8008f46 <USB_ReadDevInEPInterrupt>
 8003080:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b00      	cmp	r3, #0
 800308a:	d057      	beq.n	800313c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	2201      	movs	r2, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69f9      	ldr	r1, [r7, #28]
 80030a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80030ac:	4013      	ands	r3, r2
 80030ae:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	015a      	lsls	r2, r3, #5
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	4413      	add	r3, r2
 80030b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030bc:	461a      	mov	r2, r3
 80030be:	2301      	movs	r3, #1
 80030c0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d132      	bne.n	8003130 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ce:	4613      	mov	r3, r2
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4413      	add	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	3348      	adds	r3, #72	; 0x48
 80030da:	6819      	ldr	r1, [r3, #0]
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e0:	4613      	mov	r3, r2
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4403      	add	r3, r0
 80030ea:	3344      	adds	r3, #68	; 0x44
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4419      	add	r1, r3
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f4:	4613      	mov	r3, r2
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4403      	add	r3, r0
 80030fe:	3348      	adds	r3, #72	; 0x48
 8003100:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	2b00      	cmp	r3, #0
 8003106:	d113      	bne.n	8003130 <HAL_PCD_IRQHandler+0x3a2>
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800310c:	4613      	mov	r3, r2
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4413      	add	r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	334c      	adds	r3, #76	; 0x4c
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d108      	bne.n	8003130 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6818      	ldr	r0, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003128:	461a      	mov	r2, r3
 800312a:	2101      	movs	r1, #1
 800312c:	f005 ff6c 	bl	8009008 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	b2db      	uxtb	r3, r3
 8003134:	4619      	mov	r1, r3
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f008 fa93 	bl	800b662 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f003 0308 	and.w	r3, r3, #8
 8003142:	2b00      	cmp	r3, #0
 8003144:	d008      	beq.n	8003158 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	015a      	lsls	r2, r3, #5
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	4413      	add	r3, r2
 800314e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003152:	461a      	mov	r2, r3
 8003154:	2308      	movs	r3, #8
 8003156:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	f003 0310 	and.w	r3, r3, #16
 800315e:	2b00      	cmp	r3, #0
 8003160:	d008      	beq.n	8003174 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	4413      	add	r3, r2
 800316a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800316e:	461a      	mov	r2, r3
 8003170:	2310      	movs	r3, #16
 8003172:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317a:	2b00      	cmp	r3, #0
 800317c:	d008      	beq.n	8003190 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	015a      	lsls	r2, r3, #5
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	4413      	add	r3, r2
 8003186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800318a:	461a      	mov	r2, r3
 800318c:	2340      	movs	r3, #64	; 0x40
 800318e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d023      	beq.n	80031e2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800319a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800319c:	6a38      	ldr	r0, [r7, #32]
 800319e:	f004 ff4b 	bl	8008038 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80031a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031a4:	4613      	mov	r3, r2
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4413      	add	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	3338      	adds	r3, #56	; 0x38
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	4413      	add	r3, r2
 80031b2:	3304      	adds	r3, #4
 80031b4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	78db      	ldrb	r3, [r3, #3]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d108      	bne.n	80031d0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2200      	movs	r2, #0
 80031c2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	4619      	mov	r1, r3
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f008 fae0 	bl	800b790 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	015a      	lsls	r2, r3, #5
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	4413      	add	r3, r2
 80031d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031dc:	461a      	mov	r2, r3
 80031de:	2302      	movs	r3, #2
 80031e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80031ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 fcea 	bl	8003bc8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80031f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f6:	3301      	adds	r3, #1
 80031f8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80031fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003202:	2b00      	cmp	r3, #0
 8003204:	f47f af2e 	bne.w	8003064 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f005 fe35 	bl	8008e7c <USB_ReadInterrupts>
 8003212:	4603      	mov	r3, r0
 8003214:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003218:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800321c:	d122      	bne.n	8003264 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	69fa      	ldr	r2, [r7, #28]
 8003228:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003238:	2b01      	cmp	r3, #1
 800323a:	d108      	bne.n	800324e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003244:	2100      	movs	r1, #0
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 fef6 	bl	8004038 <HAL_PCDEx_LPM_Callback>
 800324c:	e002      	b.n	8003254 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f008 fa7e 	bl	800b750 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003262:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4618      	mov	r0, r3
 800326a:	f005 fe07 	bl	8008e7c <USB_ReadInterrupts>
 800326e:	4603      	mov	r3, r0
 8003270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003274:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003278:	d112      	bne.n	80032a0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b01      	cmp	r3, #1
 8003288:	d102      	bne.n	8003290 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f008 fa3a 	bl	800b704 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	695a      	ldr	r2, [r3, #20]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800329e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f005 fde9 	bl	8008e7c <USB_ReadInterrupts>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032b4:	d121      	bne.n	80032fa <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80032c4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d111      	bne.n	80032f4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	f003 020f 	and.w	r2, r3, #15
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80032ea:	2101      	movs	r1, #1
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 fea3 	bl	8004038 <HAL_PCDEx_LPM_Callback>
 80032f2:	e002      	b.n	80032fa <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f008 fa05 	bl	800b704 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f005 fdbc 	bl	8008e7c <USB_ReadInterrupts>
 8003304:	4603      	mov	r3, r0
 8003306:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800330a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800330e:	f040 80b7 	bne.w	8003480 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	69fa      	ldr	r2, [r7, #28]
 800331c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2110      	movs	r1, #16
 800332c:	4618      	mov	r0, r3
 800332e:	f004 fe83 	bl	8008038 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003332:	2300      	movs	r3, #0
 8003334:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003336:	e046      	b.n	80033c6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	4413      	add	r3, r2
 8003340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003344:	461a      	mov	r2, r3
 8003346:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800334a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800334c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	4413      	add	r3, r2
 8003354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800335c:	0151      	lsls	r1, r2, #5
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	440a      	add	r2, r1
 8003362:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003366:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800336a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800336c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336e:	015a      	lsls	r2, r3, #5
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	4413      	add	r3, r2
 8003374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003378:	461a      	mov	r2, r3
 800337a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800337e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003390:	0151      	lsls	r1, r2, #5
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	440a      	add	r2, r1
 8003396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800339a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800339e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80033a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a2:	015a      	lsls	r2, r3, #5
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	4413      	add	r3, r2
 80033a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033b0:	0151      	lsls	r1, r2, #5
 80033b2:	69fa      	ldr	r2, [r7, #28]
 80033b4:	440a      	add	r2, r1
 80033b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80033ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80033be:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c2:	3301      	adds	r3, #1
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d3b3      	bcc.n	8003338 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033d6:	69db      	ldr	r3, [r3, #28]
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033de:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80033e2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d016      	beq.n	800341a <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033f6:	69fa      	ldr	r2, [r7, #28]
 80033f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033fc:	f043 030b 	orr.w	r3, r3, #11
 8003400:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800340a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340c:	69fa      	ldr	r2, [r7, #28]
 800340e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003412:	f043 030b 	orr.w	r3, r3, #11
 8003416:	6453      	str	r3, [r2, #68]	; 0x44
 8003418:	e015      	b.n	8003446 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003420:	695a      	ldr	r2, [r3, #20]
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003428:	4619      	mov	r1, r3
 800342a:	f242 032b 	movw	r3, #8235	; 0x202b
 800342e:	4313      	orrs	r3, r2
 8003430:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	69fa      	ldr	r2, [r7, #28]
 800343c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003440:	f043 030b 	orr.w	r3, r3, #11
 8003444:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003454:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003458:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6818      	ldr	r0, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800346a:	461a      	mov	r2, r3
 800346c:	f005 fdcc 	bl	8009008 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695a      	ldr	r2, [r3, #20]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800347e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f005 fcf9 	bl	8008e7c <USB_ReadInterrupts>
 800348a:	4603      	mov	r3, r0
 800348c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003494:	d124      	bne.n	80034e0 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f005 fd90 	bl	8008fc0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f004 fe44 	bl	8008132 <USB_GetDevSpeed>
 80034aa:	4603      	mov	r3, r0
 80034ac:	461a      	mov	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681c      	ldr	r4, [r3, #0]
 80034b6:	f001 fd9f 	bl	8004ff8 <HAL_RCC_GetHCLKFreq>
 80034ba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	4620      	mov	r0, r4
 80034c6:	f004 fb49 	bl	8007b5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f008 f8f1 	bl	800b6b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80034de:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f005 fcc9 	bl	8008e7c <USB_ReadInterrupts>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d10a      	bne.n	800350a <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f008 f8ce 	bl	800b696 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695a      	ldr	r2, [r3, #20]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f002 0208 	and.w	r2, r2, #8
 8003508:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f005 fcb4 	bl	8008e7c <USB_ReadInterrupts>
 8003514:	4603      	mov	r3, r0
 8003516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800351a:	2b80      	cmp	r3, #128	; 0x80
 800351c:	d122      	bne.n	8003564 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800351e:	6a3b      	ldr	r3, [r7, #32]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800352a:	2301      	movs	r3, #1
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
 800352e:	e014      	b.n	800355a <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003534:	4613      	mov	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	4413      	add	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354a:	b2db      	uxtb	r3, r3
 800354c:	4619      	mov	r1, r3
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 fb09 	bl	8003b66 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003556:	3301      	adds	r3, #1
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003560:	429a      	cmp	r2, r3
 8003562:	d3e5      	bcc.n	8003530 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f005 fc87 	bl	8008e7c <USB_ReadInterrupts>
 800356e:	4603      	mov	r3, r0
 8003570:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003574:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003578:	d13b      	bne.n	80035f2 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800357a:	2301      	movs	r3, #1
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
 800357e:	e02b      	b.n	80035d8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	4413      	add	r3, r2
 8003588:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	3340      	adds	r3, #64	; 0x40
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d115      	bne.n	80035d2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80035a6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da12      	bge.n	80035d2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b0:	4613      	mov	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	333f      	adds	r3, #63	; 0x3f
 80035bc:	2201      	movs	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	4619      	mov	r1, r3
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 faca 	bl	8003b66 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	3301      	adds	r3, #1
 80035d6:	627b      	str	r3, [r7, #36]	; 0x24
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3ce      	bcc.n	8003580 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695a      	ldr	r2, [r3, #20]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80035f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f005 fc40 	bl	8008e7c <USB_ReadInterrupts>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003602:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003606:	d155      	bne.n	80036b4 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003608:	2301      	movs	r3, #1
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
 800360c:	e045      	b.n	800369a <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	015a      	lsls	r2, r3, #5
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	4413      	add	r3, r2
 8003616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003622:	4613      	mov	r3, r2
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4413      	add	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	440b      	add	r3, r1
 800362c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d12e      	bne.n	8003694 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003636:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003638:	2b00      	cmp	r3, #0
 800363a:	da2b      	bge.n	8003694 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003648:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800364c:	429a      	cmp	r2, r3
 800364e:	d121      	bne.n	8003694 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003654:	4613      	mov	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4413      	add	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003662:	2201      	movs	r2, #1
 8003664:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10a      	bne.n	8003694 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800368c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003690:	6053      	str	r3, [r2, #4]
            break;
 8003692:	e007      	b.n	80036a4 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003696:	3301      	adds	r3, #1
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d3b4      	bcc.n	800360e <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80036b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f005 fbdf 	bl	8008e7c <USB_ReadInterrupts>
 80036be:	4603      	mov	r3, r0
 80036c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80036c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c8:	d10a      	bne.n	80036e0 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f008 f872 	bl	800b7b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695a      	ldr	r2, [r3, #20]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80036de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f005 fbc9 	bl	8008e7c <USB_ReadInterrupts>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d115      	bne.n	8003720 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d002      	beq.n	800370c <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f008 f862 	bl	800b7d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6859      	ldr	r1, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	430a      	orrs	r2, r1
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	e000      	b.n	8003720 <HAL_PCD_IRQHandler+0x992>
      return;
 800371e:	bf00      	nop
    }
  }
}
 8003720:	3734      	adds	r7, #52	; 0x34
 8003722:	46bd      	mov	sp, r7
 8003724:	bd90      	pop	{r4, r7, pc}

08003726 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b082      	sub	sp, #8
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	460b      	mov	r3, r1
 8003730:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_PCD_SetAddress+0x1a>
 800373c:	2302      	movs	r3, #2
 800373e:	e013      	b.n	8003768 <HAL_PCD_SetAddress+0x42>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f005 fb27 	bl	8008dac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	4608      	mov	r0, r1
 800377a:	4611      	mov	r1, r2
 800377c:	461a      	mov	r2, r3
 800377e:	4603      	mov	r3, r0
 8003780:	70fb      	strb	r3, [r7, #3]
 8003782:	460b      	mov	r3, r1
 8003784:	803b      	strh	r3, [r7, #0]
 8003786:	4613      	mov	r3, r2
 8003788:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800378e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003792:	2b00      	cmp	r3, #0
 8003794:	da0f      	bge.n	80037b6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003796:	78fb      	ldrb	r3, [r7, #3]
 8003798:	f003 020f 	and.w	r2, r3, #15
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	3338      	adds	r3, #56	; 0x38
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	4413      	add	r3, r2
 80037aa:	3304      	adds	r3, #4
 80037ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	705a      	strb	r2, [r3, #1]
 80037b4:	e00f      	b.n	80037d6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	f003 020f 	and.w	r2, r3, #15
 80037bc:	4613      	mov	r3, r2
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	3304      	adds	r3, #4
 80037ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80037d6:	78fb      	ldrb	r3, [r7, #3]
 80037d8:	f003 030f 	and.w	r3, r3, #15
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80037e2:	883a      	ldrh	r2, [r7, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	78ba      	ldrb	r2, [r7, #2]
 80037ec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	785b      	ldrb	r3, [r3, #1]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003800:	78bb      	ldrb	r3, [r7, #2]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d102      	bne.n	800380c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_PCD_EP_Open+0xaa>
 8003816:	2302      	movs	r3, #2
 8003818:	e00e      	b.n	8003838 <HAL_PCD_EP_Open+0xc8>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68f9      	ldr	r1, [r7, #12]
 8003828:	4618      	mov	r0, r3
 800382a:	f004 fca7 	bl	800817c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003836:	7afb      	ldrb	r3, [r7, #11]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800384c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003850:	2b00      	cmp	r3, #0
 8003852:	da0f      	bge.n	8003874 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003854:	78fb      	ldrb	r3, [r7, #3]
 8003856:	f003 020f 	and.w	r2, r3, #15
 800385a:	4613      	mov	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4413      	add	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	3338      	adds	r3, #56	; 0x38
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	4413      	add	r3, r2
 8003868:	3304      	adds	r3, #4
 800386a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	705a      	strb	r2, [r3, #1]
 8003872:	e00f      	b.n	8003894 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003874:	78fb      	ldrb	r3, [r7, #3]
 8003876:	f003 020f 	and.w	r2, r3, #15
 800387a:	4613      	mov	r3, r2
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4413      	add	r3, r2
 800388a:	3304      	adds	r3, #4
 800388c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003894:	78fb      	ldrb	r3, [r7, #3]
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	b2da      	uxtb	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d101      	bne.n	80038ae <HAL_PCD_EP_Close+0x6e>
 80038aa:	2302      	movs	r3, #2
 80038ac:	e00e      	b.n	80038cc <HAL_PCD_EP_Close+0x8c>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68f9      	ldr	r1, [r7, #12]
 80038bc:	4618      	mov	r0, r3
 80038be:	f004 fce5 	bl	800828c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	603b      	str	r3, [r7, #0]
 80038e0:	460b      	mov	r3, r1
 80038e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038e4:	7afb      	ldrb	r3, [r7, #11]
 80038e6:	f003 020f 	and.w	r2, r3, #15
 80038ea:	4613      	mov	r3, r2
 80038ec:	00db      	lsls	r3, r3, #3
 80038ee:	4413      	add	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	4413      	add	r3, r2
 80038fa:	3304      	adds	r3, #4
 80038fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2200      	movs	r2, #0
 800390e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	2200      	movs	r2, #0
 8003914:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003916:	7afb      	ldrb	r3, [r7, #11]
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	b2da      	uxtb	r2, r3
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d102      	bne.n	8003930 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6818      	ldr	r0, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	6979      	ldr	r1, [r7, #20]
 800393e:	f004 fd81 	bl	8008444 <USB_EPStartXfer>

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	f003 020f 	and.w	r2, r3, #15
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	4413      	add	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800396e:	681b      	ldr	r3, [r3, #0]
}
 8003970:	4618      	mov	r0, r3
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	607a      	str	r2, [r7, #4]
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	460b      	mov	r3, r1
 800398a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800398c:	7afb      	ldrb	r3, [r7, #11]
 800398e:	f003 020f 	and.w	r2, r3, #15
 8003992:	4613      	mov	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	4413      	add	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	3338      	adds	r3, #56	; 0x38
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4413      	add	r3, r2
 80039a0:	3304      	adds	r3, #4
 80039a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	2200      	movs	r2, #0
 80039b4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2201      	movs	r2, #1
 80039ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d102      	bne.n	80039d6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6818      	ldr	r0, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	461a      	mov	r2, r3
 80039e2:	6979      	ldr	r1, [r7, #20]
 80039e4:	f004 fd2e 	bl	8008444 <USB_EPStartXfer>

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b084      	sub	sp, #16
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	460b      	mov	r3, r1
 80039fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80039fe:	78fb      	ldrb	r3, [r7, #3]
 8003a00:	f003 020f 	and.w	r2, r3, #15
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d901      	bls.n	8003a10 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e050      	b.n	8003ab2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	da0f      	bge.n	8003a38 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a18:	78fb      	ldrb	r3, [r7, #3]
 8003a1a:	f003 020f 	and.w	r2, r3, #15
 8003a1e:	4613      	mov	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	4413      	add	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	3338      	adds	r3, #56	; 0x38
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3304      	adds	r3, #4
 8003a2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2201      	movs	r2, #1
 8003a34:	705a      	strb	r2, [r3, #1]
 8003a36:	e00d      	b.n	8003a54 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003a38:	78fa      	ldrb	r2, [r7, #3]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	4413      	add	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4413      	add	r3, r2
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2201      	movs	r2, #1
 8003a58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a5a:	78fb      	ldrb	r3, [r7, #3]
 8003a5c:	f003 030f 	and.w	r3, r3, #15
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d101      	bne.n	8003a74 <HAL_PCD_EP_SetStall+0x82>
 8003a70:	2302      	movs	r3, #2
 8003a72:	e01e      	b.n	8003ab2 <HAL_PCD_EP_SetStall+0xc0>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68f9      	ldr	r1, [r7, #12]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f005 f8be 	bl	8008c04 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6818      	ldr	r0, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	b2d9      	uxtb	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	f005 fab0 	bl	8009008 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003ac6:	78fb      	ldrb	r3, [r7, #3]
 8003ac8:	f003 020f 	and.w	r2, r3, #15
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d901      	bls.n	8003ad8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e042      	b.n	8003b5e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ad8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	da0f      	bge.n	8003b00 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	f003 020f 	and.w	r2, r3, #15
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	3338      	adds	r3, #56	; 0x38
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	4413      	add	r3, r2
 8003af4:	3304      	adds	r3, #4
 8003af6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2201      	movs	r2, #1
 8003afc:	705a      	strb	r2, [r3, #1]
 8003afe:	e00f      	b.n	8003b20 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b00:	78fb      	ldrb	r3, [r7, #3]
 8003b02:	f003 020f 	and.w	r2, r3, #15
 8003b06:	4613      	mov	r3, r2
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	4413      	add	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	4413      	add	r3, r2
 8003b16:	3304      	adds	r3, #4
 8003b18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b26:	78fb      	ldrb	r3, [r7, #3]
 8003b28:	f003 030f 	and.w	r3, r3, #15
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_PCD_EP_ClrStall+0x86>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e00e      	b.n	8003b5e <HAL_PCD_EP_ClrStall+0xa4>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68f9      	ldr	r1, [r7, #12]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f005 f8c6 	bl	8008ce0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b084      	sub	sp, #16
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
 8003b6e:	460b      	mov	r3, r1
 8003b70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003b72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	da0c      	bge.n	8003b94 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	f003 020f 	and.w	r2, r3, #15
 8003b80:	4613      	mov	r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	3338      	adds	r3, #56	; 0x38
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	3304      	adds	r3, #4
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	e00c      	b.n	8003bae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	f003 020f 	and.w	r2, r3, #15
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	00db      	lsls	r3, r3, #3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	4413      	add	r3, r2
 8003baa:	3304      	adds	r3, #4
 8003bac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68f9      	ldr	r1, [r7, #12]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f004 fee5 	bl	8008984 <USB_EPStopXfer>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003bbe:	7afb      	ldrb	r3, [r7, #11]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08a      	sub	sp, #40	; 0x28
 8003bcc:	af02      	add	r7, sp, #8
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	4613      	mov	r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	3338      	adds	r3, #56	; 0x38
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	4413      	add	r3, r2
 8003bec:	3304      	adds	r3, #4
 8003bee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	695a      	ldr	r2, [r3, #20]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d901      	bls.n	8003c00 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e06c      	b.n	8003cda <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	691a      	ldr	r2, [r3, #16]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	69fa      	ldr	r2, [r7, #28]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d902      	bls.n	8003c1c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	3303      	adds	r3, #3
 8003c20:	089b      	lsrs	r3, r3, #2
 8003c22:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c24:	e02b      	b.n	8003c7e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	69fa      	ldr	r2, [r7, #28]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d902      	bls.n	8003c42 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	3303      	adds	r3, #3
 8003c46:	089b      	lsrs	r3, r3, #2
 8003c48:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	68d9      	ldr	r1, [r3, #12]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	b2da      	uxtb	r2, r3
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	4603      	mov	r3, r0
 8003c60:	6978      	ldr	r0, [r7, #20]
 8003c62:	f004 ff39 	bl	8008ad8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	441a      	add	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	441a      	add	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	015a      	lsls	r2, r3, #5
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	4413      	add	r3, r2
 8003c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d809      	bhi.n	8003ca8 <PCD_WriteEmptyTxFifo+0xe0>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d203      	bcs.n	8003ca8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1be      	bne.n	8003c26 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d811      	bhi.n	8003cd8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	2201      	movs	r2, #1
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	6939      	ldr	r1, [r7, #16]
 8003cd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3720      	adds	r7, #32
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
	...

08003ce4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b088      	sub	sp, #32
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	333c      	adds	r3, #60	; 0x3c
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	015a      	lsls	r2, r3, #5
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	4413      	add	r3, r2
 8003d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d17b      	bne.n	8003e12 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f003 0308 	and.w	r3, r3, #8
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d015      	beq.n	8003d50 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	4a61      	ldr	r2, [pc, #388]	; (8003eac <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	f240 80b9 	bls.w	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 80b3 	beq.w	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d46:	461a      	mov	r2, r3
 8003d48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d4c:	6093      	str	r3, [r2, #8]
 8003d4e:	e0a7      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	f003 0320 	and.w	r3, r3, #32
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d009      	beq.n	8003d6e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d66:	461a      	mov	r2, r3
 8003d68:	2320      	movs	r3, #32
 8003d6a:	6093      	str	r3, [r2, #8]
 8003d6c:	e098      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f040 8093 	bne.w	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	4a4b      	ldr	r2, [pc, #300]	; (8003eac <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d90f      	bls.n	8003da2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	015a      	lsls	r2, r3, #5
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d98:	461a      	mov	r2, r3
 8003d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d9e:	6093      	str	r3, [r2, #8]
 8003da0:	e07e      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	4613      	mov	r3, r2
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	4413      	add	r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	4413      	add	r3, r2
 8003db4:	3304      	adds	r3, #4
 8003db6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a1a      	ldr	r2, [r3, #32]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	0159      	lsls	r1, r3, #5
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	440b      	add	r3, r1
 8003dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dce:	1ad2      	subs	r2, r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d114      	bne.n	8003e04 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003dec:	461a      	mov	r2, r3
 8003dee:	2101      	movs	r1, #1
 8003df0:	f005 f90a 	bl	8009008 <USB_EP0_OutStart>
 8003df4:	e006      	b.n	8003e04 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	441a      	add	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	4619      	mov	r1, r3
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f007 fc0e 	bl	800b62c <HAL_PCD_DataOutStageCallback>
 8003e10:	e046      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	4a26      	ldr	r2, [pc, #152]	; (8003eb0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d124      	bne.n	8003e64 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e30:	461a      	mov	r2, r3
 8003e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e36:	6093      	str	r3, [r2, #8]
 8003e38:	e032      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	f003 0320 	and.w	r3, r3, #32
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d008      	beq.n	8003e56 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	015a      	lsls	r2, r3, #5
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e50:	461a      	mov	r2, r3
 8003e52:	2320      	movs	r3, #32
 8003e54:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f007 fbe5 	bl	800b62c <HAL_PCD_DataOutStageCallback>
 8003e62:	e01d      	b.n	8003ea0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d114      	bne.n	8003e94 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	4413      	add	r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d108      	bne.n	8003e94 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	2100      	movs	r1, #0
 8003e90:	f005 f8ba 	bl	8009008 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	4619      	mov	r1, r3
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f007 fbc6 	bl	800b62c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3720      	adds	r7, #32
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	4f54300a 	.word	0x4f54300a
 8003eb0:	4f54310a 	.word	0x4f54310a

08003eb4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	333c      	adds	r3, #60	; 0x3c
 8003ecc:	3304      	adds	r3, #4
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	015a      	lsls	r2, r3, #5
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4413      	add	r3, r2
 8003eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4a15      	ldr	r2, [pc, #84]	; (8003f3c <PCD_EP_OutSetupPacket_int+0x88>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d90e      	bls.n	8003f08 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d009      	beq.n	8003f08 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f00:	461a      	mov	r2, r3
 8003f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f06:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f007 fb7d 	bl	800b608 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a0a      	ldr	r2, [pc, #40]	; (8003f3c <PCD_EP_OutSetupPacket_int+0x88>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d90c      	bls.n	8003f30 <PCD_EP_OutSetupPacket_int+0x7c>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d108      	bne.n	8003f30 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6818      	ldr	r0, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	f005 f86c 	bl	8009008 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3718      	adds	r7, #24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	4f54300a 	.word	0x4f54300a

08003f40 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	70fb      	strb	r3, [r7, #3]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d107      	bne.n	8003f6e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003f5e:	883b      	ldrh	r3, [r7, #0]
 8003f60:	0419      	lsls	r1, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f6c:	e028      	b.n	8003fc0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f74:	0c1b      	lsrs	r3, r3, #16
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	4413      	add	r3, r2
 8003f7a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	73fb      	strb	r3, [r7, #15]
 8003f80:	e00d      	b.n	8003f9e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
 8003f88:	3340      	adds	r3, #64	; 0x40
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	4413      	add	r3, r2
 8003f96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	73fb      	strb	r3, [r7, #15]
 8003f9e:	7bfa      	ldrb	r2, [r7, #15]
 8003fa0:	78fb      	ldrb	r3, [r7, #3]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d3ec      	bcc.n	8003f82 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003fa8:	883b      	ldrh	r3, [r7, #0]
 8003faa:	0418      	lsls	r0, r3, #16
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6819      	ldr	r1, [r3, #0]
 8003fb0:	78fb      	ldrb	r3, [r7, #3]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	4302      	orrs	r2, r0
 8003fb8:	3340      	adds	r3, #64	; 0x40
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	887a      	ldrh	r2, [r7, #2]
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <HAL_PCDEx_ActivateLPM+0x44>)
 8004020:	4313      	orrs	r3, r2
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	10000003 	.word	0x10000003

08004038 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	460b      	mov	r3, r1
 8004042:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004058:	4b19      	ldr	r3, [pc, #100]	; (80040c0 <HAL_PWREx_ConfigSupply+0x70>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b04      	cmp	r3, #4
 8004062:	d00a      	beq.n	800407a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004064:	4b16      	ldr	r3, [pc, #88]	; (80040c0 <HAL_PWREx_ConfigSupply+0x70>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	429a      	cmp	r2, r3
 8004070:	d001      	beq.n	8004076 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e01f      	b.n	80040b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e01d      	b.n	80040b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800407a:	4b11      	ldr	r3, [pc, #68]	; (80040c0 <HAL_PWREx_ConfigSupply+0x70>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f023 0207 	bic.w	r2, r3, #7
 8004082:	490f      	ldr	r1, [pc, #60]	; (80040c0 <HAL_PWREx_ConfigSupply+0x70>)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4313      	orrs	r3, r2
 8004088:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800408a:	f7fd f987 	bl	800139c <HAL_GetTick>
 800408e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004090:	e009      	b.n	80040a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004092:	f7fd f983 	bl	800139c <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040a0:	d901      	bls.n	80040a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e007      	b.n	80040b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80040a6:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <HAL_PWREx_ConfigSupply+0x70>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040b2:	d1ee      	bne.n	8004092 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	58024800 	.word	0x58024800

080040c4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80040c8:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4a04      	ldr	r2, [pc, #16]	; (80040e0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80040ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040d2:	60d3      	str	r3, [r2, #12]
}
 80040d4:	bf00      	nop
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	58024800 	.word	0x58024800

080040e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b08c      	sub	sp, #48	; 0x30
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d102      	bne.n	80040f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f000 bc48 	b.w	8004988 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 8088 	beq.w	8004216 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004106:	4b99      	ldr	r3, [pc, #612]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004110:	4b96      	ldr	r3, [pc, #600]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004114:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004118:	2b10      	cmp	r3, #16
 800411a:	d007      	beq.n	800412c <HAL_RCC_OscConfig+0x48>
 800411c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800411e:	2b18      	cmp	r3, #24
 8004120:	d111      	bne.n	8004146 <HAL_RCC_OscConfig+0x62>
 8004122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d10c      	bne.n	8004146 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412c:	4b8f      	ldr	r3, [pc, #572]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d06d      	beq.n	8004214 <HAL_RCC_OscConfig+0x130>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d169      	bne.n	8004214 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	f000 bc21 	b.w	8004988 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800414e:	d106      	bne.n	800415e <HAL_RCC_OscConfig+0x7a>
 8004150:	4b86      	ldr	r3, [pc, #536]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a85      	ldr	r2, [pc, #532]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800415a:	6013      	str	r3, [r2, #0]
 800415c:	e02e      	b.n	80041bc <HAL_RCC_OscConfig+0xd8>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10c      	bne.n	8004180 <HAL_RCC_OscConfig+0x9c>
 8004166:	4b81      	ldr	r3, [pc, #516]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a80      	ldr	r2, [pc, #512]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800416c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	4b7e      	ldr	r3, [pc, #504]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a7d      	ldr	r2, [pc, #500]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004178:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800417c:	6013      	str	r3, [r2, #0]
 800417e:	e01d      	b.n	80041bc <HAL_RCC_OscConfig+0xd8>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004188:	d10c      	bne.n	80041a4 <HAL_RCC_OscConfig+0xc0>
 800418a:	4b78      	ldr	r3, [pc, #480]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a77      	ldr	r2, [pc, #476]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	4b75      	ldr	r3, [pc, #468]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a74      	ldr	r2, [pc, #464]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800419c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a0:	6013      	str	r3, [r2, #0]
 80041a2:	e00b      	b.n	80041bc <HAL_RCC_OscConfig+0xd8>
 80041a4:	4b71      	ldr	r3, [pc, #452]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a70      	ldr	r2, [pc, #448]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80041aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041ae:	6013      	str	r3, [r2, #0]
 80041b0:	4b6e      	ldr	r3, [pc, #440]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a6d      	ldr	r2, [pc, #436]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80041b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d013      	beq.n	80041ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fd f8ea 	bl	800139c <HAL_GetTick>
 80041c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041cc:	f7fd f8e6 	bl	800139c <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b64      	cmp	r3, #100	; 0x64
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e3d4      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041de:	4b63      	ldr	r3, [pc, #396]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0f0      	beq.n	80041cc <HAL_RCC_OscConfig+0xe8>
 80041ea:	e014      	b.n	8004216 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ec:	f7fd f8d6 	bl	800139c <HAL_GetTick>
 80041f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041f4:	f7fd f8d2 	bl	800139c <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b64      	cmp	r3, #100	; 0x64
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e3c0      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004206:	4b59      	ldr	r3, [pc, #356]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x110>
 8004212:	e000      	b.n	8004216 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 80ca 	beq.w	80043b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004224:	4b51      	ldr	r3, [pc, #324]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800422c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800422e:	4b4f      	ldr	r3, [pc, #316]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004232:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d007      	beq.n	800424a <HAL_RCC_OscConfig+0x166>
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	2b18      	cmp	r3, #24
 800423e:	d156      	bne.n	80042ee <HAL_RCC_OscConfig+0x20a>
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d151      	bne.n	80042ee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800424a:	4b48      	ldr	r3, [pc, #288]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x17e>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e392      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004262:	4b42      	ldr	r3, [pc, #264]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f023 0219 	bic.w	r2, r3, #25
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	493f      	ldr	r1, [pc, #252]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004270:	4313      	orrs	r3, r2
 8004272:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004274:	f7fd f892 	bl	800139c <HAL_GetTick>
 8004278:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800427c:	f7fd f88e 	bl	800139c <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e37c      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800428e:	4b37      	ldr	r3, [pc, #220]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d0f0      	beq.n	800427c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800429a:	f7fd f8af 	bl	80013fc <HAL_GetREVID>
 800429e:	4603      	mov	r3, r0
 80042a0:	f241 0203 	movw	r2, #4099	; 0x1003
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d817      	bhi.n	80042d8 <HAL_RCC_OscConfig+0x1f4>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	2b40      	cmp	r3, #64	; 0x40
 80042ae:	d108      	bne.n	80042c2 <HAL_RCC_OscConfig+0x1de>
 80042b0:	4b2e      	ldr	r3, [pc, #184]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80042b8:	4a2c      	ldr	r2, [pc, #176]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042be:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042c0:	e07a      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c2:	4b2a      	ldr	r3, [pc, #168]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	031b      	lsls	r3, r3, #12
 80042d0:	4926      	ldr	r1, [pc, #152]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042d6:	e06f      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d8:	4b24      	ldr	r3, [pc, #144]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	061b      	lsls	r3, r3, #24
 80042e6:	4921      	ldr	r1, [pc, #132]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042ec:	e064      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d047      	beq.n	8004386 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042f6:	4b1d      	ldr	r3, [pc, #116]	; (800436c <HAL_RCC_OscConfig+0x288>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 0219 	bic.w	r2, r3, #25
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	491a      	ldr	r1, [pc, #104]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004304:	4313      	orrs	r3, r2
 8004306:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004308:	f7fd f848 	bl	800139c <HAL_GetTick>
 800430c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004310:	f7fd f844 	bl	800139c <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e332      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0304 	and.w	r3, r3, #4
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800432e:	f7fd f865 	bl	80013fc <HAL_GetREVID>
 8004332:	4603      	mov	r3, r0
 8004334:	f241 0203 	movw	r2, #4099	; 0x1003
 8004338:	4293      	cmp	r3, r2
 800433a:	d819      	bhi.n	8004370 <HAL_RCC_OscConfig+0x28c>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	2b40      	cmp	r3, #64	; 0x40
 8004342:	d108      	bne.n	8004356 <HAL_RCC_OscConfig+0x272>
 8004344:	4b09      	ldr	r3, [pc, #36]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800434c:	4a07      	ldr	r2, [pc, #28]	; (800436c <HAL_RCC_OscConfig+0x288>)
 800434e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004352:	6053      	str	r3, [r2, #4]
 8004354:	e030      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
 8004356:	4b05      	ldr	r3, [pc, #20]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	031b      	lsls	r3, r3, #12
 8004364:	4901      	ldr	r1, [pc, #4]	; (800436c <HAL_RCC_OscConfig+0x288>)
 8004366:	4313      	orrs	r3, r2
 8004368:	604b      	str	r3, [r1, #4]
 800436a:	e025      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
 800436c:	58024400 	.word	0x58024400
 8004370:	4b9a      	ldr	r3, [pc, #616]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	061b      	lsls	r3, r3, #24
 800437e:	4997      	ldr	r1, [pc, #604]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004380:	4313      	orrs	r3, r2
 8004382:	604b      	str	r3, [r1, #4]
 8004384:	e018      	b.n	80043b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004386:	4b95      	ldr	r3, [pc, #596]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a94      	ldr	r2, [pc, #592]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800438c:	f023 0301 	bic.w	r3, r3, #1
 8004390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004392:	f7fd f803 	bl	800139c <HAL_GetTick>
 8004396:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800439a:	f7fc ffff 	bl	800139c <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e2ed      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80043ac:	4b8b      	ldr	r3, [pc, #556]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1f0      	bne.n	800439a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0310 	and.w	r3, r3, #16
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80a9 	beq.w	8004518 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c6:	4b85      	ldr	r3, [pc, #532]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043d0:	4b82      	ldr	r3, [pc, #520]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80043d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d007      	beq.n	80043ec <HAL_RCC_OscConfig+0x308>
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	2b18      	cmp	r3, #24
 80043e0:	d13a      	bne.n	8004458 <HAL_RCC_OscConfig+0x374>
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 0303 	and.w	r3, r3, #3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d135      	bne.n	8004458 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043ec:	4b7b      	ldr	r3, [pc, #492]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d005      	beq.n	8004404 <HAL_RCC_OscConfig+0x320>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	2b80      	cmp	r3, #128	; 0x80
 80043fe:	d001      	beq.n	8004404 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e2c1      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004404:	f7fc fffa 	bl	80013fc <HAL_GetREVID>
 8004408:	4603      	mov	r3, r0
 800440a:	f241 0203 	movw	r2, #4099	; 0x1003
 800440e:	4293      	cmp	r3, r2
 8004410:	d817      	bhi.n	8004442 <HAL_RCC_OscConfig+0x35e>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	2b20      	cmp	r3, #32
 8004418:	d108      	bne.n	800442c <HAL_RCC_OscConfig+0x348>
 800441a:	4b70      	ldr	r3, [pc, #448]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004422:	4a6e      	ldr	r2, [pc, #440]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004424:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004428:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800442a:	e075      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800442c:	4b6b      	ldr	r3, [pc, #428]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	069b      	lsls	r3, r3, #26
 800443a:	4968      	ldr	r1, [pc, #416]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004440:	e06a      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004442:	4b66      	ldr	r3, [pc, #408]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	061b      	lsls	r3, r3, #24
 8004450:	4962      	ldr	r1, [pc, #392]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004452:	4313      	orrs	r3, r2
 8004454:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004456:	e05f      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69db      	ldr	r3, [r3, #28]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d042      	beq.n	80044e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004460:	4b5e      	ldr	r3, [pc, #376]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a5d      	ldr	r2, [pc, #372]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800446a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fc ff96 	bl	800139c <HAL_GetTick>
 8004470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004474:	f7fc ff92 	bl	800139c <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e280      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004486:	4b55      	ldr	r3, [pc, #340]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004492:	f7fc ffb3 	bl	80013fc <HAL_GetREVID>
 8004496:	4603      	mov	r3, r0
 8004498:	f241 0203 	movw	r2, #4099	; 0x1003
 800449c:	4293      	cmp	r3, r2
 800449e:	d817      	bhi.n	80044d0 <HAL_RCC_OscConfig+0x3ec>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	d108      	bne.n	80044ba <HAL_RCC_OscConfig+0x3d6>
 80044a8:	4b4c      	ldr	r3, [pc, #304]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80044b0:	4a4a      	ldr	r2, [pc, #296]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80044b6:	6053      	str	r3, [r2, #4]
 80044b8:	e02e      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
 80044ba:	4b48      	ldr	r3, [pc, #288]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	069b      	lsls	r3, r3, #26
 80044c8:	4944      	ldr	r1, [pc, #272]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	604b      	str	r3, [r1, #4]
 80044ce:	e023      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
 80044d0:	4b42      	ldr	r3, [pc, #264]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	061b      	lsls	r3, r3, #24
 80044de:	493f      	ldr	r1, [pc, #252]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60cb      	str	r3, [r1, #12]
 80044e4:	e018      	b.n	8004518 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80044e6:	4b3d      	ldr	r3, [pc, #244]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a3c      	ldr	r2, [pc, #240]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80044ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f2:	f7fc ff53 	bl	800139c <HAL_GetTick>
 80044f6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80044f8:	e008      	b.n	800450c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80044fa:	f7fc ff4f 	bl	800139c <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d901      	bls.n	800450c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e23d      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800450c:	4b33      	ldr	r3, [pc, #204]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1f0      	bne.n	80044fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b00      	cmp	r3, #0
 8004522:	d036      	beq.n	8004592 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d019      	beq.n	8004560 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800452c:	4b2b      	ldr	r3, [pc, #172]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 800452e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004530:	4a2a      	ldr	r2, [pc, #168]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004538:	f7fc ff30 	bl	800139c <HAL_GetTick>
 800453c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004540:	f7fc ff2c 	bl	800139c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e21a      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004552:	4b22      	ldr	r3, [pc, #136]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x45c>
 800455e:	e018      	b.n	8004592 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004560:	4b1e      	ldr	r3, [pc, #120]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004562:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004564:	4a1d      	ldr	r2, [pc, #116]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004566:	f023 0301 	bic.w	r3, r3, #1
 800456a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456c:	f7fc ff16 	bl	800139c <HAL_GetTick>
 8004570:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7fc ff12 	bl	800139c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e200      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004586:	4b15      	ldr	r3, [pc, #84]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 8004588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d039      	beq.n	8004612 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d01c      	beq.n	80045e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045a6:	4b0d      	ldr	r3, [pc, #52]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a0c      	ldr	r2, [pc, #48]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80045ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80045b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80045b2:	f7fc fef3 	bl	800139c <HAL_GetTick>
 80045b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80045b8:	e008      	b.n	80045cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045ba:	f7fc feef 	bl	800139c <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e1dd      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80045cc:	4b03      	ldr	r3, [pc, #12]	; (80045dc <HAL_RCC_OscConfig+0x4f8>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0f0      	beq.n	80045ba <HAL_RCC_OscConfig+0x4d6>
 80045d8:	e01b      	b.n	8004612 <HAL_RCC_OscConfig+0x52e>
 80045da:	bf00      	nop
 80045dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80045e0:	4b9b      	ldr	r3, [pc, #620]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a9a      	ldr	r2, [pc, #616]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80045e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80045ec:	f7fc fed6 	bl	800139c <HAL_GetTick>
 80045f0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045f4:	f7fc fed2 	bl	800139c <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e1c0      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004606:	4b92      	ldr	r3, [pc, #584]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f0      	bne.n	80045f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0304 	and.w	r3, r3, #4
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 8081 	beq.w	8004722 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004620:	4b8c      	ldr	r3, [pc, #560]	; (8004854 <HAL_RCC_OscConfig+0x770>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a8b      	ldr	r2, [pc, #556]	; (8004854 <HAL_RCC_OscConfig+0x770>)
 8004626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800462a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800462c:	f7fc feb6 	bl	800139c <HAL_GetTick>
 8004630:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004634:	f7fc feb2 	bl	800139c <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b64      	cmp	r3, #100	; 0x64
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e1a0      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004646:	4b83      	ldr	r3, [pc, #524]	; (8004854 <HAL_RCC_OscConfig+0x770>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0f0      	beq.n	8004634 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d106      	bne.n	8004668 <HAL_RCC_OscConfig+0x584>
 800465a:	4b7d      	ldr	r3, [pc, #500]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800465c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465e:	4a7c      	ldr	r2, [pc, #496]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004660:	f043 0301 	orr.w	r3, r3, #1
 8004664:	6713      	str	r3, [r2, #112]	; 0x70
 8004666:	e02d      	b.n	80046c4 <HAL_RCC_OscConfig+0x5e0>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10c      	bne.n	800468a <HAL_RCC_OscConfig+0x5a6>
 8004670:	4b77      	ldr	r3, [pc, #476]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004674:	4a76      	ldr	r2, [pc, #472]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004676:	f023 0301 	bic.w	r3, r3, #1
 800467a:	6713      	str	r3, [r2, #112]	; 0x70
 800467c:	4b74      	ldr	r3, [pc, #464]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800467e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004680:	4a73      	ldr	r2, [pc, #460]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004682:	f023 0304 	bic.w	r3, r3, #4
 8004686:	6713      	str	r3, [r2, #112]	; 0x70
 8004688:	e01c      	b.n	80046c4 <HAL_RCC_OscConfig+0x5e0>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	2b05      	cmp	r3, #5
 8004690:	d10c      	bne.n	80046ac <HAL_RCC_OscConfig+0x5c8>
 8004692:	4b6f      	ldr	r3, [pc, #444]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004696:	4a6e      	ldr	r2, [pc, #440]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004698:	f043 0304 	orr.w	r3, r3, #4
 800469c:	6713      	str	r3, [r2, #112]	; 0x70
 800469e:	4b6c      	ldr	r3, [pc, #432]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a2:	4a6b      	ldr	r2, [pc, #428]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046a4:	f043 0301 	orr.w	r3, r3, #1
 80046a8:	6713      	str	r3, [r2, #112]	; 0x70
 80046aa:	e00b      	b.n	80046c4 <HAL_RCC_OscConfig+0x5e0>
 80046ac:	4b68      	ldr	r3, [pc, #416]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b0:	4a67      	ldr	r2, [pc, #412]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046b2:	f023 0301 	bic.w	r3, r3, #1
 80046b6:	6713      	str	r3, [r2, #112]	; 0x70
 80046b8:	4b65      	ldr	r3, [pc, #404]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046bc:	4a64      	ldr	r2, [pc, #400]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046be:	f023 0304 	bic.w	r3, r3, #4
 80046c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d015      	beq.n	80046f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046cc:	f7fc fe66 	bl	800139c <HAL_GetTick>
 80046d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046d2:	e00a      	b.n	80046ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d4:	f7fc fe62 	bl	800139c <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e14e      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046ea:	4b59      	ldr	r3, [pc, #356]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0ee      	beq.n	80046d4 <HAL_RCC_OscConfig+0x5f0>
 80046f6:	e014      	b.n	8004722 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f8:	f7fc fe50 	bl	800139c <HAL_GetTick>
 80046fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046fe:	e00a      	b.n	8004716 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004700:	f7fc fe4c 	bl	800139c <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	f241 3288 	movw	r2, #5000	; 0x1388
 800470e:	4293      	cmp	r3, r2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e138      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004716:	4b4e      	ldr	r3, [pc, #312]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1ee      	bne.n	8004700 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 812d 	beq.w	8004986 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800472c:	4b48      	ldr	r3, [pc, #288]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004734:	2b18      	cmp	r3, #24
 8004736:	f000 80bd 	beq.w	80048b4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	2b02      	cmp	r3, #2
 8004740:	f040 809e 	bne.w	8004880 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004744:	4b42      	ldr	r3, [pc, #264]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a41      	ldr	r2, [pc, #260]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800474a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800474e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004750:	f7fc fe24 	bl	800139c <HAL_GetTick>
 8004754:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004758:	f7fc fe20 	bl	800139c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e10e      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800476a:	4b39      	ldr	r3, [pc, #228]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004776:	4b36      	ldr	r3, [pc, #216]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800477a:	4b37      	ldr	r3, [pc, #220]	; (8004858 <HAL_RCC_OscConfig+0x774>)
 800477c:	4013      	ands	r3, r2
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004786:	0112      	lsls	r2, r2, #4
 8004788:	430a      	orrs	r2, r1
 800478a:	4931      	ldr	r1, [pc, #196]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800478c:	4313      	orrs	r3, r2
 800478e:	628b      	str	r3, [r1, #40]	; 0x28
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004794:	3b01      	subs	r3, #1
 8004796:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479e:	3b01      	subs	r3, #1
 80047a0:	025b      	lsls	r3, r3, #9
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047aa:	3b01      	subs	r3, #1
 80047ac:	041b      	lsls	r3, r3, #16
 80047ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b8:	3b01      	subs	r3, #1
 80047ba:	061b      	lsls	r3, r3, #24
 80047bc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047c0:	4923      	ldr	r1, [pc, #140]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80047c6:	4b22      	ldr	r3, [pc, #136]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ca:	4a21      	ldr	r2, [pc, #132]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047cc:	f023 0301 	bic.w	r3, r3, #1
 80047d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047d2:	4b1f      	ldr	r3, [pc, #124]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047d6:	4b21      	ldr	r3, [pc, #132]	; (800485c <HAL_RCC_OscConfig+0x778>)
 80047d8:	4013      	ands	r3, r2
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80047de:	00d2      	lsls	r2, r2, #3
 80047e0:	491b      	ldr	r1, [pc, #108]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80047e6:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ea:	f023 020c 	bic.w	r2, r3, #12
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	4917      	ldr	r1, [pc, #92]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80047f8:	4b15      	ldr	r3, [pc, #84]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 80047fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fc:	f023 0202 	bic.w	r2, r3, #2
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004804:	4912      	ldr	r1, [pc, #72]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004806:	4313      	orrs	r3, r2
 8004808:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800480a:	4b11      	ldr	r3, [pc, #68]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	4a10      	ldr	r2, [pc, #64]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004814:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004816:	4b0e      	ldr	r3, [pc, #56]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481a:	4a0d      	ldr	r2, [pc, #52]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800481c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004820:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004822:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004826:	4a0a      	ldr	r2, [pc, #40]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800482c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800482e:	4b08      	ldr	r3, [pc, #32]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004832:	4a07      	ldr	r2, [pc, #28]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004834:	f043 0301 	orr.w	r3, r3, #1
 8004838:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800483a:	4b05      	ldr	r3, [pc, #20]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a04      	ldr	r2, [pc, #16]	; (8004850 <HAL_RCC_OscConfig+0x76c>)
 8004840:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004846:	f7fc fda9 	bl	800139c <HAL_GetTick>
 800484a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800484c:	e011      	b.n	8004872 <HAL_RCC_OscConfig+0x78e>
 800484e:	bf00      	nop
 8004850:	58024400 	.word	0x58024400
 8004854:	58024800 	.word	0x58024800
 8004858:	fffffc0c 	.word	0xfffffc0c
 800485c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004860:	f7fc fd9c 	bl	800139c <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b02      	cmp	r3, #2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e08a      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004872:	4b47      	ldr	r3, [pc, #284]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0f0      	beq.n	8004860 <HAL_RCC_OscConfig+0x77c>
 800487e:	e082      	b.n	8004986 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004880:	4b43      	ldr	r3, [pc, #268]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a42      	ldr	r2, [pc, #264]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004886:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800488a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fc fd86 	bl	800139c <HAL_GetTick>
 8004890:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004894:	f7fc fd82 	bl	800139c <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e070      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048a6:	4b3a      	ldr	r3, [pc, #232]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x7b0>
 80048b2:	e068      	b.n	8004986 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80048b4:	4b36      	ldr	r3, [pc, #216]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80048ba:	4b35      	ldr	r3, [pc, #212]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d031      	beq.n	800492c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f003 0203 	and.w	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d12a      	bne.n	800492c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	091b      	lsrs	r3, r3, #4
 80048da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d122      	bne.n	800492c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d11a      	bne.n	800492c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	0a5b      	lsrs	r3, r3, #9
 80048fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004902:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004904:	429a      	cmp	r2, r3
 8004906:	d111      	bne.n	800492c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	0c1b      	lsrs	r3, r3, #16
 800490c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004914:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004916:	429a      	cmp	r2, r3
 8004918:	d108      	bne.n	800492c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	0e1b      	lsrs	r3, r3, #24
 800491e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004926:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e02b      	b.n	8004988 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004930:	4b17      	ldr	r3, [pc, #92]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004934:	08db      	lsrs	r3, r3, #3
 8004936:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800493a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	429a      	cmp	r2, r3
 8004944:	d01f      	beq.n	8004986 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004946:	4b12      	ldr	r3, [pc, #72]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	4a11      	ldr	r2, [pc, #68]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 800494c:	f023 0301 	bic.w	r3, r3, #1
 8004950:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004952:	f7fc fd23 	bl	800139c <HAL_GetTick>
 8004956:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004958:	bf00      	nop
 800495a:	f7fc fd1f 	bl	800139c <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	4293      	cmp	r3, r2
 8004964:	d0f9      	beq.n	800495a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004966:	4b0a      	ldr	r3, [pc, #40]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004968:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800496a:	4b0a      	ldr	r3, [pc, #40]	; (8004994 <HAL_RCC_OscConfig+0x8b0>)
 800496c:	4013      	ands	r3, r2
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004972:	00d2      	lsls	r2, r2, #3
 8004974:	4906      	ldr	r1, [pc, #24]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004976:	4313      	orrs	r3, r2
 8004978:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800497a:	4b05      	ldr	r3, [pc, #20]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 800497c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497e:	4a04      	ldr	r2, [pc, #16]	; (8004990 <HAL_RCC_OscConfig+0x8ac>)
 8004980:	f043 0301 	orr.w	r3, r3, #1
 8004984:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3730      	adds	r7, #48	; 0x30
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	58024400 	.word	0x58024400
 8004994:	ffff0007 	.word	0xffff0007

08004998 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e19c      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049ac:	4b8a      	ldr	r3, [pc, #552]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d910      	bls.n	80049dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b87      	ldr	r3, [pc, #540]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f023 020f 	bic.w	r2, r3, #15
 80049c2:	4985      	ldr	r1, [pc, #532]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ca:	4b83      	ldr	r3, [pc, #524]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d001      	beq.n	80049dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e184      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d010      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	4b7b      	ldr	r3, [pc, #492]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d908      	bls.n	8004a0a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049f8:	4b78      	ldr	r3, [pc, #480]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	4975      	ldr	r1, [pc, #468]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d010      	beq.n	8004a38 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	4b70      	ldr	r3, [pc, #448]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d908      	bls.n	8004a38 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a26:	4b6d      	ldr	r3, [pc, #436]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	496a      	ldr	r1, [pc, #424]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0310 	and.w	r3, r3, #16
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d010      	beq.n	8004a66 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	699a      	ldr	r2, [r3, #24]
 8004a48:	4b64      	ldr	r3, [pc, #400]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a4a:	69db      	ldr	r3, [r3, #28]
 8004a4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d908      	bls.n	8004a66 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a54:	4b61      	ldr	r3, [pc, #388]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a56:	69db      	ldr	r3, [r3, #28]
 8004a58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	495e      	ldr	r1, [pc, #376]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d010      	beq.n	8004a94 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	69da      	ldr	r2, [r3, #28]
 8004a76:	4b59      	ldr	r3, [pc, #356]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d908      	bls.n	8004a94 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a82:	4b56      	ldr	r3, [pc, #344]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	4953      	ldr	r1, [pc, #332]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d010      	beq.n	8004ac2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68da      	ldr	r2, [r3, #12]
 8004aa4:	4b4d      	ldr	r3, [pc, #308]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d908      	bls.n	8004ac2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab0:	4b4a      	ldr	r3, [pc, #296]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	f023 020f 	bic.w	r2, r3, #15
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	4947      	ldr	r1, [pc, #284]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d055      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004ace:	4b43      	ldr	r3, [pc, #268]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	4940      	ldr	r1, [pc, #256]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d107      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ae8:	4b3c      	ldr	r3, [pc, #240]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d121      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e0f6      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d107      	bne.n	8004b10 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b00:	4b36      	ldr	r3, [pc, #216]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d115      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0ea      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d107      	bne.n	8004b28 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b18:	4b30      	ldr	r3, [pc, #192]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d109      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e0de      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b28:	4b2c      	ldr	r3, [pc, #176]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e0d6      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b38:	4b28      	ldr	r3, [pc, #160]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f023 0207 	bic.w	r2, r3, #7
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4925      	ldr	r1, [pc, #148]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4a:	f7fc fc27 	bl	800139c <HAL_GetTick>
 8004b4e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b50:	e00a      	b.n	8004b68 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b52:	f7fc fc23 	bl	800139c <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e0be      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b68:	4b1c      	ldr	r3, [pc, #112]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d1eb      	bne.n	8004b52 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d010      	beq.n	8004ba8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	4b14      	ldr	r3, [pc, #80]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d208      	bcs.n	8004ba8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b96:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	f023 020f 	bic.w	r2, r3, #15
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	490e      	ldr	r1, [pc, #56]	; (8004bdc <HAL_RCC_ClockConfig+0x244>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba8:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 030f 	and.w	r3, r3, #15
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d214      	bcs.n	8004be0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb6:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f023 020f 	bic.w	r2, r3, #15
 8004bbe:	4906      	ldr	r1, [pc, #24]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc6:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <HAL_RCC_ClockConfig+0x240>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d005      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e086      	b.n	8004ce6 <HAL_RCC_ClockConfig+0x34e>
 8004bd8:	52002000 	.word	0x52002000
 8004bdc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d010      	beq.n	8004c0e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691a      	ldr	r2, [r3, #16]
 8004bf0:	4b3f      	ldr	r3, [pc, #252]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d208      	bcs.n	8004c0e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004bfc:	4b3c      	ldr	r3, [pc, #240]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	4939      	ldr	r1, [pc, #228]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d010      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	695a      	ldr	r2, [r3, #20]
 8004c1e:	4b34      	ldr	r3, [pc, #208]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d208      	bcs.n	8004c3c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004c2a:	4b31      	ldr	r3, [pc, #196]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	492e      	ldr	r1, [pc, #184]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0310 	and.w	r3, r3, #16
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d010      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	699a      	ldr	r2, [r3, #24]
 8004c4c:	4b28      	ldr	r3, [pc, #160]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d208      	bcs.n	8004c6a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c58:	4b25      	ldr	r3, [pc, #148]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	4922      	ldr	r1, [pc, #136]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d010      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	69da      	ldr	r2, [r3, #28]
 8004c7a:	4b1d      	ldr	r3, [pc, #116]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d208      	bcs.n	8004c98 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c86:	4b1a      	ldr	r3, [pc, #104]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	4917      	ldr	r1, [pc, #92]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c98:	f000 f834 	bl	8004d04 <HAL_RCC_GetSysClockFreq>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	4b14      	ldr	r3, [pc, #80]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	0a1b      	lsrs	r3, r3, #8
 8004ca4:	f003 030f 	and.w	r3, r3, #15
 8004ca8:	4912      	ldr	r1, [pc, #72]	; (8004cf4 <HAL_RCC_ClockConfig+0x35c>)
 8004caa:	5ccb      	ldrb	r3, [r1, r3]
 8004cac:	f003 031f 	and.w	r3, r3, #31
 8004cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cb6:	4b0e      	ldr	r3, [pc, #56]	; (8004cf0 <HAL_RCC_ClockConfig+0x358>)
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	4a0d      	ldr	r2, [pc, #52]	; (8004cf4 <HAL_RCC_ClockConfig+0x35c>)
 8004cc0:	5cd3      	ldrb	r3, [r2, r3]
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ccc:	4a0a      	ldr	r2, [pc, #40]	; (8004cf8 <HAL_RCC_ClockConfig+0x360>)
 8004cce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004cd0:	4a0a      	ldr	r2, [pc, #40]	; (8004cfc <HAL_RCC_ClockConfig+0x364>)
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004cd6:	4b0a      	ldr	r3, [pc, #40]	; (8004d00 <HAL_RCC_ClockConfig+0x368>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fc fb14 	bl	8001308 <HAL_InitTick>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	58024400 	.word	0x58024400
 8004cf4:	0800e814 	.word	0x0800e814
 8004cf8:	24000040 	.word	0x24000040
 8004cfc:	2400003c 	.word	0x2400003c
 8004d00:	24000044 	.word	0x24000044

08004d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b089      	sub	sp, #36	; 0x24
 8004d08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d0a:	4bb3      	ldr	r3, [pc, #716]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d12:	2b18      	cmp	r3, #24
 8004d14:	f200 8155 	bhi.w	8004fc2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004d18:	a201      	add	r2, pc, #4	; (adr r2, 8004d20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1e:	bf00      	nop
 8004d20:	08004d85 	.word	0x08004d85
 8004d24:	08004fc3 	.word	0x08004fc3
 8004d28:	08004fc3 	.word	0x08004fc3
 8004d2c:	08004fc3 	.word	0x08004fc3
 8004d30:	08004fc3 	.word	0x08004fc3
 8004d34:	08004fc3 	.word	0x08004fc3
 8004d38:	08004fc3 	.word	0x08004fc3
 8004d3c:	08004fc3 	.word	0x08004fc3
 8004d40:	08004dab 	.word	0x08004dab
 8004d44:	08004fc3 	.word	0x08004fc3
 8004d48:	08004fc3 	.word	0x08004fc3
 8004d4c:	08004fc3 	.word	0x08004fc3
 8004d50:	08004fc3 	.word	0x08004fc3
 8004d54:	08004fc3 	.word	0x08004fc3
 8004d58:	08004fc3 	.word	0x08004fc3
 8004d5c:	08004fc3 	.word	0x08004fc3
 8004d60:	08004db1 	.word	0x08004db1
 8004d64:	08004fc3 	.word	0x08004fc3
 8004d68:	08004fc3 	.word	0x08004fc3
 8004d6c:	08004fc3 	.word	0x08004fc3
 8004d70:	08004fc3 	.word	0x08004fc3
 8004d74:	08004fc3 	.word	0x08004fc3
 8004d78:	08004fc3 	.word	0x08004fc3
 8004d7c:	08004fc3 	.word	0x08004fc3
 8004d80:	08004db7 	.word	0x08004db7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d84:	4b94      	ldr	r3, [pc, #592]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0320 	and.w	r3, r3, #32
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d009      	beq.n	8004da4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d90:	4b91      	ldr	r3, [pc, #580]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	08db      	lsrs	r3, r3, #3
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	4a90      	ldr	r2, [pc, #576]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004da0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004da2:	e111      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004da4:	4b8d      	ldr	r3, [pc, #564]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004da6:	61bb      	str	r3, [r7, #24]
      break;
 8004da8:	e10e      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004daa:	4b8d      	ldr	r3, [pc, #564]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004dac:	61bb      	str	r3, [r7, #24]
      break;
 8004dae:	e10b      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004db0:	4b8c      	ldr	r3, [pc, #560]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004db2:	61bb      	str	r3, [r7, #24]
      break;
 8004db4:	e108      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004db6:	4b88      	ldr	r3, [pc, #544]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004dc0:	4b85      	ldr	r3, [pc, #532]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc4:	091b      	lsrs	r3, r3, #4
 8004dc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004dcc:	4b82      	ldr	r3, [pc, #520]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004dd6:	4b80      	ldr	r3, [pc, #512]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dda:	08db      	lsrs	r3, r3, #3
 8004ddc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	ee07 3a90 	vmov	s15, r3
 8004dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 80e1 	beq.w	8004fbc <HAL_RCC_GetSysClockFreq+0x2b8>
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	f000 8083 	beq.w	8004f08 <HAL_RCC_GetSysClockFreq+0x204>
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	f200 80a1 	bhi.w	8004f4c <HAL_RCC_GetSysClockFreq+0x248>
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_RCC_GetSysClockFreq+0x114>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d056      	beq.n	8004ec4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004e16:	e099      	b.n	8004f4c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e18:	4b6f      	ldr	r3, [pc, #444]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d02d      	beq.n	8004e80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e24:	4b6c      	ldr	r3, [pc, #432]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	08db      	lsrs	r3, r3, #3
 8004e2a:	f003 0303 	and.w	r3, r3, #3
 8004e2e:	4a6b      	ldr	r2, [pc, #428]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e30:	fa22 f303 	lsr.w	r3, r2, r3
 8004e34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	ee07 3a90 	vmov	s15, r3
 8004e3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	ee07 3a90 	vmov	s15, r3
 8004e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e4e:	4b62      	ldr	r3, [pc, #392]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e56:	ee07 3a90 	vmov	s15, r3
 8004e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e62:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004fe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004e7e:	e087      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	ee07 3a90 	vmov	s15, r3
 8004e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e8a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004fec <HAL_RCC_GetSysClockFreq+0x2e8>
 8004e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e92:	4b51      	ldr	r3, [pc, #324]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e9a:	ee07 3a90 	vmov	s15, r3
 8004e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ea2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ea6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004fe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ebe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ec2:	e065      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ece:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004ff0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ed6:	4b40      	ldr	r3, [pc, #256]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ede:	ee07 3a90 	vmov	s15, r3
 8004ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ee6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004fe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f06:	e043      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	ee07 3a90 	vmov	s15, r3
 8004f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f12:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004ff4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f1a:	4b2f      	ldr	r3, [pc, #188]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f22:	ee07 3a90 	vmov	s15, r3
 8004f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f2e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004fe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f4a:	e021      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	ee07 3a90 	vmov	s15, r3
 8004f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f56:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004ff0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f66:	ee07 3a90 	vmov	s15, r3
 8004f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f72:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004fe8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004f90:	4b11      	ldr	r3, [pc, #68]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f94:	0a5b      	lsrs	r3, r3, #9
 8004f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	ee07 3a90 	vmov	s15, r3
 8004fa4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004fa8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fb4:	ee17 3a90 	vmov	r3, s15
 8004fb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004fba:	e005      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	61bb      	str	r3, [r7, #24]
      break;
 8004fc0:	e002      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004fc2:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004fc4:	61bb      	str	r3, [r7, #24]
      break;
 8004fc6:	bf00      	nop
  }

  return sysclockfreq;
 8004fc8:	69bb      	ldr	r3, [r7, #24]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3724      	adds	r7, #36	; 0x24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	58024400 	.word	0x58024400
 8004fdc:	03d09000 	.word	0x03d09000
 8004fe0:	003d0900 	.word	0x003d0900
 8004fe4:	017d7840 	.word	0x017d7840
 8004fe8:	46000000 	.word	0x46000000
 8004fec:	4c742400 	.word	0x4c742400
 8004ff0:	4a742400 	.word	0x4a742400
 8004ff4:	4bbebc20 	.word	0x4bbebc20

08004ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004ffe:	f7ff fe81 	bl	8004d04 <HAL_RCC_GetSysClockFreq>
 8005002:	4602      	mov	r2, r0
 8005004:	4b10      	ldr	r3, [pc, #64]	; (8005048 <HAL_RCC_GetHCLKFreq+0x50>)
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	0a1b      	lsrs	r3, r3, #8
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	490f      	ldr	r1, [pc, #60]	; (800504c <HAL_RCC_GetHCLKFreq+0x54>)
 8005010:	5ccb      	ldrb	r3, [r1, r3]
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	fa22 f303 	lsr.w	r3, r2, r3
 800501a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800501c:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <HAL_RCC_GetHCLKFreq+0x50>)
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	f003 030f 	and.w	r3, r3, #15
 8005024:	4a09      	ldr	r2, [pc, #36]	; (800504c <HAL_RCC_GetHCLKFreq+0x54>)
 8005026:	5cd3      	ldrb	r3, [r2, r3]
 8005028:	f003 031f 	and.w	r3, r3, #31
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	fa22 f303 	lsr.w	r3, r2, r3
 8005032:	4a07      	ldr	r2, [pc, #28]	; (8005050 <HAL_RCC_GetHCLKFreq+0x58>)
 8005034:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005036:	4a07      	ldr	r2, [pc, #28]	; (8005054 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800503c:	4b04      	ldr	r3, [pc, #16]	; (8005050 <HAL_RCC_GetHCLKFreq+0x58>)
 800503e:	681b      	ldr	r3, [r3, #0]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	58024400 	.word	0x58024400
 800504c:	0800e814 	.word	0x0800e814
 8005050:	24000040 	.word	0x24000040
 8005054:	2400003c 	.word	0x2400003c

08005058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800505c:	f7ff ffcc 	bl	8004ff8 <HAL_RCC_GetHCLKFreq>
 8005060:	4602      	mov	r2, r0
 8005062:	4b06      	ldr	r3, [pc, #24]	; (800507c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	091b      	lsrs	r3, r3, #4
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	4904      	ldr	r1, [pc, #16]	; (8005080 <HAL_RCC_GetPCLK1Freq+0x28>)
 800506e:	5ccb      	ldrb	r3, [r1, r3]
 8005070:	f003 031f 	and.w	r3, r3, #31
 8005074:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005078:	4618      	mov	r0, r3
 800507a:	bd80      	pop	{r7, pc}
 800507c:	58024400 	.word	0x58024400
 8005080:	0800e814 	.word	0x0800e814

08005084 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005088:	b0ca      	sub	sp, #296	; 0x128
 800508a:	af00      	add	r7, sp, #0
 800508c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005090:	2300      	movs	r3, #0
 8005092:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005096:	2300      	movs	r3, #0
 8005098:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a4:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 80050a8:	2500      	movs	r5, #0
 80050aa:	ea54 0305 	orrs.w	r3, r4, r5
 80050ae:	d049      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80050b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80050ba:	d02f      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80050bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80050c0:	d828      	bhi.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80050c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050c6:	d01a      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80050c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050cc:	d822      	bhi.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80050d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050d6:	d007      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80050d8:	e01c      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050da:	4bb8      	ldr	r3, [pc, #736]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050de:	4ab7      	ldr	r2, [pc, #732]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80050e6:	e01a      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050ec:	3308      	adds	r3, #8
 80050ee:	2102      	movs	r1, #2
 80050f0:	4618      	mov	r0, r3
 80050f2:	f002 fb61 	bl	80077b8 <RCCEx_PLL2_Config>
 80050f6:	4603      	mov	r3, r0
 80050f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80050fc:	e00f      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005102:	3328      	adds	r3, #40	; 0x28
 8005104:	2102      	movs	r1, #2
 8005106:	4618      	mov	r0, r3
 8005108:	f002 fc08 	bl	800791c <RCCEx_PLL3_Config>
 800510c:	4603      	mov	r3, r0
 800510e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005112:	e004      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800511a:	e000      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800511c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800511e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10a      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005126:	4ba5      	ldr	r3, [pc, #660]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005132:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005134:	4aa1      	ldr	r2, [pc, #644]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005136:	430b      	orrs	r3, r1
 8005138:	6513      	str	r3, [r2, #80]	; 0x50
 800513a:	e003      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005140:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8005150:	f04f 0900 	mov.w	r9, #0
 8005154:	ea58 0309 	orrs.w	r3, r8, r9
 8005158:	d047      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800515a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800515e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005160:	2b04      	cmp	r3, #4
 8005162:	d82a      	bhi.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005164:	a201      	add	r2, pc, #4	; (adr r2, 800516c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	08005181 	.word	0x08005181
 8005170:	0800518f 	.word	0x0800518f
 8005174:	080051a5 	.word	0x080051a5
 8005178:	080051c3 	.word	0x080051c3
 800517c:	080051c3 	.word	0x080051c3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005180:	4b8e      	ldr	r3, [pc, #568]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005184:	4a8d      	ldr	r2, [pc, #564]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800518a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800518c:	e01a      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005192:	3308      	adds	r3, #8
 8005194:	2100      	movs	r1, #0
 8005196:	4618      	mov	r0, r3
 8005198:	f002 fb0e 	bl	80077b8 <RCCEx_PLL2_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051a2:	e00f      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051a8:	3328      	adds	r3, #40	; 0x28
 80051aa:	2100      	movs	r1, #0
 80051ac:	4618      	mov	r0, r3
 80051ae:	f002 fbb5 	bl	800791c <RCCEx_PLL3_Config>
 80051b2:	4603      	mov	r3, r0
 80051b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051b8:	e004      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80051c0:	e000      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80051c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10a      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051cc:	4b7b      	ldr	r3, [pc, #492]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051d0:	f023 0107 	bic.w	r1, r3, #7
 80051d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051da:	4a78      	ldr	r2, [pc, #480]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051dc:	430b      	orrs	r3, r1
 80051de:	6513      	str	r3, [r2, #80]	; 0x50
 80051e0:	e003      	b.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80051e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80051ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f2:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80051f6:	f04f 0b00 	mov.w	fp, #0
 80051fa:	ea5a 030b 	orrs.w	r3, sl, fp
 80051fe:	d04c      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005200:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800520a:	d030      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800520c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005210:	d829      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005212:	2bc0      	cmp	r3, #192	; 0xc0
 8005214:	d02d      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005216:	2bc0      	cmp	r3, #192	; 0xc0
 8005218:	d825      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800521a:	2b80      	cmp	r3, #128	; 0x80
 800521c:	d018      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800521e:	2b80      	cmp	r3, #128	; 0x80
 8005220:	d821      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005226:	2b40      	cmp	r3, #64	; 0x40
 8005228:	d007      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800522a:	e01c      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800522c:	4b63      	ldr	r3, [pc, #396]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800522e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005230:	4a62      	ldr	r2, [pc, #392]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005232:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005236:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005238:	e01c      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800523e:	3308      	adds	r3, #8
 8005240:	2100      	movs	r1, #0
 8005242:	4618      	mov	r0, r3
 8005244:	f002 fab8 	bl	80077b8 <RCCEx_PLL2_Config>
 8005248:	4603      	mov	r3, r0
 800524a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800524e:	e011      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005254:	3328      	adds	r3, #40	; 0x28
 8005256:	2100      	movs	r1, #0
 8005258:	4618      	mov	r0, r3
 800525a:	f002 fb5f 	bl	800791c <RCCEx_PLL3_Config>
 800525e:	4603      	mov	r3, r0
 8005260:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005264:	e006      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800526c:	e002      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800526e:	bf00      	nop
 8005270:	e000      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005274:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800527c:	4b4f      	ldr	r3, [pc, #316]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800527e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005280:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8005284:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800528a:	4a4c      	ldr	r2, [pc, #304]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800528c:	430b      	orrs	r3, r1
 800528e:	6513      	str	r3, [r2, #80]	; 0x50
 8005290:	e003      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005292:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005296:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800529a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800529e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a2:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80052a6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80052aa:	2300      	movs	r3, #0
 80052ac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80052b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80052b4:	460b      	mov	r3, r1
 80052b6:	4313      	orrs	r3, r2
 80052b8:	d053      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80052ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80052c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052c6:	d035      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80052c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052cc:	d82e      	bhi.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80052ce:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80052d2:	d031      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80052d4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80052d8:	d828      	bhi.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80052da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052de:	d01a      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80052e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052e4:	d822      	bhi.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80052ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052ee:	d007      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80052f0:	e01c      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052f2:	4b32      	ldr	r3, [pc, #200]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f6:	4a31      	ldr	r2, [pc, #196]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052fe:	e01c      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005304:	3308      	adds	r3, #8
 8005306:	2100      	movs	r1, #0
 8005308:	4618      	mov	r0, r3
 800530a:	f002 fa55 	bl	80077b8 <RCCEx_PLL2_Config>
 800530e:	4603      	mov	r3, r0
 8005310:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005314:	e011      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005316:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800531a:	3328      	adds	r3, #40	; 0x28
 800531c:	2100      	movs	r1, #0
 800531e:	4618      	mov	r0, r3
 8005320:	f002 fafc 	bl	800791c <RCCEx_PLL3_Config>
 8005324:	4603      	mov	r3, r0
 8005326:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800532a:	e006      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005332:	e002      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005334:	bf00      	nop
 8005336:	e000      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005338:	bf00      	nop
    }

    if (ret == HAL_OK)
 800533a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005342:	4b1e      	ldr	r3, [pc, #120]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005346:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800534a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800534e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005352:	4a1a      	ldr	r2, [pc, #104]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005354:	430b      	orrs	r3, r1
 8005356:	6593      	str	r3, [r2, #88]	; 0x58
 8005358:	e003      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800535a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800535e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005362:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536a:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800536e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005372:	2300      	movs	r3, #0
 8005374:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005378:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800537c:	460b      	mov	r3, r1
 800537e:	4313      	orrs	r3, r2
 8005380:	d056      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005382:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005386:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800538a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800538e:	d038      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005390:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005394:	d831      	bhi.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005396:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800539a:	d034      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800539c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80053a0:	d82b      	bhi.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80053a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053a6:	d01d      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80053a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053ac:	d825      	bhi.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d006      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80053b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053b6:	d00a      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80053b8:	e01f      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80053ba:	bf00      	nop
 80053bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053c0:	4ba2      	ldr	r3, [pc, #648]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c4:	4aa1      	ldr	r2, [pc, #644]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053cc:	e01c      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053d2:	3308      	adds	r3, #8
 80053d4:	2100      	movs	r1, #0
 80053d6:	4618      	mov	r0, r3
 80053d8:	f002 f9ee 	bl	80077b8 <RCCEx_PLL2_Config>
 80053dc:	4603      	mov	r3, r0
 80053de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80053e2:	e011      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053e8:	3328      	adds	r3, #40	; 0x28
 80053ea:	2100      	movs	r1, #0
 80053ec:	4618      	mov	r0, r3
 80053ee:	f002 fa95 	bl	800791c <RCCEx_PLL3_Config>
 80053f2:	4603      	mov	r3, r0
 80053f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053f8:	e006      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005400:	e002      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005402:	bf00      	nop
 8005404:	e000      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005408:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10b      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005410:	4b8e      	ldr	r3, [pc, #568]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005414:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8005418:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800541c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005420:	4a8a      	ldr	r2, [pc, #552]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005422:	430b      	orrs	r3, r1
 8005424:	6593      	str	r3, [r2, #88]	; 0x58
 8005426:	e003      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005428:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800542c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005430:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800543c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005440:	2300      	movs	r3, #0
 8005442:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005446:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800544a:	460b      	mov	r3, r1
 800544c:	4313      	orrs	r3, r2
 800544e:	d03a      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005456:	2b30      	cmp	r3, #48	; 0x30
 8005458:	d01f      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800545a:	2b30      	cmp	r3, #48	; 0x30
 800545c:	d819      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800545e:	2b20      	cmp	r3, #32
 8005460:	d00c      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005462:	2b20      	cmp	r3, #32
 8005464:	d815      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d019      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800546a:	2b10      	cmp	r3, #16
 800546c:	d111      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800546e:	4b77      	ldr	r3, [pc, #476]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005472:	4a76      	ldr	r2, [pc, #472]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005478:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800547a:	e011      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005480:	3308      	adds	r3, #8
 8005482:	2102      	movs	r1, #2
 8005484:	4618      	mov	r0, r3
 8005486:	f002 f997 	bl	80077b8 <RCCEx_PLL2_Config>
 800548a:	4603      	mov	r3, r0
 800548c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005490:	e006      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005498:	e002      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800549a:	bf00      	nop
 800549c:	e000      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800549e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054a0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d10a      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80054a8:	4b68      	ldr	r3, [pc, #416]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ac:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80054b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b6:	4a65      	ldr	r2, [pc, #404]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054b8:	430b      	orrs	r3, r1
 80054ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80054bc:	e003      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80054c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80054c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ce:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 80054d2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80054d6:	2300      	movs	r3, #0
 80054d8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80054dc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4313      	orrs	r3, r2
 80054e4:	d051      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80054ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054f0:	d035      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80054f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054f6:	d82e      	bhi.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054fc:	d031      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80054fe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005502:	d828      	bhi.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005508:	d01a      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800550a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800550e:	d822      	bhi.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005510:	2b00      	cmp	r3, #0
 8005512:	d003      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005518:	d007      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800551a:	e01c      	b.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800551c:	4b4b      	ldr	r3, [pc, #300]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800551e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005520:	4a4a      	ldr	r2, [pc, #296]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005522:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005526:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005528:	e01c      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800552a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800552e:	3308      	adds	r3, #8
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f002 f940 	bl	80077b8 <RCCEx_PLL2_Config>
 8005538:	4603      	mov	r3, r0
 800553a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800553e:	e011      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005540:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005544:	3328      	adds	r3, #40	; 0x28
 8005546:	2100      	movs	r1, #0
 8005548:	4618      	mov	r0, r3
 800554a:	f002 f9e7 	bl	800791c <RCCEx_PLL3_Config>
 800554e:	4603      	mov	r3, r0
 8005550:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005554:	e006      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800555c:	e002      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800555e:	bf00      	nop
 8005560:	e000      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005564:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10a      	bne.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800556c:	4b37      	ldr	r3, [pc, #220]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800556e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005570:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8005574:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557a:	4a34      	ldr	r2, [pc, #208]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800557c:	430b      	orrs	r3, r1
 800557e:	6513      	str	r3, [r2, #80]	; 0x50
 8005580:	e003      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005582:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005586:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8005596:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800559a:	2300      	movs	r3, #0
 800559c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80055a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80055a4:	460b      	mov	r3, r1
 80055a6:	4313      	orrs	r3, r2
 80055a8:	d056      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80055aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055b4:	d033      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80055b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055ba:	d82c      	bhi.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80055bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80055c0:	d02f      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80055c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80055c6:	d826      	bhi.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80055c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80055cc:	d02b      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80055ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80055d2:	d820      	bhi.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80055d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055d8:	d012      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80055da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055de:	d81a      	bhi.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d022      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80055e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e8:	d115      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055ee:	3308      	adds	r3, #8
 80055f0:	2101      	movs	r1, #1
 80055f2:	4618      	mov	r0, r3
 80055f4:	f002 f8e0 	bl	80077b8 <RCCEx_PLL2_Config>
 80055f8:	4603      	mov	r3, r0
 80055fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80055fe:	e015      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005604:	3328      	adds	r3, #40	; 0x28
 8005606:	2101      	movs	r1, #1
 8005608:	4618      	mov	r0, r3
 800560a:	f002 f987 	bl	800791c <RCCEx_PLL3_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005614:	e00a      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800561c:	e006      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800561e:	bf00      	nop
 8005620:	e004      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005622:	bf00      	nop
 8005624:	e002      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005626:	bf00      	nop
 8005628:	e000      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800562a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800562c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10d      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005634:	4b05      	ldr	r3, [pc, #20]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005638:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800563c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005640:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005642:	4a02      	ldr	r2, [pc, #8]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005644:	430b      	orrs	r3, r1
 8005646:	6513      	str	r3, [r2, #80]	; 0x50
 8005648:	e006      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800564a:	bf00      	nop
 800564c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005650:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005654:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005658:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800565c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005660:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8005664:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005668:	2300      	movs	r3, #0
 800566a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800566e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8005672:	460b      	mov	r3, r1
 8005674:	4313      	orrs	r3, r2
 8005676:	d055      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005678:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800567c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005680:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005684:	d033      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005686:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800568a:	d82c      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800568c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005690:	d02f      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005696:	d826      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005698:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800569c:	d02b      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800569e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80056a2:	d820      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80056a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056a8:	d012      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80056aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056ae:	d81a      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d022      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 80056b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056b8:	d115      	bne.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056be:	3308      	adds	r3, #8
 80056c0:	2101      	movs	r1, #1
 80056c2:	4618      	mov	r0, r3
 80056c4:	f002 f878 	bl	80077b8 <RCCEx_PLL2_Config>
 80056c8:	4603      	mov	r3, r0
 80056ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80056ce:	e015      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056d4:	3328      	adds	r3, #40	; 0x28
 80056d6:	2101      	movs	r1, #1
 80056d8:	4618      	mov	r0, r3
 80056da:	f002 f91f 	bl	800791c <RCCEx_PLL3_Config>
 80056de:	4603      	mov	r3, r0
 80056e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80056e4:	e00a      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80056ec:	e006      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056ee:	bf00      	nop
 80056f0:	e004      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056f2:	bf00      	nop
 80056f4:	e002      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056f6:	bf00      	nop
 80056f8:	e000      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80056fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10b      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005704:	4ba3      	ldr	r3, [pc, #652]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005708:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800570c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005710:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005714:	4a9f      	ldr	r2, [pc, #636]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005716:	430b      	orrs	r3, r1
 8005718:	6593      	str	r3, [r2, #88]	; 0x58
 800571a:	e003      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005720:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005724:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8005730:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005734:	2300      	movs	r3, #0
 8005736:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800573a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800573e:	460b      	mov	r3, r1
 8005740:	4313      	orrs	r3, r2
 8005742:	d037      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005744:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800574a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800574e:	d00e      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005754:	d816      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005756:	2b00      	cmp	r3, #0
 8005758:	d018      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800575a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800575e:	d111      	bne.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005760:	4b8c      	ldr	r3, [pc, #560]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005764:	4a8b      	ldr	r2, [pc, #556]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800576a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800576c:	e00f      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005772:	3308      	adds	r3, #8
 8005774:	2101      	movs	r1, #1
 8005776:	4618      	mov	r0, r3
 8005778:	f002 f81e 	bl	80077b8 <RCCEx_PLL2_Config>
 800577c:	4603      	mov	r3, r0
 800577e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005782:	e004      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800578a:	e000      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800578c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800578e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10a      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005796:	4b7f      	ldr	r3, [pc, #508]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800579e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a4:	4a7b      	ldr	r2, [pc, #492]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057a6:	430b      	orrs	r3, r1
 80057a8:	6513      	str	r3, [r2, #80]	; 0x50
 80057aa:	e003      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80057b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80057b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 80057c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80057c4:	2300      	movs	r3, #0
 80057c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80057ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 80057ce:	460b      	mov	r3, r1
 80057d0:	4313      	orrs	r3, r2
 80057d2:	d039      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057da:	2b03      	cmp	r3, #3
 80057dc:	d81c      	bhi.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80057de:	a201      	add	r2, pc, #4	; (adr r2, 80057e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80057e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e4:	08005821 	.word	0x08005821
 80057e8:	080057f5 	.word	0x080057f5
 80057ec:	08005803 	.word	0x08005803
 80057f0:	08005821 	.word	0x08005821
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057f4:	4b67      	ldr	r3, [pc, #412]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f8:	4a66      	ldr	r2, [pc, #408]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005800:	e00f      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005802:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005806:	3308      	adds	r3, #8
 8005808:	2102      	movs	r1, #2
 800580a:	4618      	mov	r0, r3
 800580c:	f001 ffd4 	bl	80077b8 <RCCEx_PLL2_Config>
 8005810:	4603      	mov	r3, r0
 8005812:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005816:	e004      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800581e:	e000      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005822:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10a      	bne.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800582a:	4b5a      	ldr	r3, [pc, #360]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800582c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800582e:	f023 0103 	bic.w	r1, r3, #3
 8005832:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005838:	4a56      	ldr	r2, [pc, #344]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800583a:	430b      	orrs	r3, r1
 800583c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800583e:	e003      	b.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005840:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005844:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005848:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800584c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005850:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8005854:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005858:	2300      	movs	r3, #0
 800585a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800585e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8005862:	460b      	mov	r3, r1
 8005864:	4313      	orrs	r3, r2
 8005866:	f000 809f 	beq.w	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800586a:	4b4b      	ldr	r3, [pc, #300]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a4a      	ldr	r2, [pc, #296]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005874:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005876:	f7fb fd91 	bl	800139c <HAL_GetTick>
 800587a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800587e:	e00b      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005880:	f7fb fd8c 	bl	800139c <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	2b64      	cmp	r3, #100	; 0x64
 800588e:	d903      	bls.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005896:	e005      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005898:	4b3f      	ldr	r3, [pc, #252]	; (8005998 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0ed      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80058a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d179      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80058ac:	4b39      	ldr	r3, [pc, #228]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80058b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80058b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80058b8:	4053      	eors	r3, r2
 80058ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d015      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058c2:	4b34      	ldr	r3, [pc, #208]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ca:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058ce:	4b31      	ldr	r3, [pc, #196]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d2:	4a30      	ldr	r2, [pc, #192]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058da:	4b2e      	ldr	r3, [pc, #184]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058de:	4a2d      	ldr	r2, [pc, #180]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80058e6:	4a2b      	ldr	r2, [pc, #172]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80058ec:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80058f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80058f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058fa:	d118      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fc:	f7fb fd4e 	bl	800139c <HAL_GetTick>
 8005900:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005904:	e00d      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005906:	f7fb fd49 	bl	800139c <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005910:	1ad2      	subs	r2, r2, r3
 8005912:	f241 3388 	movw	r3, #5000	; 0x1388
 8005916:	429a      	cmp	r2, r3
 8005918:	d903      	bls.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8005920:	e005      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005922:	4b1c      	ldr	r3, [pc, #112]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0eb      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800592e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005932:	2b00      	cmp	r3, #0
 8005934:	d129      	bne.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800593a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800593e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005946:	d10e      	bne.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005948:	4b12      	ldr	r3, [pc, #72]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8005950:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005954:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005958:	091a      	lsrs	r2, r3, #4
 800595a:	4b10      	ldr	r3, [pc, #64]	; (800599c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800595c:	4013      	ands	r3, r2
 800595e:	4a0d      	ldr	r2, [pc, #52]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005960:	430b      	orrs	r3, r1
 8005962:	6113      	str	r3, [r2, #16]
 8005964:	e005      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005966:	4b0b      	ldr	r3, [pc, #44]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	4a0a      	ldr	r2, [pc, #40]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800596c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005970:	6113      	str	r3, [r2, #16]
 8005972:	4b08      	ldr	r3, [pc, #32]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005974:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8005976:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800597a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800597e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005982:	4a04      	ldr	r2, [pc, #16]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005984:	430b      	orrs	r3, r1
 8005986:	6713      	str	r3, [r2, #112]	; 0x70
 8005988:	e00e      	b.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800598a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800598e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8005992:	e009      	b.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005994:	58024400 	.word	0x58024400
 8005998:	58024800 	.word	0x58024800
 800599c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80059a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80059a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b0:	f002 0301 	and.w	r3, r2, #1
 80059b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059b8:	2300      	movs	r3, #0
 80059ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059be:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4313      	orrs	r3, r2
 80059c6:	f000 8089 	beq.w	8005adc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80059ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059d0:	2b28      	cmp	r3, #40	; 0x28
 80059d2:	d86b      	bhi.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80059d4:	a201      	add	r2, pc, #4	; (adr r2, 80059dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80059d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059da:	bf00      	nop
 80059dc:	08005ab5 	.word	0x08005ab5
 80059e0:	08005aad 	.word	0x08005aad
 80059e4:	08005aad 	.word	0x08005aad
 80059e8:	08005aad 	.word	0x08005aad
 80059ec:	08005aad 	.word	0x08005aad
 80059f0:	08005aad 	.word	0x08005aad
 80059f4:	08005aad 	.word	0x08005aad
 80059f8:	08005aad 	.word	0x08005aad
 80059fc:	08005a81 	.word	0x08005a81
 8005a00:	08005aad 	.word	0x08005aad
 8005a04:	08005aad 	.word	0x08005aad
 8005a08:	08005aad 	.word	0x08005aad
 8005a0c:	08005aad 	.word	0x08005aad
 8005a10:	08005aad 	.word	0x08005aad
 8005a14:	08005aad 	.word	0x08005aad
 8005a18:	08005aad 	.word	0x08005aad
 8005a1c:	08005a97 	.word	0x08005a97
 8005a20:	08005aad 	.word	0x08005aad
 8005a24:	08005aad 	.word	0x08005aad
 8005a28:	08005aad 	.word	0x08005aad
 8005a2c:	08005aad 	.word	0x08005aad
 8005a30:	08005aad 	.word	0x08005aad
 8005a34:	08005aad 	.word	0x08005aad
 8005a38:	08005aad 	.word	0x08005aad
 8005a3c:	08005ab5 	.word	0x08005ab5
 8005a40:	08005aad 	.word	0x08005aad
 8005a44:	08005aad 	.word	0x08005aad
 8005a48:	08005aad 	.word	0x08005aad
 8005a4c:	08005aad 	.word	0x08005aad
 8005a50:	08005aad 	.word	0x08005aad
 8005a54:	08005aad 	.word	0x08005aad
 8005a58:	08005aad 	.word	0x08005aad
 8005a5c:	08005ab5 	.word	0x08005ab5
 8005a60:	08005aad 	.word	0x08005aad
 8005a64:	08005aad 	.word	0x08005aad
 8005a68:	08005aad 	.word	0x08005aad
 8005a6c:	08005aad 	.word	0x08005aad
 8005a70:	08005aad 	.word	0x08005aad
 8005a74:	08005aad 	.word	0x08005aad
 8005a78:	08005aad 	.word	0x08005aad
 8005a7c:	08005ab5 	.word	0x08005ab5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a84:	3308      	adds	r3, #8
 8005a86:	2101      	movs	r1, #1
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f001 fe95 	bl	80077b8 <RCCEx_PLL2_Config>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a94:	e00f      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a9a:	3328      	adds	r3, #40	; 0x28
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f001 ff3c 	bl	800791c <RCCEx_PLL3_Config>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005aaa:	e004      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005ab2:	e000      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005abe:	4bbf      	ldr	r3, [pc, #764]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac2:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8005ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005aca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005acc:	4abb      	ldr	r2, [pc, #748]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ace:	430b      	orrs	r3, r1
 8005ad0:	6553      	str	r3, [r2, #84]	; 0x54
 8005ad2:	e003      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005ad8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae4:	f002 0302 	and.w	r3, r2, #2
 8005ae8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005aec:	2300      	movs	r3, #0
 8005aee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005af2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8005af6:	460b      	mov	r3, r1
 8005af8:	4313      	orrs	r3, r2
 8005afa:	d041      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	d824      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005b06:	a201      	add	r2, pc, #4	; (adr r2, 8005b0c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0c:	08005b59 	.word	0x08005b59
 8005b10:	08005b25 	.word	0x08005b25
 8005b14:	08005b3b 	.word	0x08005b3b
 8005b18:	08005b59 	.word	0x08005b59
 8005b1c:	08005b59 	.word	0x08005b59
 8005b20:	08005b59 	.word	0x08005b59
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b28:	3308      	adds	r3, #8
 8005b2a:	2101      	movs	r1, #1
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f001 fe43 	bl	80077b8 <RCCEx_PLL2_Config>
 8005b32:	4603      	mov	r3, r0
 8005b34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005b38:	e00f      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b3e:	3328      	adds	r3, #40	; 0x28
 8005b40:	2101      	movs	r1, #1
 8005b42:	4618      	mov	r0, r3
 8005b44:	f001 feea 	bl	800791c <RCCEx_PLL3_Config>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005b4e:	e004      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005b56:	e000      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10a      	bne.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005b62:	4b96      	ldr	r3, [pc, #600]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b66:	f023 0107 	bic.w	r1, r3, #7
 8005b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b70:	4a92      	ldr	r2, [pc, #584]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b72:	430b      	orrs	r3, r1
 8005b74:	6553      	str	r3, [r2, #84]	; 0x54
 8005b76:	e003      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005b7c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b88:	f002 0304 	and.w	r3, r2, #4
 8005b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b90:	2300      	movs	r3, #0
 8005b92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	d044      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ba8:	2b05      	cmp	r3, #5
 8005baa:	d825      	bhi.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005bac:	a201      	add	r2, pc, #4	; (adr r2, 8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb2:	bf00      	nop
 8005bb4:	08005c01 	.word	0x08005c01
 8005bb8:	08005bcd 	.word	0x08005bcd
 8005bbc:	08005be3 	.word	0x08005be3
 8005bc0:	08005c01 	.word	0x08005c01
 8005bc4:	08005c01 	.word	0x08005c01
 8005bc8:	08005c01 	.word	0x08005c01
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	2101      	movs	r1, #1
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f001 fdef 	bl	80077b8 <RCCEx_PLL2_Config>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005be0:	e00f      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005be6:	3328      	adds	r3, #40	; 0x28
 8005be8:	2101      	movs	r1, #1
 8005bea:	4618      	mov	r0, r3
 8005bec:	f001 fe96 	bl	800791c <RCCEx_PLL3_Config>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005bf6:	e004      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005bfe:	e000      	b.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005c00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10b      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c0a:	4b6c      	ldr	r3, [pc, #432]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c0e:	f023 0107 	bic.w	r1, r3, #7
 8005c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c1a:	4a68      	ldr	r2, [pc, #416]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8005c20:	e003      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c22:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005c26:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c32:	f002 0320 	and.w	r3, r2, #32
 8005c36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005c40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c44:	460b      	mov	r3, r1
 8005c46:	4313      	orrs	r3, r2
 8005c48:	d055      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c56:	d033      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c5c:	d82c      	bhi.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c62:	d02f      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c68:	d826      	bhi.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c6e:	d02b      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005c70:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c74:	d820      	bhi.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c7a:	d012      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005c7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c80:	d81a      	bhi.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d022      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005c86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c8a:	d115      	bne.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c90:	3308      	adds	r3, #8
 8005c92:	2100      	movs	r1, #0
 8005c94:	4618      	mov	r0, r3
 8005c96:	f001 fd8f 	bl	80077b8 <RCCEx_PLL2_Config>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005ca0:	e015      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ca6:	3328      	adds	r3, #40	; 0x28
 8005ca8:	2102      	movs	r1, #2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f001 fe36 	bl	800791c <RCCEx_PLL3_Config>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005cb6:	e00a      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005cbe:	e006      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005cc0:	bf00      	nop
 8005cc2:	e004      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005cc4:	bf00      	nop
 8005cc6:	e002      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005cc8:	bf00      	nop
 8005cca:	e000      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10b      	bne.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005cd6:	4b39      	ldr	r3, [pc, #228]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cda:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8005cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ce6:	4a35      	ldr	r2, [pc, #212]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ce8:	430b      	orrs	r3, r1
 8005cea:	6553      	str	r3, [r2, #84]	; 0x54
 8005cec:	e003      	b.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005cf2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfe:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8005d02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d06:	2300      	movs	r3, #0
 8005d08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005d0c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4313      	orrs	r3, r2
 8005d14:	d058      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d1e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005d22:	d033      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005d24:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005d28:	d82c      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005d2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d2e:	d02f      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d34:	d826      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005d36:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d3a:	d02b      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005d3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d40:	d820      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005d42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d46:	d012      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005d48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d4c:	d81a      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d022      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d56:	d115      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d5c:	3308      	adds	r3, #8
 8005d5e:	2100      	movs	r1, #0
 8005d60:	4618      	mov	r0, r3
 8005d62:	f001 fd29 	bl	80077b8 <RCCEx_PLL2_Config>
 8005d66:	4603      	mov	r3, r0
 8005d68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d6c:	e015      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d72:	3328      	adds	r3, #40	; 0x28
 8005d74:	2102      	movs	r1, #2
 8005d76:	4618      	mov	r0, r3
 8005d78:	f001 fdd0 	bl	800791c <RCCEx_PLL3_Config>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d82:	e00a      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005d8a:	e006      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d8c:	bf00      	nop
 8005d8e:	e004      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d90:	bf00      	nop
 8005d92:	e002      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d94:	bf00      	nop
 8005d96:	e000      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10e      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005da2:	4b06      	ldr	r3, [pc, #24]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da6:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8005daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005db2:	4a02      	ldr	r2, [pc, #8]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005db4:	430b      	orrs	r3, r1
 8005db6:	6593      	str	r3, [r2, #88]	; 0x58
 8005db8:	e006      	b.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005dba:	bf00      	nop
 8005dbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005dc4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8005dd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005dde:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8005de2:	460b      	mov	r3, r1
 8005de4:	4313      	orrs	r3, r2
 8005de6:	d055      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005df0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005df4:	d033      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005df6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005dfa:	d82c      	bhi.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005dfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e00:	d02f      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005e02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e06:	d826      	bhi.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005e08:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005e0c:	d02b      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005e0e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005e12:	d820      	bhi.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e18:	d012      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005e1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e1e:	d81a      	bhi.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d022      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005e24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e28:	d115      	bne.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e2e:	3308      	adds	r3, #8
 8005e30:	2100      	movs	r1, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f001 fcc0 	bl	80077b8 <RCCEx_PLL2_Config>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005e3e:	e015      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e44:	3328      	adds	r3, #40	; 0x28
 8005e46:	2102      	movs	r1, #2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f001 fd67 	bl	800791c <RCCEx_PLL3_Config>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005e54:	e00a      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005e5c:	e006      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e5e:	bf00      	nop
 8005e60:	e004      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e62:	bf00      	nop
 8005e64:	e002      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e66:	bf00      	nop
 8005e68:	e000      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10b      	bne.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005e74:	4ba1      	ldr	r3, [pc, #644]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e78:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8005e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005e84:	4a9d      	ldr	r2, [pc, #628]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e86:	430b      	orrs	r3, r1
 8005e88:	6593      	str	r3, [r2, #88]	; 0x58
 8005e8a:	e003      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e90:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	f002 0308 	and.w	r3, r2, #8
 8005ea0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005eaa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8005eae:	460b      	mov	r3, r1
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	d01e      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ebc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ec0:	d10c      	bne.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ec6:	3328      	adds	r3, #40	; 0x28
 8005ec8:	2102      	movs	r1, #2
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f001 fd26 	bl	800791c <RCCEx_PLL3_Config>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005edc:	4b87      	ldr	r3, [pc, #540]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005eec:	4a83      	ldr	r2, [pc, #524]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	f002 0310 	and.w	r3, r2, #16
 8005efe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f02:	2300      	movs	r3, #0
 8005f04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005f08:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	d01e      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f1e:	d10c      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f24:	3328      	adds	r3, #40	; 0x28
 8005f26:	2102      	movs	r1, #2
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 fcf7 	bl	800791c <RCCEx_PLL3_Config>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d002      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005f3a:	4b70      	ldr	r3, [pc, #448]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f4a:	4a6c      	ldr	r2, [pc, #432]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f4c:	430b      	orrs	r3, r1
 8005f4e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8005f5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f60:	2300      	movs	r3, #0
 8005f62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f66:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	d03e      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005f7c:	d022      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005f7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005f82:	d81b      	bhi.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f8c:	d00b      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005f8e:	e015      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005f94:	3308      	adds	r3, #8
 8005f96:	2100      	movs	r1, #0
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f001 fc0d 	bl	80077b8 <RCCEx_PLL2_Config>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005fa4:	e00f      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005faa:	3328      	adds	r3, #40	; 0x28
 8005fac:	2102      	movs	r1, #2
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f001 fcb4 	bl	800791c <RCCEx_PLL3_Config>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005fba:	e004      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005fc2:	e000      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005fc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10b      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005fce:	4b4b      	ldr	r3, [pc, #300]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fd2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005fda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005fde:	4a47      	ldr	r2, [pc, #284]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	6593      	str	r3, [r2, #88]	; 0x58
 8005fe4:	e003      	b.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005fea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8005ffa:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006000:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8006004:	460b      	mov	r3, r1
 8006006:	4313      	orrs	r3, r2
 8006008:	d03b      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800600a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800600e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006012:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006016:	d01f      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006018:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800601c:	d818      	bhi.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800601e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006022:	d003      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006024:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006028:	d007      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800602a:	e011      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800602c:	4b33      	ldr	r3, [pc, #204]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800602e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006030:	4a32      	ldr	r2, [pc, #200]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006036:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006038:	e00f      	b.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800603a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800603e:	3328      	adds	r3, #40	; 0x28
 8006040:	2101      	movs	r1, #1
 8006042:	4618      	mov	r0, r3
 8006044:	f001 fc6a 	bl	800791c <RCCEx_PLL3_Config>
 8006048:	4603      	mov	r3, r0
 800604a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800604e:	e004      	b.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006056:	e000      	b.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800605a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10b      	bne.n	800607a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006062:	4b26      	ldr	r3, [pc, #152]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006066:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800606a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800606e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006072:	4a22      	ldr	r2, [pc, #136]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006074:	430b      	orrs	r3, r1
 8006076:	6553      	str	r3, [r2, #84]	; 0x54
 8006078:	e003      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800607a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800607e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006082:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800608e:	673b      	str	r3, [r7, #112]	; 0x70
 8006090:	2300      	movs	r3, #0
 8006092:	677b      	str	r3, [r7, #116]	; 0x74
 8006094:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8006098:	460b      	mov	r3, r1
 800609a:	4313      	orrs	r3, r2
 800609c:	d034      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800609e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80060a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d003      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80060a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ac:	d007      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80060ae:	e011      	b.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060b0:	4b12      	ldr	r3, [pc, #72]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b4:	4a11      	ldr	r2, [pc, #68]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80060bc:	e00e      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80060be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80060c2:	3308      	adds	r3, #8
 80060c4:	2102      	movs	r1, #2
 80060c6:	4618      	mov	r0, r3
 80060c8:	f001 fb76 	bl	80077b8 <RCCEx_PLL2_Config>
 80060cc:	4603      	mov	r3, r0
 80060ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80060d2:	e003      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80060da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10d      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80060e4:	4b05      	ldr	r3, [pc, #20]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80060ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80060f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f2:	4a02      	ldr	r2, [pc, #8]	; (80060fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060f4:	430b      	orrs	r3, r1
 80060f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80060f8:	e006      	b.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80060fa:	bf00      	nop
 80060fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006100:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006104:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006108:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800610c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006110:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8006114:	66bb      	str	r3, [r7, #104]	; 0x68
 8006116:	2300      	movs	r3, #0
 8006118:	66fb      	str	r3, [r7, #108]	; 0x6c
 800611a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800611e:	460b      	mov	r3, r1
 8006120:	4313      	orrs	r3, r2
 8006122:	d00c      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006124:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006128:	3328      	adds	r3, #40	; 0x28
 800612a:	2102      	movs	r1, #2
 800612c:	4618      	mov	r0, r3
 800612e:	f001 fbf5 	bl	800791c <RCCEx_PLL3_Config>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006146:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800614a:	663b      	str	r3, [r7, #96]	; 0x60
 800614c:	2300      	movs	r3, #0
 800614e:	667b      	str	r3, [r7, #100]	; 0x64
 8006150:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8006154:	460b      	mov	r3, r1
 8006156:	4313      	orrs	r3, r2
 8006158:	d038      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800615a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800615e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006162:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006166:	d018      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616c:	d811      	bhi.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800616e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006172:	d014      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006178:	d80b      	bhi.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d011      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800617e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006182:	d106      	bne.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006184:	4bc3      	ldr	r3, [pc, #780]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006188:	4ac2      	ldr	r2, [pc, #776]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800618a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800618e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006190:	e008      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006198:	e004      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800619a:	bf00      	nop
 800619c:	e002      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800619e:	bf00      	nop
 80061a0:	e000      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80061a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061ac:	4bb9      	ldr	r3, [pc, #740]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80061b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061bc:	4ab5      	ldr	r2, [pc, #724]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061be:	430b      	orrs	r3, r1
 80061c0:	6553      	str	r3, [r2, #84]	; 0x54
 80061c2:	e003      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80061c8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80061cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80061d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80061da:	2300      	movs	r3, #0
 80061dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80061e2:	460b      	mov	r3, r1
 80061e4:	4313      	orrs	r3, r2
 80061e6:	d009      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80061e8:	4baa      	ldr	r3, [pc, #680]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ec:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80061f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061f6:	4aa7      	ldr	r2, [pc, #668]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061f8:	430b      	orrs	r3, r1
 80061fa:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80061fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006204:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8006208:	653b      	str	r3, [r7, #80]	; 0x50
 800620a:	2300      	movs	r3, #0
 800620c:	657b      	str	r3, [r7, #84]	; 0x54
 800620e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8006212:	460b      	mov	r3, r1
 8006214:	4313      	orrs	r3, r2
 8006216:	d00a      	beq.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006218:	4b9e      	ldr	r3, [pc, #632]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8006220:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006224:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006228:	4a9a      	ldr	r2, [pc, #616]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800622a:	430b      	orrs	r3, r1
 800622c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800622e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800623a:	64bb      	str	r3, [r7, #72]	; 0x48
 800623c:	2300      	movs	r3, #0
 800623e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006240:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8006244:	460b      	mov	r3, r1
 8006246:	4313      	orrs	r3, r2
 8006248:	d009      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800624a:	4b92      	ldr	r3, [pc, #584]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800624c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800624e:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8006252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006258:	4a8e      	ldr	r2, [pc, #568]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800625a:	430b      	orrs	r3, r1
 800625c:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800625e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006266:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800626a:	643b      	str	r3, [r7, #64]	; 0x40
 800626c:	2300      	movs	r3, #0
 800626e:	647b      	str	r3, [r7, #68]	; 0x44
 8006270:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8006274:	460b      	mov	r3, r1
 8006276:	4313      	orrs	r3, r2
 8006278:	d00e      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800627a:	4b86      	ldr	r3, [pc, #536]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	4a85      	ldr	r2, [pc, #532]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006280:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006284:	6113      	str	r3, [r2, #16]
 8006286:	4b83      	ldr	r3, [pc, #524]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006288:	6919      	ldr	r1, [r3, #16]
 800628a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800628e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8006292:	4a80      	ldr	r2, [pc, #512]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006294:	430b      	orrs	r3, r1
 8006296:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006298:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80062a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80062a6:	2300      	movs	r3, #0
 80062a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80062ae:	460b      	mov	r3, r1
 80062b0:	4313      	orrs	r3, r2
 80062b2:	d009      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80062b4:	4b77      	ldr	r3, [pc, #476]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062b8:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80062bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c2:	4a74      	ldr	r2, [pc, #464]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062c4:	430b      	orrs	r3, r1
 80062c6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80062c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d0:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80062d4:	633b      	str	r3, [r7, #48]	; 0x30
 80062d6:	2300      	movs	r3, #0
 80062d8:	637b      	str	r3, [r7, #52]	; 0x34
 80062da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80062de:	460b      	mov	r3, r1
 80062e0:	4313      	orrs	r3, r2
 80062e2:	d00a      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80062e4:	4b6b      	ldr	r3, [pc, #428]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e8:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80062ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062f4:	4a67      	ldr	r2, [pc, #412]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062f6:	430b      	orrs	r3, r1
 80062f8:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80062fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006302:	2100      	movs	r1, #0
 8006304:	62b9      	str	r1, [r7, #40]	; 0x28
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800630c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8006310:	460b      	mov	r3, r1
 8006312:	4313      	orrs	r3, r2
 8006314:	d011      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006316:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800631a:	3308      	adds	r3, #8
 800631c:	2100      	movs	r1, #0
 800631e:	4618      	mov	r0, r3
 8006320:	f001 fa4a 	bl	80077b8 <RCCEx_PLL2_Config>
 8006324:	4603      	mov	r3, r0
 8006326:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800632a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006332:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006336:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800633a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800633e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006342:	2100      	movs	r1, #0
 8006344:	6239      	str	r1, [r7, #32]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	627b      	str	r3, [r7, #36]	; 0x24
 800634c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006350:	460b      	mov	r3, r1
 8006352:	4313      	orrs	r3, r2
 8006354:	d011      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006356:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800635a:	3308      	adds	r3, #8
 800635c:	2101      	movs	r1, #1
 800635e:	4618      	mov	r0, r3
 8006360:	f001 fa2a 	bl	80077b8 <RCCEx_PLL2_Config>
 8006364:	4603      	mov	r3, r0
 8006366:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800636a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006372:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006376:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800637a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800637e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006382:	2100      	movs	r1, #0
 8006384:	61b9      	str	r1, [r7, #24]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	61fb      	str	r3, [r7, #28]
 800638c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006390:	460b      	mov	r3, r1
 8006392:	4313      	orrs	r3, r2
 8006394:	d011      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800639a:	3308      	adds	r3, #8
 800639c:	2102      	movs	r1, #2
 800639e:	4618      	mov	r0, r3
 80063a0:	f001 fa0a 	bl	80077b8 <RCCEx_PLL2_Config>
 80063a4:	4603      	mov	r3, r0
 80063a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80063aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80063b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80063ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	2100      	movs	r1, #0
 80063c4:	6139      	str	r1, [r7, #16]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80063d0:	460b      	mov	r3, r1
 80063d2:	4313      	orrs	r3, r2
 80063d4:	d011      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063da:	3328      	adds	r3, #40	; 0x28
 80063dc:	2100      	movs	r1, #0
 80063de:	4618      	mov	r0, r3
 80063e0:	f001 fa9c 	bl	800791c <RCCEx_PLL3_Config>
 80063e4:	4603      	mov	r3, r0
 80063e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80063ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80063f6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80063fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	2100      	movs	r1, #0
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	f003 0310 	and.w	r3, r3, #16
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006410:	460b      	mov	r3, r1
 8006412:	4313      	orrs	r3, r2
 8006414:	d011      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006416:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800641a:	3328      	adds	r3, #40	; 0x28
 800641c:	2101      	movs	r1, #1
 800641e:	4618      	mov	r0, r3
 8006420:	f001 fa7c 	bl	800791c <RCCEx_PLL3_Config>
 8006424:	4603      	mov	r3, r0
 8006426:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800642a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800642e:	2b00      	cmp	r3, #0
 8006430:	d003      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006432:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006436:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800643a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800643e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006442:	2100      	movs	r1, #0
 8006444:	6039      	str	r1, [r7, #0]
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	607b      	str	r3, [r7, #4]
 800644c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006450:	460b      	mov	r3, r1
 8006452:	4313      	orrs	r3, r2
 8006454:	d011      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800645a:	3328      	adds	r3, #40	; 0x28
 800645c:	2102      	movs	r1, #2
 800645e:	4618      	mov	r0, r3
 8006460:	f001 fa5c 	bl	800791c <RCCEx_PLL3_Config>
 8006464:	4603      	mov	r3, r0
 8006466:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800646a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006472:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006476:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800647a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006482:	2300      	movs	r3, #0
 8006484:	e000      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
}
 8006488:	4618      	mov	r0, r3
 800648a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800648e:	46bd      	mov	sp, r7
 8006490:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006494:	58024400 	.word	0x58024400

08006498 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b090      	sub	sp, #64	; 0x40
 800649c:	af00      	add	r7, sp, #0
 800649e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80064a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064a6:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 80064aa:	430b      	orrs	r3, r1
 80064ac:	f040 8094 	bne.w	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80064b0:	4b9e      	ldr	r3, [pc, #632]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	2b04      	cmp	r3, #4
 80064be:	f200 8087 	bhi.w	80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80064c2:	a201      	add	r2, pc, #4	; (adr r2, 80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80064c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c8:	080064dd 	.word	0x080064dd
 80064cc:	08006505 	.word	0x08006505
 80064d0:	0800652d 	.word	0x0800652d
 80064d4:	080065c9 	.word	0x080065c9
 80064d8:	08006555 	.word	0x08006555
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064dc:	4b93      	ldr	r3, [pc, #588]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064e8:	d108      	bne.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064ee:	4618      	mov	r0, r3
 80064f0:	f001 f810 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064f8:	f000 bd45 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064fc:	2300      	movs	r3, #0
 80064fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006500:	f000 bd41 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006504:	4b89      	ldr	r3, [pc, #548]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800650c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006510:	d108      	bne.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006512:	f107 0318 	add.w	r3, r7, #24
 8006516:	4618      	mov	r0, r3
 8006518:	f000 fd54 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006520:	f000 bd31 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006528:	f000 bd2d 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800652c:	4b7f      	ldr	r3, [pc, #508]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006534:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006538:	d108      	bne.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800653a:	f107 030c 	add.w	r3, r7, #12
 800653e:	4618      	mov	r0, r3
 8006540:	f000 fe94 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006548:	f000 bd1d 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800654c:	2300      	movs	r3, #0
 800654e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006550:	f000 bd19 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006554:	4b75      	ldr	r3, [pc, #468]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006558:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800655c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800655e:	4b73      	ldr	r3, [pc, #460]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0304 	and.w	r3, r3, #4
 8006566:	2b04      	cmp	r3, #4
 8006568:	d10c      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800656a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800656c:	2b00      	cmp	r3, #0
 800656e:	d109      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006570:	4b6e      	ldr	r3, [pc, #440]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	08db      	lsrs	r3, r3, #3
 8006576:	f003 0303 	and.w	r3, r3, #3
 800657a:	4a6d      	ldr	r2, [pc, #436]	; (8006730 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800657c:	fa22 f303 	lsr.w	r3, r2, r3
 8006580:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006582:	e01f      	b.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006584:	4b69      	ldr	r3, [pc, #420]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800658c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006590:	d106      	bne.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006594:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006598:	d102      	bne.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800659a:	4b66      	ldr	r3, [pc, #408]	; (8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800659c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800659e:	e011      	b.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80065a0:	4b62      	ldr	r3, [pc, #392]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065ac:	d106      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80065ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065b4:	d102      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80065b6:	4b60      	ldr	r3, [pc, #384]	; (8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80065b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065ba:	e003      	b.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80065bc:	2300      	movs	r3, #0
 80065be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80065c0:	f000 bce1 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80065c4:	f000 bcdf 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80065c8:	4b5c      	ldr	r3, [pc, #368]	; (800673c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80065ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80065cc:	f000 bcdb 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80065d0:	2300      	movs	r3, #0
 80065d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80065d4:	f000 bcd7 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80065d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065dc:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80065e0:	430b      	orrs	r3, r1
 80065e2:	f040 80ad 	bne.w	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80065e6:	4b51      	ldr	r3, [pc, #324]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80065e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ea:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80065ee:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80065f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065f6:	d056      	beq.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80065f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065fe:	f200 8090 	bhi.w	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006604:	2bc0      	cmp	r3, #192	; 0xc0
 8006606:	f000 8088 	beq.w	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660c:	2bc0      	cmp	r3, #192	; 0xc0
 800660e:	f200 8088 	bhi.w	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006614:	2b80      	cmp	r3, #128	; 0x80
 8006616:	d032      	beq.n	800667e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661a:	2b80      	cmp	r3, #128	; 0x80
 800661c:	f200 8081 	bhi.w	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006628:	2b40      	cmp	r3, #64	; 0x40
 800662a:	d014      	beq.n	8006656 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800662c:	e079      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800662e:	4b3f      	ldr	r3, [pc, #252]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006636:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800663a:	d108      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800663c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006640:	4618      	mov	r0, r3
 8006642:	f000 ff67 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006648:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800664a:	f000 bc9c 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006652:	f000 bc98 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006656:	4b35      	ldr	r3, [pc, #212]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800665e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006662:	d108      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006664:	f107 0318 	add.w	r3, r7, #24
 8006668:	4618      	mov	r0, r3
 800666a:	f000 fcab 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006672:	f000 bc88 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006676:	2300      	movs	r3, #0
 8006678:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800667a:	f000 bc84 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800667e:	4b2b      	ldr	r3, [pc, #172]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006686:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800668a:	d108      	bne.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668c:	f107 030c 	add.w	r3, r7, #12
 8006690:	4618      	mov	r0, r3
 8006692:	f000 fdeb 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800669a:	f000 bc74 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80066a2:	f000 bc70 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066a6:	4b21      	ldr	r3, [pc, #132]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80066ae:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066b0:	4b1e      	ldr	r3, [pc, #120]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d10c      	bne.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80066bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d109      	bne.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066c2:	4b1a      	ldr	r3, [pc, #104]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	08db      	lsrs	r3, r3, #3
 80066c8:	f003 0303 	and.w	r3, r3, #3
 80066cc:	4a18      	ldr	r2, [pc, #96]	; (8006730 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80066ce:	fa22 f303 	lsr.w	r3, r2, r3
 80066d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066d4:	e01f      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066d6:	4b15      	ldr	r3, [pc, #84]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066e2:	d106      	bne.n	80066f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80066e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066ea:	d102      	bne.n	80066f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80066ec:	4b11      	ldr	r3, [pc, #68]	; (8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80066ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f0:	e011      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066f2:	4b0e      	ldr	r3, [pc, #56]	; (800672c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066fe:	d106      	bne.n	800670e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006702:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006706:	d102      	bne.n	800670e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006708:	4b0b      	ldr	r3, [pc, #44]	; (8006738 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800670a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800670c:	e003      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8006712:	f000 bc38 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006716:	f000 bc36 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800671a:	4b08      	ldr	r3, [pc, #32]	; (800673c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800671c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800671e:	f000 bc32 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006722:	2300      	movs	r3, #0
 8006724:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006726:	f000 bc2e 	b.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800672a:	bf00      	nop
 800672c:	58024400 	.word	0x58024400
 8006730:	03d09000 	.word	0x03d09000
 8006734:	003d0900 	.word	0x003d0900
 8006738:	017d7840 	.word	0x017d7840
 800673c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006740:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006744:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8006748:	430b      	orrs	r3, r1
 800674a:	f040 809c 	bne.w	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800674e:	4b9e      	ldr	r3, [pc, #632]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006752:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006756:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8006758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800675e:	d054      	beq.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006762:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006766:	f200 808b 	bhi.w	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800676a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006770:	f000 8083 	beq.w	800687a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006776:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800677a:	f200 8081 	bhi.w	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800677e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006780:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006784:	d02f      	beq.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006788:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800678c:	d878      	bhi.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800678e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006790:	2b00      	cmp	r3, #0
 8006792:	d004      	beq.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006796:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800679a:	d012      	beq.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800679c:	e070      	b.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800679e:	4b8a      	ldr	r3, [pc, #552]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80067aa:	d107      	bne.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 feaf 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067ba:	e3e4      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067bc:	2300      	movs	r3, #0
 80067be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80067c0:	e3e1      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067c2:	4b81      	ldr	r3, [pc, #516]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067ce:	d107      	bne.n	80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067d0:	f107 0318 	add.w	r3, r7, #24
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 fbf5 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067de:	e3d2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80067e4:	e3cf      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067e6:	4b78      	ldr	r3, [pc, #480]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067f2:	d107      	bne.n	8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067f4:	f107 030c 	add.w	r3, r7, #12
 80067f8:	4618      	mov	r0, r3
 80067fa:	f000 fd37 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006802:	e3c0      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006804:	2300      	movs	r3, #0
 8006806:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006808:	e3bd      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800680a:	4b6f      	ldr	r3, [pc, #444]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800680c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800680e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006812:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006814:	4b6c      	ldr	r3, [pc, #432]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	2b04      	cmp	r3, #4
 800681e:	d10c      	bne.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006822:	2b00      	cmp	r3, #0
 8006824:	d109      	bne.n	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006826:	4b68      	ldr	r3, [pc, #416]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	08db      	lsrs	r3, r3, #3
 800682c:	f003 0303 	and.w	r3, r3, #3
 8006830:	4a66      	ldr	r2, [pc, #408]	; (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006832:	fa22 f303 	lsr.w	r3, r2, r3
 8006836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006838:	e01e      	b.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800683a:	4b63      	ldr	r3, [pc, #396]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006846:	d106      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800684a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800684e:	d102      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006850:	4b5f      	ldr	r3, [pc, #380]	; (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006854:	e010      	b.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006856:	4b5c      	ldr	r3, [pc, #368]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800685e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006862:	d106      	bne.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006866:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800686a:	d102      	bne.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800686c:	4b59      	ldr	r3, [pc, #356]	; (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800686e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006870:	e002      	b.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006872:	2300      	movs	r3, #0
 8006874:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8006876:	e386      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006878:	e385      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800687a:	4b57      	ldr	r3, [pc, #348]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800687c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800687e:	e382      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006884:	e37f      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006886:	e9d7 2300 	ldrd	r2, r3, [r7]
 800688a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800688e:	430b      	orrs	r3, r1
 8006890:	f040 80a7 	bne.w	80069e2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006894:	4b4c      	ldr	r3, [pc, #304]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006898:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800689c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800689e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80068a4:	d055      	beq.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80068a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80068ac:	f200 8096 	bhi.w	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80068b6:	f000 8084 	beq.w	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80068ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068bc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80068c0:	f200 808c 	bhi.w	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068ca:	d030      	beq.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80068cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068d2:	f200 8083 	bhi.w	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80068d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d004      	beq.n	80068e6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80068dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80068e2:	d012      	beq.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80068e4:	e07a      	b.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80068e6:	4b38      	ldr	r3, [pc, #224]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068f2:	d107      	bne.n	8006904 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 fe0b 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006900:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006902:	e340      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006904:	2300      	movs	r3, #0
 8006906:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006908:	e33d      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800690a:	4b2f      	ldr	r3, [pc, #188]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006912:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006916:	d107      	bne.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006918:	f107 0318 	add.w	r3, r7, #24
 800691c:	4618      	mov	r0, r3
 800691e:	f000 fb51 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006926:	e32e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006928:	2300      	movs	r3, #0
 800692a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800692c:	e32b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800692e:	4b26      	ldr	r3, [pc, #152]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006936:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800693a:	d107      	bne.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800693c:	f107 030c 	add.w	r3, r7, #12
 8006940:	4618      	mov	r0, r3
 8006942:	f000 fc93 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800694a:	e31c      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800694c:	2300      	movs	r3, #0
 800694e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006950:	e319      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006952:	4b1d      	ldr	r3, [pc, #116]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006956:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800695a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800695c:	4b1a      	ldr	r3, [pc, #104]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0304 	and.w	r3, r3, #4
 8006964:	2b04      	cmp	r3, #4
 8006966:	d10c      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800696a:	2b00      	cmp	r3, #0
 800696c:	d109      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800696e:	4b16      	ldr	r3, [pc, #88]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	08db      	lsrs	r3, r3, #3
 8006974:	f003 0303 	and.w	r3, r3, #3
 8006978:	4a14      	ldr	r2, [pc, #80]	; (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800697a:	fa22 f303 	lsr.w	r3, r2, r3
 800697e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006980:	e01e      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006982:	4b11      	ldr	r3, [pc, #68]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800698a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800698e:	d106      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006992:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006996:	d102      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006998:	4b0d      	ldr	r3, [pc, #52]	; (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800699a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800699c:	e010      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800699e:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069aa:	d106      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80069ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069b2:	d102      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80069b4:	4b07      	ldr	r3, [pc, #28]	; (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80069b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069b8:	e002      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80069be:	e2e2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80069c0:	e2e1      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80069c2:	4b05      	ldr	r3, [pc, #20]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80069c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80069c6:	e2de      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80069c8:	58024400 	.word	0x58024400
 80069cc:	03d09000 	.word	0x03d09000
 80069d0:	003d0900 	.word	0x003d0900
 80069d4:	017d7840 	.word	0x017d7840
 80069d8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80069e0:	e2d1      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80069e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069e6:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80069ea:	430b      	orrs	r3, r1
 80069ec:	f040 809c 	bne.w	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80069f0:	4b93      	ldr	r3, [pc, #588]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069f4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80069f8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80069fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a00:	d054      	beq.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a08:	f200 808b 	bhi.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a12:	f000 8083 	beq.w	8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a18:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a1c:	f200 8081 	bhi.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a26:	d02f      	beq.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a2e:	d878      	bhi.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d004      	beq.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a3c:	d012      	beq.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006a3e:	e070      	b.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a40:	4b7f      	ldr	r3, [pc, #508]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a4c:	d107      	bne.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a52:	4618      	mov	r0, r3
 8006a54:	f000 fd5e 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a5c:	e293      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006a62:	e290      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a64:	4b76      	ldr	r3, [pc, #472]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a70:	d107      	bne.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a72:	f107 0318 	add.w	r3, r7, #24
 8006a76:	4618      	mov	r0, r3
 8006a78:	f000 faa4 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a80:	e281      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a82:	2300      	movs	r3, #0
 8006a84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006a86:	e27e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a88:	4b6d      	ldr	r3, [pc, #436]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a94:	d107      	bne.n	8006aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a96:	f107 030c 	add.w	r3, r7, #12
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fbe6 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006aa4:	e26f      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006aaa:	e26c      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006aac:	4b64      	ldr	r3, [pc, #400]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ab0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ab4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ab6:	4b62      	ldr	r3, [pc, #392]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0304 	and.w	r3, r3, #4
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d10c      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d109      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ac8:	4b5d      	ldr	r3, [pc, #372]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	08db      	lsrs	r3, r3, #3
 8006ace:	f003 0303 	and.w	r3, r3, #3
 8006ad2:	4a5c      	ldr	r2, [pc, #368]	; (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ada:	e01e      	b.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006adc:	4b58      	ldr	r3, [pc, #352]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ae8:	d106      	bne.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006af0:	d102      	bne.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006af2:	4b55      	ldr	r3, [pc, #340]	; (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006af4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006af6:	e010      	b.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006af8:	4b51      	ldr	r3, [pc, #324]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b04:	d106      	bne.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b0c:	d102      	bne.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006b0e:	4b4f      	ldr	r3, [pc, #316]	; (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006b10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b12:	e002      	b.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8006b18:	e235      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b1a:	e234      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006b1c:	4b4c      	ldr	r3, [pc, #304]	; (8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006b20:	e231      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006b26:	e22e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006b28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b2c:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8006b30:	430b      	orrs	r3, r1
 8006b32:	f040 808f 	bne.w	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006b36:	4b42      	ldr	r3, [pc, #264]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b3a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006b3e:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8006b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b46:	d06b      	beq.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b4e:	d874      	bhi.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b56:	d056      	beq.n	8006c06 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b5e:	d86c      	bhi.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b62:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006b66:	d03b      	beq.n	8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b6a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006b6e:	d864      	bhi.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b76:	d021      	beq.n	8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b7e:	d85c      	bhi.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d004      	beq.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b8c:	d004      	beq.n	8006b98 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006b8e:	e054      	b.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b90:	f7fe fa62 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 8006b94:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006b96:	e1f6      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b98:	4b29      	ldr	r3, [pc, #164]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ba0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ba4:	d107      	bne.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ba6:	f107 0318 	add.w	r3, r7, #24
 8006baa:	4618      	mov	r0, r3
 8006bac:	f000 fa0a 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bb4:	e1e7      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006bba:	e1e4      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006bbc:	4b20      	ldr	r3, [pc, #128]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bc8:	d107      	bne.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bca:	f107 030c 	add.w	r3, r7, #12
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fb4c 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bd8:	e1d5      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006bde:	e1d2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006be0:	4b17      	ldr	r3, [pc, #92]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0304 	and.w	r3, r3, #4
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	d109      	bne.n	8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006bec:	4b14      	ldr	r3, [pc, #80]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	08db      	lsrs	r3, r3, #3
 8006bf2:	f003 0303 	and.w	r3, r3, #3
 8006bf6:	4a13      	ldr	r2, [pc, #76]	; (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bfe:	e1c2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c00:	2300      	movs	r3, #0
 8006c02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006c04:	e1bf      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006c06:	4b0e      	ldr	r3, [pc, #56]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c12:	d102      	bne.n	8006c1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006c14:	4b0c      	ldr	r3, [pc, #48]	; (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006c16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c18:	e1b5      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006c1e:	e1b2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006c20:	4b07      	ldr	r3, [pc, #28]	; (8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c2c:	d102      	bne.n	8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006c2e:	4b07      	ldr	r3, [pc, #28]	; (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006c30:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c32:	e1a8      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c34:	2300      	movs	r3, #0
 8006c36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006c38:	e1a5      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006c3e:	e1a2      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006c40:	58024400 	.word	0x58024400
 8006c44:	03d09000 	.word	0x03d09000
 8006c48:	003d0900 	.word	0x003d0900
 8006c4c:	017d7840 	.word	0x017d7840
 8006c50:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c58:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8006c5c:	430b      	orrs	r3, r1
 8006c5e:	d173      	bne.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006c60:	4b9c      	ldr	r3, [pc, #624]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006c68:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8006c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c70:	d02f      	beq.n	8006cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c78:	d863      	bhi.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d004      	beq.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c86:	d012      	beq.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006c88:	e05b      	b.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c8a:	4b92      	ldr	r3, [pc, #584]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c96:	d107      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c98:	f107 0318 	add.w	r3, r7, #24
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 f991 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ca6:	e16e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006cac:	e16b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006cae:	4b89      	ldr	r3, [pc, #548]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cba:	d107      	bne.n	8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cbc:	f107 030c 	add.w	r3, r7, #12
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f000 fad3 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006cca:	e15c      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006cd0:	e159      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006cd2:	4b80      	ldr	r3, [pc, #512]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006cda:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006cdc:	4b7d      	ldr	r3, [pc, #500]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0304 	and.w	r3, r3, #4
 8006ce4:	2b04      	cmp	r3, #4
 8006ce6:	d10c      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d109      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cee:	4b79      	ldr	r3, [pc, #484]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	08db      	lsrs	r3, r3, #3
 8006cf4:	f003 0303 	and.w	r3, r3, #3
 8006cf8:	4a77      	ldr	r2, [pc, #476]	; (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8006cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d00:	e01e      	b.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d02:	4b74      	ldr	r3, [pc, #464]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d0e:	d106      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d16:	d102      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006d18:	4b70      	ldr	r3, [pc, #448]	; (8006edc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d1c:	e010      	b.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d1e:	4b6d      	ldr	r3, [pc, #436]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d2a:	d106      	bne.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d32:	d102      	bne.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006d34:	4b6a      	ldr	r3, [pc, #424]	; (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006d36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d38:	e002      	b.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8006d3e:	e122      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d40:	e121      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006d42:	2300      	movs	r3, #0
 8006d44:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d46:	e11e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006d48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d4c:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8006d50:	430b      	orrs	r3, r1
 8006d52:	d133      	bne.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006d54:	4b5f      	ldr	r3, [pc, #380]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d5c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8006d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d004      	beq.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d6a:	d012      	beq.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006d6c:	e023      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d6e:	4b59      	ldr	r3, [pc, #356]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d7a:	d107      	bne.n	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 fbc7 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d88:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d8a:	e0fc      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006d90:	e0f9      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d92:	4b50      	ldr	r3, [pc, #320]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d9e:	d107      	bne.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006da0:	f107 0318 	add.w	r3, r7, #24
 8006da4:	4618      	mov	r0, r3
 8006da6:	f000 f90d 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006daa:	6a3b      	ldr	r3, [r7, #32]
 8006dac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dae:	e0ea      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006db0:	2300      	movs	r3, #0
 8006db2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006db4:	e0e7      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006db6:	2300      	movs	r3, #0
 8006db8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006dba:	e0e4      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dc0:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8006dc4:	430b      	orrs	r3, r1
 8006dc6:	f040 808d 	bne.w	8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006dca:	4b42      	ldr	r3, [pc, #264]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dce:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8006dd2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006dda:	d06b      	beq.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dde:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006de2:	d874      	bhi.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dea:	d056      	beq.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006df2:	d86c      	bhi.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006dfa:	d03b      	beq.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dfe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e02:	d864      	bhi.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e0a:	d021      	beq.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e12:	d85c      	bhi.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d004      	beq.n	8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e20:	d004      	beq.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006e22:	e054      	b.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006e24:	f000 f8b8 	bl	8006f98 <HAL_RCCEx_GetD3PCLK1Freq>
 8006e28:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006e2a:	e0ac      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e2c:	4b29      	ldr	r3, [pc, #164]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e38:	d107      	bne.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e3a:	f107 0318 	add.w	r3, r7, #24
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 f8c0 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e48:	e09d      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006e4e:	e09a      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e50:	4b20      	ldr	r3, [pc, #128]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e5c:	d107      	bne.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e5e:	f107 030c 	add.w	r3, r7, #12
 8006e62:	4618      	mov	r0, r3
 8006e64:	f000 fa02 	bl	800726c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e6c:	e08b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006e72:	e088      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e74:	4b17      	ldr	r3, [pc, #92]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d109      	bne.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e80:	4b14      	ldr	r3, [pc, #80]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	08db      	lsrs	r3, r3, #3
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	4a13      	ldr	r2, [pc, #76]	; (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e92:	e078      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e94:	2300      	movs	r3, #0
 8006e96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006e98:	e075      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006e9a:	4b0e      	ldr	r3, [pc, #56]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ea6:	d102      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006ea8:	4b0c      	ldr	r3, [pc, #48]	; (8006edc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006eac:	e06b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006eb2:	e068      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006eb4:	4b07      	ldr	r3, [pc, #28]	; (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ebc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006ec0:	d102      	bne.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006ec2:	4b07      	ldr	r3, [pc, #28]	; (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ec6:	e05e      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006ecc:	e05b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006ed2:	e058      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ed4:	58024400 	.word	0x58024400
 8006ed8:	03d09000 	.word	0x03d09000
 8006edc:	003d0900 	.word	0x003d0900
 8006ee0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006ee4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ee8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8006eec:	430b      	orrs	r3, r1
 8006eee:	d148      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006ef0:	4b27      	ldr	r3, [pc, #156]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006ef2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ef4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ef8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8006efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f00:	d02a      	beq.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f08:	d838      	bhi.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d004      	beq.n	8006f1a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f16:	d00d      	beq.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006f18:	e030      	b.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006f1a:	4b1d      	ldr	r3, [pc, #116]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f26:	d102      	bne.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006f28:	4b1a      	ldr	r3, [pc, #104]	; (8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f2c:	e02b      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f32:	e028      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f34:	4b16      	ldr	r3, [pc, #88]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f40:	d107      	bne.n	8006f52 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 fae4 	bl	8007514 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f50:	e019      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f52:	2300      	movs	r3, #0
 8006f54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f56:	e016      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f58:	4b0d      	ldr	r3, [pc, #52]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f64:	d107      	bne.n	8006f76 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f66:	f107 0318 	add.w	r3, r7, #24
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f000 f82a 	bl	8006fc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f74:	e007      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f76:	2300      	movs	r3, #0
 8006f78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f7a:	e004      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006f80:	e001      	b.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006f82:	2300      	movs	r3, #0
 8006f84:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8006f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3740      	adds	r7, #64	; 0x40
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	58024400 	.word	0x58024400
 8006f94:	017d7840 	.word	0x017d7840

08006f98 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006f9c:	f7fe f82c 	bl	8004ff8 <HAL_RCC_GetHCLKFreq>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	091b      	lsrs	r3, r3, #4
 8006fa8:	f003 0307 	and.w	r3, r3, #7
 8006fac:	4904      	ldr	r1, [pc, #16]	; (8006fc0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006fae:	5ccb      	ldrb	r3, [r1, r3]
 8006fb0:	f003 031f 	and.w	r3, r3, #31
 8006fb4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	58024400 	.word	0x58024400
 8006fc0:	0800e814 	.word	0x0800e814

08006fc4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b089      	sub	sp, #36	; 0x24
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006fcc:	4ba1      	ldr	r3, [pc, #644]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006fd6:	4b9f      	ldr	r3, [pc, #636]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fda:	0b1b      	lsrs	r3, r3, #12
 8006fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fe0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006fe2:	4b9c      	ldr	r3, [pc, #624]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe6:	091b      	lsrs	r3, r3, #4
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006fee:	4b99      	ldr	r3, [pc, #612]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff2:	08db      	lsrs	r3, r3, #3
 8006ff4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	fb02 f303 	mul.w	r3, r2, r3
 8006ffe:	ee07 3a90 	vmov	s15, r3
 8007002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007006:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8111 	beq.w	8007234 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	2b02      	cmp	r3, #2
 8007016:	f000 8083 	beq.w	8007120 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b02      	cmp	r3, #2
 800701e:	f200 80a1 	bhi.w	8007164 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d003      	beq.n	8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d056      	beq.n	80070dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800702e:	e099      	b.n	8007164 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007030:	4b88      	ldr	r3, [pc, #544]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0320 	and.w	r3, r3, #32
 8007038:	2b00      	cmp	r3, #0
 800703a:	d02d      	beq.n	8007098 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800703c:	4b85      	ldr	r3, [pc, #532]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	08db      	lsrs	r3, r3, #3
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	4a84      	ldr	r2, [pc, #528]	; (8007258 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007048:	fa22 f303 	lsr.w	r3, r2, r3
 800704c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	ee07 3a90 	vmov	s15, r3
 8007054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	ee07 3a90 	vmov	s15, r3
 800705e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007066:	4b7b      	ldr	r3, [pc, #492]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706e:	ee07 3a90 	vmov	s15, r3
 8007072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007076:	ed97 6a03 	vldr	s12, [r7, #12]
 800707a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800725c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800707e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800708a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800708e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007092:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007096:	e087      	b.n	80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	ee07 3a90 	vmov	s15, r3
 800709e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007260 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80070a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070aa:	4b6a      	ldr	r3, [pc, #424]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b2:	ee07 3a90 	vmov	s15, r3
 80070b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80070be:	eddf 5a67 	vldr	s11, [pc, #412]	; 800725c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80070c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070da:	e065      	b.n	80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	ee07 3a90 	vmov	s15, r3
 80070e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007264 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80070ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070ee:	4b59      	ldr	r3, [pc, #356]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070f6:	ee07 3a90 	vmov	s15, r3
 80070fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007102:	eddf 5a56 	vldr	s11, [pc, #344]	; 800725c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800710a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800710e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800711a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800711e:	e043      	b.n	80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	ee07 3a90 	vmov	s15, r3
 8007126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800712a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007268 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800712e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007132:	4b48      	ldr	r3, [pc, #288]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800713a:	ee07 3a90 	vmov	s15, r3
 800713e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007142:	ed97 6a03 	vldr	s12, [r7, #12]
 8007146:	eddf 5a45 	vldr	s11, [pc, #276]	; 800725c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800714a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800714e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007152:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800715a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800715e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007162:	e021      	b.n	80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	ee07 3a90 	vmov	s15, r3
 800716a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800716e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007264 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007176:	4b37      	ldr	r3, [pc, #220]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800717a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800717e:	ee07 3a90 	vmov	s15, r3
 8007182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007186:	ed97 6a03 	vldr	s12, [r7, #12]
 800718a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800725c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800718e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007196:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800719a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800719e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80071a8:	4b2a      	ldr	r3, [pc, #168]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ac:	0a5b      	lsrs	r3, r3, #9
 80071ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071b2:	ee07 3a90 	vmov	s15, r3
 80071b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80071c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ce:	ee17 2a90 	vmov	r2, s15
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80071d6:	4b1f      	ldr	r3, [pc, #124]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071da:	0c1b      	lsrs	r3, r3, #16
 80071dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071e0:	ee07 3a90 	vmov	s15, r3
 80071e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80071f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071fc:	ee17 2a90 	vmov	r2, s15
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007204:	4b13      	ldr	r3, [pc, #76]	; (8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007208:	0e1b      	lsrs	r3, r3, #24
 800720a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800720e:	ee07 3a90 	vmov	s15, r3
 8007212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007216:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800721a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800721e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800722a:	ee17 2a90 	vmov	r2, s15
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007232:	e008      	b.n	8007246 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	609a      	str	r2, [r3, #8]
}
 8007246:	bf00      	nop
 8007248:	3724      	adds	r7, #36	; 0x24
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	58024400 	.word	0x58024400
 8007258:	03d09000 	.word	0x03d09000
 800725c:	46000000 	.word	0x46000000
 8007260:	4c742400 	.word	0x4c742400
 8007264:	4a742400 	.word	0x4a742400
 8007268:	4bbebc20 	.word	0x4bbebc20

0800726c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800726c:	b480      	push	{r7}
 800726e:	b089      	sub	sp, #36	; 0x24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007274:	4ba1      	ldr	r3, [pc, #644]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007278:	f003 0303 	and.w	r3, r3, #3
 800727c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800727e:	4b9f      	ldr	r3, [pc, #636]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007282:	0d1b      	lsrs	r3, r3, #20
 8007284:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007288:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800728a:	4b9c      	ldr	r3, [pc, #624]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800728c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728e:	0a1b      	lsrs	r3, r3, #8
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007296:	4b99      	ldr	r3, [pc, #612]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729a:	08db      	lsrs	r3, r3, #3
 800729c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	fb02 f303 	mul.w	r3, r2, r3
 80072a6:	ee07 3a90 	vmov	s15, r3
 80072aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8111 	beq.w	80074dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	2b02      	cmp	r3, #2
 80072be:	f000 8083 	beq.w	80073c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	f200 80a1 	bhi.w	800740c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d003      	beq.n	80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d056      	beq.n	8007384 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80072d6:	e099      	b.n	800740c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072d8:	4b88      	ldr	r3, [pc, #544]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0320 	and.w	r3, r3, #32
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d02d      	beq.n	8007340 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072e4:	4b85      	ldr	r3, [pc, #532]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	08db      	lsrs	r3, r3, #3
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	4a84      	ldr	r2, [pc, #528]	; (8007500 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80072f0:	fa22 f303 	lsr.w	r3, r2, r3
 80072f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	ee07 3a90 	vmov	s15, r3
 80072fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800730a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800730e:	4b7b      	ldr	r3, [pc, #492]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007316:	ee07 3a90 	vmov	s15, r3
 800731a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800731e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007322:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007504 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800732a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800732e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800733a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800733e:	e087      	b.n	8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	ee07 3a90 	vmov	s15, r3
 8007346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800734a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007508 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800734e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007352:	4b6a      	ldr	r3, [pc, #424]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800735a:	ee07 3a90 	vmov	s15, r3
 800735e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007362:	ed97 6a03 	vldr	s12, [r7, #12]
 8007366:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007504 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800736a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800736e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007372:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800737a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800737e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007382:	e065      	b.n	8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	ee07 3a90 	vmov	s15, r3
 800738a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800738e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800750c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007396:	4b59      	ldr	r3, [pc, #356]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800739e:	ee07 3a90 	vmov	s15, r3
 80073a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80073aa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007504 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073c6:	e043      	b.n	8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	ee07 3a90 	vmov	s15, r3
 80073ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073d2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007510 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80073d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073da:	4b48      	ldr	r3, [pc, #288]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073e2:	ee07 3a90 	vmov	s15, r3
 80073e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80073ee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007504 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007406:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800740a:	e021      	b.n	8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	ee07 3a90 	vmov	s15, r3
 8007412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007416:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800750c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800741a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800741e:	4b37      	ldr	r3, [pc, #220]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007426:	ee07 3a90 	vmov	s15, r3
 800742a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800742e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007432:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007504 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800743a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800743e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800744a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800744e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007450:	4b2a      	ldr	r3, [pc, #168]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007454:	0a5b      	lsrs	r3, r3, #9
 8007456:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800745a:	ee07 3a90 	vmov	s15, r3
 800745e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007462:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007466:	ee37 7a87 	vadd.f32	s14, s15, s14
 800746a:	edd7 6a07 	vldr	s13, [r7, #28]
 800746e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007472:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007476:	ee17 2a90 	vmov	r2, s15
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800747e:	4b1f      	ldr	r3, [pc, #124]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007488:	ee07 3a90 	vmov	s15, r3
 800748c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007490:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007494:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007498:	edd7 6a07 	vldr	s13, [r7, #28]
 800749c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074a4:	ee17 2a90 	vmov	r2, s15
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80074ac:	4b13      	ldr	r3, [pc, #76]	; (80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b0:	0e1b      	lsrs	r3, r3, #24
 80074b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80074c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80074c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80074ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074d2:	ee17 2a90 	vmov	r2, s15
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80074da:	e008      	b.n	80074ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	609a      	str	r2, [r3, #8]
}
 80074ee:	bf00      	nop
 80074f0:	3724      	adds	r7, #36	; 0x24
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	58024400 	.word	0x58024400
 8007500:	03d09000 	.word	0x03d09000
 8007504:	46000000 	.word	0x46000000
 8007508:	4c742400 	.word	0x4c742400
 800750c:	4a742400 	.word	0x4a742400
 8007510:	4bbebc20 	.word	0x4bbebc20

08007514 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007514:	b480      	push	{r7}
 8007516:	b089      	sub	sp, #36	; 0x24
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800751c:	4ba0      	ldr	r3, [pc, #640]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800751e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007520:	f003 0303 	and.w	r3, r3, #3
 8007524:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007526:	4b9e      	ldr	r3, [pc, #632]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800752a:	091b      	lsrs	r3, r3, #4
 800752c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007530:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007532:	4b9b      	ldr	r3, [pc, #620]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007536:	f003 0301 	and.w	r3, r3, #1
 800753a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800753c:	4b98      	ldr	r3, [pc, #608]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800753e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007540:	08db      	lsrs	r3, r3, #3
 8007542:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	fb02 f303 	mul.w	r3, r2, r3
 800754c:	ee07 3a90 	vmov	s15, r3
 8007550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007554:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	f000 8111 	beq.w	8007782 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	2b02      	cmp	r3, #2
 8007564:	f000 8083 	beq.w	800766e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	2b02      	cmp	r3, #2
 800756c:	f200 80a1 	bhi.w	80076b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d056      	beq.n	800762a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800757c:	e099      	b.n	80076b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800757e:	4b88      	ldr	r3, [pc, #544]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0320 	and.w	r3, r3, #32
 8007586:	2b00      	cmp	r3, #0
 8007588:	d02d      	beq.n	80075e6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800758a:	4b85      	ldr	r3, [pc, #532]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	08db      	lsrs	r3, r3, #3
 8007590:	f003 0303 	and.w	r3, r3, #3
 8007594:	4a83      	ldr	r2, [pc, #524]	; (80077a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007596:	fa22 f303 	lsr.w	r3, r2, r3
 800759a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	ee07 3a90 	vmov	s15, r3
 80075a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	ee07 3a90 	vmov	s15, r3
 80075ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075b4:	4b7a      	ldr	r3, [pc, #488]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80075b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075bc:	ee07 3a90 	vmov	s15, r3
 80075c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80075c8:	eddf 5a77 	vldr	s11, [pc, #476]	; 80077a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80075cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80075d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80075e4:	e087      	b.n	80076f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	ee07 3a90 	vmov	s15, r3
 80075ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80077ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80075f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075f8:	4b69      	ldr	r3, [pc, #420]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80075fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007600:	ee07 3a90 	vmov	s15, r3
 8007604:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007608:	ed97 6a03 	vldr	s12, [r7, #12]
 800760c:	eddf 5a66 	vldr	s11, [pc, #408]	; 80077a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007610:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007614:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007618:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800761c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007624:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007628:	e065      	b.n	80076f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	ee07 3a90 	vmov	s15, r3
 8007630:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007634:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80077b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007638:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800763c:	4b58      	ldr	r3, [pc, #352]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800763e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007644:	ee07 3a90 	vmov	s15, r3
 8007648:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800764c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007650:	eddf 5a55 	vldr	s11, [pc, #340]	; 80077a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007654:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007658:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800765c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007660:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007668:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800766c:	e043      	b.n	80076f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	ee07 3a90 	vmov	s15, r3
 8007674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007678:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80077b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800767c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007680:	4b47      	ldr	r3, [pc, #284]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007688:	ee07 3a90 	vmov	s15, r3
 800768c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007690:	ed97 6a03 	vldr	s12, [r7, #12]
 8007694:	eddf 5a44 	vldr	s11, [pc, #272]	; 80077a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007698:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800769c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80076a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076b0:	e021      	b.n	80076f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	ee07 3a90 	vmov	s15, r3
 80076b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076bc:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80077ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80076c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076c4:	4b36      	ldr	r3, [pc, #216]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076cc:	ee07 3a90 	vmov	s15, r3
 80076d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80076d8:	eddf 5a33 	vldr	s11, [pc, #204]	; 80077a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80076dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80076e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076f4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80076f6:	4b2a      	ldr	r3, [pc, #168]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fa:	0a5b      	lsrs	r3, r3, #9
 80076fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007700:	ee07 3a90 	vmov	s15, r3
 8007704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007708:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800770c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007710:	edd7 6a07 	vldr	s13, [r7, #28]
 8007714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800771c:	ee17 2a90 	vmov	r2, s15
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007724:	4b1e      	ldr	r3, [pc, #120]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007728:	0c1b      	lsrs	r3, r3, #16
 800772a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800772e:	ee07 3a90 	vmov	s15, r3
 8007732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007736:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800773a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800773e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800774a:	ee17 2a90 	vmov	r2, s15
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007752:	4b13      	ldr	r3, [pc, #76]	; (80077a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007756:	0e1b      	lsrs	r3, r3, #24
 8007758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800775c:	ee07 3a90 	vmov	s15, r3
 8007760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007764:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007768:	ee37 7a87 	vadd.f32	s14, s15, s14
 800776c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007770:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007778:	ee17 2a90 	vmov	r2, s15
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007780:	e008      	b.n	8007794 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	609a      	str	r2, [r3, #8]
}
 8007794:	bf00      	nop
 8007796:	3724      	adds	r7, #36	; 0x24
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	58024400 	.word	0x58024400
 80077a4:	03d09000 	.word	0x03d09000
 80077a8:	46000000 	.word	0x46000000
 80077ac:	4c742400 	.word	0x4c742400
 80077b0:	4a742400 	.word	0x4a742400
 80077b4:	4bbebc20 	.word	0x4bbebc20

080077b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077c2:	2300      	movs	r3, #0
 80077c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80077c6:	4b53      	ldr	r3, [pc, #332]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80077c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ca:	f003 0303 	and.w	r3, r3, #3
 80077ce:	2b03      	cmp	r3, #3
 80077d0:	d101      	bne.n	80077d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e099      	b.n	800790a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80077d6:	4b4f      	ldr	r3, [pc, #316]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a4e      	ldr	r2, [pc, #312]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80077dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80077e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077e2:	f7f9 fddb 	bl	800139c <HAL_GetTick>
 80077e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80077e8:	e008      	b.n	80077fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80077ea:	f7f9 fdd7 	bl	800139c <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d901      	bls.n	80077fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	e086      	b.n	800790a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80077fc:	4b45      	ldr	r3, [pc, #276]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d1f0      	bne.n	80077ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007808:	4b42      	ldr	r3, [pc, #264]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 800780a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800780c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	031b      	lsls	r3, r3, #12
 8007816:	493f      	ldr	r1, [pc, #252]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007818:	4313      	orrs	r3, r2
 800781a:	628b      	str	r3, [r1, #40]	; 0x28
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	3b01      	subs	r3, #1
 8007822:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	3b01      	subs	r3, #1
 800782c:	025b      	lsls	r3, r3, #9
 800782e:	b29b      	uxth	r3, r3
 8007830:	431a      	orrs	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	3b01      	subs	r3, #1
 8007838:	041b      	lsls	r3, r3, #16
 800783a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800783e:	431a      	orrs	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	3b01      	subs	r3, #1
 8007846:	061b      	lsls	r3, r3, #24
 8007848:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800784c:	4931      	ldr	r1, [pc, #196]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 800784e:	4313      	orrs	r3, r2
 8007850:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007852:	4b30      	ldr	r3, [pc, #192]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007856:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	492d      	ldr	r1, [pc, #180]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007860:	4313      	orrs	r3, r2
 8007862:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007864:	4b2b      	ldr	r3, [pc, #172]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	f023 0220 	bic.w	r2, r3, #32
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	699b      	ldr	r3, [r3, #24]
 8007870:	4928      	ldr	r1, [pc, #160]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007872:	4313      	orrs	r3, r2
 8007874:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007876:	4b27      	ldr	r3, [pc, #156]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787a:	4a26      	ldr	r2, [pc, #152]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 800787c:	f023 0310 	bic.w	r3, r3, #16
 8007880:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007882:	4b24      	ldr	r3, [pc, #144]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007884:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007886:	4b24      	ldr	r3, [pc, #144]	; (8007918 <RCCEx_PLL2_Config+0x160>)
 8007888:	4013      	ands	r3, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	69d2      	ldr	r2, [r2, #28]
 800788e:	00d2      	lsls	r2, r2, #3
 8007890:	4920      	ldr	r1, [pc, #128]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007892:	4313      	orrs	r3, r2
 8007894:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007896:	4b1f      	ldr	r3, [pc, #124]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 8007898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789a:	4a1e      	ldr	r2, [pc, #120]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 800789c:	f043 0310 	orr.w	r3, r3, #16
 80078a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d106      	bne.n	80078b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80078a8:	4b1a      	ldr	r3, [pc, #104]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ac:	4a19      	ldr	r2, [pc, #100]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80078b4:	e00f      	b.n	80078d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d106      	bne.n	80078ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80078bc:	4b15      	ldr	r3, [pc, #84]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c0:	4a14      	ldr	r2, [pc, #80]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80078c8:	e005      	b.n	80078d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80078ca:	4b12      	ldr	r3, [pc, #72]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ce:	4a11      	ldr	r2, [pc, #68]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80078d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80078d6:	4b0f      	ldr	r3, [pc, #60]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a0e      	ldr	r2, [pc, #56]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078e2:	f7f9 fd5b 	bl	800139c <HAL_GetTick>
 80078e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80078e8:	e008      	b.n	80078fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80078ea:	f7f9 fd57 	bl	800139c <HAL_GetTick>
 80078ee:	4602      	mov	r2, r0
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	2b02      	cmp	r3, #2
 80078f6:	d901      	bls.n	80078fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	e006      	b.n	800790a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80078fc:	4b05      	ldr	r3, [pc, #20]	; (8007914 <RCCEx_PLL2_Config+0x15c>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d0f0      	beq.n	80078ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	58024400 	.word	0x58024400
 8007918:	ffff0007 	.word	0xffff0007

0800791c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007926:	2300      	movs	r3, #0
 8007928:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800792a:	4b53      	ldr	r3, [pc, #332]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 800792c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	2b03      	cmp	r3, #3
 8007934:	d101      	bne.n	800793a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e099      	b.n	8007a6e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800793a:	4b4f      	ldr	r3, [pc, #316]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a4e      	ldr	r2, [pc, #312]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007940:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007944:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007946:	f7f9 fd29 	bl	800139c <HAL_GetTick>
 800794a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800794c:	e008      	b.n	8007960 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800794e:	f7f9 fd25 	bl	800139c <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d901      	bls.n	8007960 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e086      	b.n	8007a6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007960:	4b45      	ldr	r3, [pc, #276]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1f0      	bne.n	800794e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800796c:	4b42      	ldr	r3, [pc, #264]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 800796e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007970:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	051b      	lsls	r3, r3, #20
 800797a:	493f      	ldr	r1, [pc, #252]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 800797c:	4313      	orrs	r3, r2
 800797e:	628b      	str	r3, [r1, #40]	; 0x28
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	3b01      	subs	r3, #1
 8007986:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	3b01      	subs	r3, #1
 8007990:	025b      	lsls	r3, r3, #9
 8007992:	b29b      	uxth	r3, r3
 8007994:	431a      	orrs	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	3b01      	subs	r3, #1
 800799c:	041b      	lsls	r3, r3, #16
 800799e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80079a2:	431a      	orrs	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	3b01      	subs	r3, #1
 80079aa:	061b      	lsls	r3, r3, #24
 80079ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80079b0:	4931      	ldr	r1, [pc, #196]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80079b6:	4b30      	ldr	r3, [pc, #192]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	492d      	ldr	r1, [pc, #180]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80079c8:	4b2b      	ldr	r3, [pc, #172]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079cc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	699b      	ldr	r3, [r3, #24]
 80079d4:	4928      	ldr	r1, [pc, #160]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079d6:	4313      	orrs	r3, r2
 80079d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80079da:	4b27      	ldr	r3, [pc, #156]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079de:	4a26      	ldr	r2, [pc, #152]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80079e6:	4b24      	ldr	r3, [pc, #144]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079ea:	4b24      	ldr	r3, [pc, #144]	; (8007a7c <RCCEx_PLL3_Config+0x160>)
 80079ec:	4013      	ands	r3, r2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	69d2      	ldr	r2, [r2, #28]
 80079f2:	00d2      	lsls	r2, r2, #3
 80079f4:	4920      	ldr	r1, [pc, #128]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80079fa:	4b1f      	ldr	r3, [pc, #124]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 80079fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079fe:	4a1e      	ldr	r2, [pc, #120]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a04:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d106      	bne.n	8007a1a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007a0c:	4b1a      	ldr	r3, [pc, #104]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a10:	4a19      	ldr	r2, [pc, #100]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a12:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007a16:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007a18:	e00f      	b.n	8007a3a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d106      	bne.n	8007a2e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007a20:	4b15      	ldr	r3, [pc, #84]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a24:	4a14      	ldr	r2, [pc, #80]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a26:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007a2a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007a2c:	e005      	b.n	8007a3a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007a2e:	4b12      	ldr	r3, [pc, #72]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a32:	4a11      	ldr	r2, [pc, #68]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a38:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007a3a:	4b0f      	ldr	r3, [pc, #60]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a0e      	ldr	r2, [pc, #56]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a46:	f7f9 fca9 	bl	800139c <HAL_GetTick>
 8007a4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a4c:	e008      	b.n	8007a60 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007a4e:	f7f9 fca5 	bl	800139c <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d901      	bls.n	8007a60 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e006      	b.n	8007a6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a60:	4b05      	ldr	r3, [pc, #20]	; (8007a78 <RCCEx_PLL3_Config+0x15c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0f0      	beq.n	8007a4e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3710      	adds	r7, #16
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	58024400 	.word	0x58024400
 8007a7c:	ffff0007 	.word	0xffff0007

08007a80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a80:	b084      	sub	sp, #16
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b084      	sub	sp, #16
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
 8007a8a:	f107 001c 	add.w	r0, r7, #28
 8007a8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d120      	bne.n	8007ada <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	4b2a      	ldr	r3, [pc, #168]	; (8007b54 <USB_CoreInit+0xd4>)
 8007aaa:	4013      	ands	r3, r2
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007abc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d105      	bne.n	8007ace <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f001 faf8 	bl	80090c4 <USB_CoreReset>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	73fb      	strb	r3, [r7, #15]
 8007ad8:	e01a      	b.n	8007b10 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f001 faec 	bl	80090c4 <USB_CoreReset>
 8007aec:	4603      	mov	r3, r0
 8007aee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d106      	bne.n	8007b04 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	639a      	str	r2, [r3, #56]	; 0x38
 8007b02:	e005      	b.n	8007b10 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d116      	bne.n	8007b44 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007b24:	4b0c      	ldr	r3, [pc, #48]	; (8007b58 <USB_CoreInit+0xd8>)
 8007b26:	4313      	orrs	r3, r2
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f043 0206 	orr.w	r2, r3, #6
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	f043 0220 	orr.w	r2, r3, #32
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3710      	adds	r7, #16
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b50:	b004      	add	sp, #16
 8007b52:	4770      	bx	lr
 8007b54:	ffbdffbf 	.word	0xffbdffbf
 8007b58:	03ee0000 	.word	0x03ee0000

08007b5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	4613      	mov	r3, r2
 8007b68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b6a:	79fb      	ldrb	r3, [r7, #7]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d165      	bne.n	8007c3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	4a41      	ldr	r2, [pc, #260]	; (8007c78 <USB_SetTurnaroundTime+0x11c>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d906      	bls.n	8007b86 <USB_SetTurnaroundTime+0x2a>
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	4a40      	ldr	r2, [pc, #256]	; (8007c7c <USB_SetTurnaroundTime+0x120>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d202      	bcs.n	8007b86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b80:	230f      	movs	r3, #15
 8007b82:	617b      	str	r3, [r7, #20]
 8007b84:	e062      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	4a3c      	ldr	r2, [pc, #240]	; (8007c7c <USB_SetTurnaroundTime+0x120>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d306      	bcc.n	8007b9c <USB_SetTurnaroundTime+0x40>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4a3b      	ldr	r2, [pc, #236]	; (8007c80 <USB_SetTurnaroundTime+0x124>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d202      	bcs.n	8007b9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b96:	230e      	movs	r3, #14
 8007b98:	617b      	str	r3, [r7, #20]
 8007b9a:	e057      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4a38      	ldr	r2, [pc, #224]	; (8007c80 <USB_SetTurnaroundTime+0x124>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d306      	bcc.n	8007bb2 <USB_SetTurnaroundTime+0x56>
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	4a37      	ldr	r2, [pc, #220]	; (8007c84 <USB_SetTurnaroundTime+0x128>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d202      	bcs.n	8007bb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007bac:	230d      	movs	r3, #13
 8007bae:	617b      	str	r3, [r7, #20]
 8007bb0:	e04c      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	4a33      	ldr	r2, [pc, #204]	; (8007c84 <USB_SetTurnaroundTime+0x128>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d306      	bcc.n	8007bc8 <USB_SetTurnaroundTime+0x6c>
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	4a32      	ldr	r2, [pc, #200]	; (8007c88 <USB_SetTurnaroundTime+0x12c>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d802      	bhi.n	8007bc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bc2:	230c      	movs	r3, #12
 8007bc4:	617b      	str	r3, [r7, #20]
 8007bc6:	e041      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	4a2f      	ldr	r2, [pc, #188]	; (8007c88 <USB_SetTurnaroundTime+0x12c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d906      	bls.n	8007bde <USB_SetTurnaroundTime+0x82>
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	4a2e      	ldr	r2, [pc, #184]	; (8007c8c <USB_SetTurnaroundTime+0x130>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d802      	bhi.n	8007bde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007bd8:	230b      	movs	r3, #11
 8007bda:	617b      	str	r3, [r7, #20]
 8007bdc:	e036      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	4a2a      	ldr	r2, [pc, #168]	; (8007c8c <USB_SetTurnaroundTime+0x130>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d906      	bls.n	8007bf4 <USB_SetTurnaroundTime+0x98>
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	4a29      	ldr	r2, [pc, #164]	; (8007c90 <USB_SetTurnaroundTime+0x134>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d802      	bhi.n	8007bf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007bee:	230a      	movs	r3, #10
 8007bf0:	617b      	str	r3, [r7, #20]
 8007bf2:	e02b      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	4a26      	ldr	r2, [pc, #152]	; (8007c90 <USB_SetTurnaroundTime+0x134>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d906      	bls.n	8007c0a <USB_SetTurnaroundTime+0xae>
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	4a25      	ldr	r2, [pc, #148]	; (8007c94 <USB_SetTurnaroundTime+0x138>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d202      	bcs.n	8007c0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c04:	2309      	movs	r3, #9
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	e020      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	4a21      	ldr	r2, [pc, #132]	; (8007c94 <USB_SetTurnaroundTime+0x138>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d306      	bcc.n	8007c20 <USB_SetTurnaroundTime+0xc4>
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	4a20      	ldr	r2, [pc, #128]	; (8007c98 <USB_SetTurnaroundTime+0x13c>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d802      	bhi.n	8007c20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c1a:	2308      	movs	r3, #8
 8007c1c:	617b      	str	r3, [r7, #20]
 8007c1e:	e015      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	4a1d      	ldr	r2, [pc, #116]	; (8007c98 <USB_SetTurnaroundTime+0x13c>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d906      	bls.n	8007c36 <USB_SetTurnaroundTime+0xda>
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	4a1c      	ldr	r2, [pc, #112]	; (8007c9c <USB_SetTurnaroundTime+0x140>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d202      	bcs.n	8007c36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c30:	2307      	movs	r3, #7
 8007c32:	617b      	str	r3, [r7, #20]
 8007c34:	e00a      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c36:	2306      	movs	r3, #6
 8007c38:	617b      	str	r3, [r7, #20]
 8007c3a:	e007      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c3c:	79fb      	ldrb	r3, [r7, #7]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d102      	bne.n	8007c48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c42:	2309      	movs	r3, #9
 8007c44:	617b      	str	r3, [r7, #20]
 8007c46:	e001      	b.n	8007c4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c48:	2309      	movs	r3, #9
 8007c4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	029b      	lsls	r3, r3, #10
 8007c60:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007c64:	431a      	orrs	r2, r3
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	371c      	adds	r7, #28
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr
 8007c78:	00d8acbf 	.word	0x00d8acbf
 8007c7c:	00e4e1c0 	.word	0x00e4e1c0
 8007c80:	00f42400 	.word	0x00f42400
 8007c84:	01067380 	.word	0x01067380
 8007c88:	011a499f 	.word	0x011a499f
 8007c8c:	01312cff 	.word	0x01312cff
 8007c90:	014ca43f 	.word	0x014ca43f
 8007c94:	016e3600 	.word	0x016e3600
 8007c98:	01a6ab1f 	.word	0x01a6ab1f
 8007c9c:	01e84800 	.word	0x01e84800

08007ca0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f043 0201 	orr.w	r2, r3, #1
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr

08007cc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc2:	b480      	push	{r7}
 8007cc4:	b083      	sub	sp, #12
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f023 0201 	bic.w	r2, r3, #1
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	460b      	mov	r3, r1
 8007cee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d00:	78fb      	ldrb	r3, [r7, #3]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d115      	bne.n	8007d32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d12:	2001      	movs	r0, #1
 8007d14:	f7f9 fb4e 	bl	80013b4 <HAL_Delay>
      ms++;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f001 f93f 	bl	8008fa2 <USB_GetMode>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d01e      	beq.n	8007d68 <USB_SetCurrentMode+0x84>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2b31      	cmp	r3, #49	; 0x31
 8007d2e:	d9f0      	bls.n	8007d12 <USB_SetCurrentMode+0x2e>
 8007d30:	e01a      	b.n	8007d68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d32:	78fb      	ldrb	r3, [r7, #3]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d115      	bne.n	8007d64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d44:	2001      	movs	r0, #1
 8007d46:	f7f9 fb35 	bl	80013b4 <HAL_Delay>
      ms++;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f001 f926 	bl	8008fa2 <USB_GetMode>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d005      	beq.n	8007d68 <USB_SetCurrentMode+0x84>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2b31      	cmp	r3, #49	; 0x31
 8007d60:	d9f0      	bls.n	8007d44 <USB_SetCurrentMode+0x60>
 8007d62:	e001      	b.n	8007d68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e005      	b.n	8007d74 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2b32      	cmp	r3, #50	; 0x32
 8007d6c:	d101      	bne.n	8007d72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e000      	b.n	8007d74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b086      	sub	sp, #24
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
 8007d86:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d96:	2300      	movs	r3, #0
 8007d98:	613b      	str	r3, [r7, #16]
 8007d9a:	e009      	b.n	8007db0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	3340      	adds	r3, #64	; 0x40
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	2200      	movs	r2, #0
 8007da8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	3301      	adds	r3, #1
 8007dae:	613b      	str	r3, [r7, #16]
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	2b0e      	cmp	r3, #14
 8007db4:	d9f2      	bls.n	8007d9c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d11c      	bne.n	8007df6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007dca:	f043 0302 	orr.w	r3, r3, #2
 8007dce:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	601a      	str	r2, [r3, #0]
 8007df4:	e005      	b.n	8007e02 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dfa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e08:	461a      	mov	r2, r3
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e14:	4619      	mov	r1, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	680b      	ldr	r3, [r1, #0]
 8007e20:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d10c      	bne.n	8007e42 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d104      	bne.n	8007e38 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e2e:	2100      	movs	r1, #0
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 f965 	bl	8008100 <USB_SetDevSpeed>
 8007e36:	e008      	b.n	8007e4a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e38:	2101      	movs	r1, #1
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f960 	bl	8008100 <USB_SetDevSpeed>
 8007e40:	e003      	b.n	8007e4a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e42:	2103      	movs	r1, #3
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f95b 	bl	8008100 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e4a:	2110      	movs	r1, #16
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 f8f3 	bl	8008038 <USB_FlushTxFifo>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d001      	beq.n	8007e5c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 f91f 	bl	80080a0 <USB_FlushRxFifo>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d001      	beq.n	8007e6c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e72:	461a      	mov	r2, r3
 8007e74:	2300      	movs	r3, #0
 8007e76:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e7e:	461a      	mov	r2, r3
 8007e80:	2300      	movs	r3, #0
 8007e82:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e90:	2300      	movs	r3, #0
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	e043      	b.n	8007f1e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	015a      	lsls	r2, r3, #5
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007eac:	d118      	bne.n	8007ee0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10a      	bne.n	8007eca <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	e013      	b.n	8007ef2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	e008      	b.n	8007ef2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eec:	461a      	mov	r2, r3
 8007eee:	2300      	movs	r3, #0
 8007ef0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	015a      	lsls	r2, r3, #5
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	4413      	add	r3, r2
 8007efa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007efe:	461a      	mov	r2, r3
 8007f00:	2300      	movs	r3, #0
 8007f02:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	015a      	lsls	r2, r3, #5
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f10:	461a      	mov	r2, r3
 8007f12:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	613b      	str	r3, [r7, #16]
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f20:	693a      	ldr	r2, [r7, #16]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d3b7      	bcc.n	8007e96 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f26:	2300      	movs	r3, #0
 8007f28:	613b      	str	r3, [r7, #16]
 8007f2a:	e043      	b.n	8007fb4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	015a      	lsls	r2, r3, #5
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f42:	d118      	bne.n	8007f76 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10a      	bne.n	8007f60 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f56:	461a      	mov	r2, r3
 8007f58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f5c:	6013      	str	r3, [r2, #0]
 8007f5e:	e013      	b.n	8007f88 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f72:	6013      	str	r3, [r2, #0]
 8007f74:	e008      	b.n	8007f88 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f82:	461a      	mov	r2, r3
 8007f84:	2300      	movs	r3, #0
 8007f86:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	015a      	lsls	r2, r3, #5
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f94:	461a      	mov	r2, r3
 8007f96:	2300      	movs	r3, #0
 8007f98:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	015a      	lsls	r2, r3, #5
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007fac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	613b      	str	r3, [r7, #16]
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d3b7      	bcc.n	8007f2c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007fdc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d105      	bne.n	8007ff0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	f043 0210 	orr.w	r2, r3, #16
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	699a      	ldr	r2, [r3, #24]
 8007ff4:	4b0e      	ldr	r3, [pc, #56]	; (8008030 <USB_DevInit+0x2b4>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d005      	beq.n	800800e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	f043 0208 	orr.w	r2, r3, #8
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800800e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008010:	2b01      	cmp	r3, #1
 8008012:	d105      	bne.n	8008020 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	699a      	ldr	r2, [r3, #24]
 8008018:	4b06      	ldr	r3, [pc, #24]	; (8008034 <USB_DevInit+0x2b8>)
 800801a:	4313      	orrs	r3, r2
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008020:	7dfb      	ldrb	r3, [r7, #23]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800802c:	b004      	add	sp, #16
 800802e:	4770      	bx	lr
 8008030:	803c3800 	.word	0x803c3800
 8008034:	40000004 	.word	0x40000004

08008038 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008042:	2300      	movs	r3, #0
 8008044:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	3301      	adds	r3, #1
 800804a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	4a13      	ldr	r2, [pc, #76]	; (800809c <USB_FlushTxFifo+0x64>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d901      	bls.n	8008058 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008054:	2303      	movs	r3, #3
 8008056:	e01b      	b.n	8008090 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	2b00      	cmp	r3, #0
 800805e:	daf2      	bge.n	8008046 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008060:	2300      	movs	r3, #0
 8008062:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	019b      	lsls	r3, r3, #6
 8008068:	f043 0220 	orr.w	r2, r3, #32
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	3301      	adds	r3, #1
 8008074:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4a08      	ldr	r2, [pc, #32]	; (800809c <USB_FlushTxFifo+0x64>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d901      	bls.n	8008082 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e006      	b.n	8008090 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	f003 0320 	and.w	r3, r3, #32
 800808a:	2b20      	cmp	r3, #32
 800808c:	d0f0      	beq.n	8008070 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800808e:	2300      	movs	r3, #0
}
 8008090:	4618      	mov	r0, r3
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	00030d40 	.word	0x00030d40

080080a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	3301      	adds	r3, #1
 80080b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	4a11      	ldr	r2, [pc, #68]	; (80080fc <USB_FlushRxFifo+0x5c>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d901      	bls.n	80080be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	e018      	b.n	80080f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	daf2      	bge.n	80080ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080c6:	2300      	movs	r3, #0
 80080c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2210      	movs	r2, #16
 80080ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	3301      	adds	r3, #1
 80080d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4a08      	ldr	r2, [pc, #32]	; (80080fc <USB_FlushRxFifo+0x5c>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d901      	bls.n	80080e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e006      	b.n	80080f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	f003 0310 	and.w	r3, r3, #16
 80080ea:	2b10      	cmp	r3, #16
 80080ec:	d0f0      	beq.n	80080d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3714      	adds	r7, #20
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	00030d40 	.word	0x00030d40

08008100 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	460b      	mov	r3, r1
 800810a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	68f9      	ldr	r1, [r7, #12]
 800811c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008120:	4313      	orrs	r3, r2
 8008122:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008132:	b480      	push	{r7}
 8008134:	b087      	sub	sp, #28
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f003 0306 	and.w	r3, r3, #6
 800814a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d102      	bne.n	8008158 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008152:	2300      	movs	r3, #0
 8008154:	75fb      	strb	r3, [r7, #23]
 8008156:	e00a      	b.n	800816e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b02      	cmp	r3, #2
 800815c:	d002      	beq.n	8008164 <USB_GetDevSpeed+0x32>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b06      	cmp	r3, #6
 8008162:	d102      	bne.n	800816a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008164:	2302      	movs	r3, #2
 8008166:	75fb      	strb	r3, [r7, #23]
 8008168:	e001      	b.n	800816e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800816a:	230f      	movs	r3, #15
 800816c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800816e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008170:	4618      	mov	r0, r3
 8008172:	371c      	adds	r7, #28
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	785b      	ldrb	r3, [r3, #1]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d139      	bne.n	800820c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800819e:	69da      	ldr	r2, [r3, #28]
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	f003 030f 	and.w	r3, r3, #15
 80081a8:	2101      	movs	r1, #1
 80081aa:	fa01 f303 	lsl.w	r3, r1, r3
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	68f9      	ldr	r1, [r7, #12]
 80081b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081b6:	4313      	orrs	r3, r2
 80081b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d153      	bne.n	8008278 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	015a      	lsls	r2, r3, #5
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	4413      	add	r3, r2
 80081d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	791b      	ldrb	r3, [r3, #4]
 80081ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	059b      	lsls	r3, r3, #22
 80081f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081f4:	431a      	orrs	r2, r3
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	0159      	lsls	r1, r3, #5
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	440b      	add	r3, r1
 80081fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008202:	4619      	mov	r1, r3
 8008204:	4b20      	ldr	r3, [pc, #128]	; (8008288 <USB_ActivateEndpoint+0x10c>)
 8008206:	4313      	orrs	r3, r2
 8008208:	600b      	str	r3, [r1, #0]
 800820a:	e035      	b.n	8008278 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008212:	69da      	ldr	r2, [r3, #28]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	f003 030f 	and.w	r3, r3, #15
 800821c:	2101      	movs	r1, #1
 800821e:	fa01 f303 	lsl.w	r3, r1, r3
 8008222:	041b      	lsls	r3, r3, #16
 8008224:	68f9      	ldr	r1, [r7, #12]
 8008226:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800822a:	4313      	orrs	r3, r2
 800822c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	015a      	lsls	r2, r3, #5
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	4413      	add	r3, r2
 8008236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d119      	bne.n	8008278 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	015a      	lsls	r2, r3, #5
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	4413      	add	r3, r2
 800824c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	791b      	ldrb	r3, [r3, #4]
 800825e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008260:	430b      	orrs	r3, r1
 8008262:	431a      	orrs	r2, r3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	0159      	lsls	r1, r3, #5
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	440b      	add	r3, r1
 800826c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008270:	4619      	mov	r1, r3
 8008272:	4b05      	ldr	r3, [pc, #20]	; (8008288 <USB_ActivateEndpoint+0x10c>)
 8008274:	4313      	orrs	r3, r2
 8008276:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	10008000 	.word	0x10008000

0800828c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	785b      	ldrb	r3, [r3, #1]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d161      	bne.n	800836c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	015a      	lsls	r2, r3, #5
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	4413      	add	r3, r2
 80082b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082be:	d11f      	bne.n	8008300 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	015a      	lsls	r2, r3, #5
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4413      	add	r3, r2
 80082c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	0151      	lsls	r1, r2, #5
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	440a      	add	r2, r1
 80082d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80082de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	015a      	lsls	r2, r3, #5
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	4413      	add	r3, r2
 80082e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	0151      	lsls	r1, r2, #5
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	440a      	add	r2, r1
 80082f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80082fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008306:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	f003 030f 	and.w	r3, r3, #15
 8008310:	2101      	movs	r1, #1
 8008312:	fa01 f303 	lsl.w	r3, r1, r3
 8008316:	b29b      	uxth	r3, r3
 8008318:	43db      	mvns	r3, r3
 800831a:	68f9      	ldr	r1, [r7, #12]
 800831c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008320:	4013      	ands	r3, r2
 8008322:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	f003 030f 	and.w	r3, r3, #15
 8008334:	2101      	movs	r1, #1
 8008336:	fa01 f303 	lsl.w	r3, r1, r3
 800833a:	b29b      	uxth	r3, r3
 800833c:	43db      	mvns	r3, r3
 800833e:	68f9      	ldr	r1, [r7, #12]
 8008340:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008344:	4013      	ands	r3, r2
 8008346:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	4413      	add	r3, r2
 8008350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	0159      	lsls	r1, r3, #5
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	440b      	add	r3, r1
 800835e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008362:	4619      	mov	r1, r3
 8008364:	4b35      	ldr	r3, [pc, #212]	; (800843c <USB_DeactivateEndpoint+0x1b0>)
 8008366:	4013      	ands	r3, r2
 8008368:	600b      	str	r3, [r1, #0]
 800836a:	e060      	b.n	800842e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	015a      	lsls	r2, r3, #5
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	4413      	add	r3, r2
 8008374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800837e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008382:	d11f      	bne.n	80083c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	4413      	add	r3, r2
 800838c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68ba      	ldr	r2, [r7, #8]
 8008394:	0151      	lsls	r1, r2, #5
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	440a      	add	r2, r1
 800839a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800839e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80083a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	0151      	lsls	r1, r2, #5
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	440a      	add	r2, r1
 80083ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80083c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	f003 030f 	and.w	r3, r3, #15
 80083d4:	2101      	movs	r1, #1
 80083d6:	fa01 f303 	lsl.w	r3, r1, r3
 80083da:	041b      	lsls	r3, r3, #16
 80083dc:	43db      	mvns	r3, r3
 80083de:	68f9      	ldr	r1, [r7, #12]
 80083e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083e4:	4013      	ands	r3, r2
 80083e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ee:	69da      	ldr	r2, [r3, #28]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	f003 030f 	and.w	r3, r3, #15
 80083f8:	2101      	movs	r1, #1
 80083fa:	fa01 f303 	lsl.w	r3, r1, r3
 80083fe:	041b      	lsls	r3, r3, #16
 8008400:	43db      	mvns	r3, r3
 8008402:	68f9      	ldr	r1, [r7, #12]
 8008404:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008408:	4013      	ands	r3, r2
 800840a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	015a      	lsls	r2, r3, #5
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	4413      	add	r3, r2
 8008414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	0159      	lsls	r1, r3, #5
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	440b      	add	r3, r1
 8008422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008426:	4619      	mov	r1, r3
 8008428:	4b05      	ldr	r3, [pc, #20]	; (8008440 <USB_DeactivateEndpoint+0x1b4>)
 800842a:	4013      	ands	r3, r2
 800842c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800842e:	2300      	movs	r3, #0
}
 8008430:	4618      	mov	r0, r3
 8008432:	3714      	adds	r7, #20
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr
 800843c:	ec337800 	.word	0xec337800
 8008440:	eff37800 	.word	0xeff37800

08008444 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b08a      	sub	sp, #40	; 0x28
 8008448:	af02      	add	r7, sp, #8
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	4613      	mov	r3, r2
 8008450:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	785b      	ldrb	r3, [r3, #1]
 8008460:	2b01      	cmp	r3, #1
 8008462:	f040 8181 	bne.w	8008768 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d132      	bne.n	80084d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	4413      	add	r3, r2
 8008476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800847a:	691a      	ldr	r2, [r3, #16]
 800847c:	69bb      	ldr	r3, [r7, #24]
 800847e:	0159      	lsls	r1, r3, #5
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	440b      	add	r3, r1
 8008484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008488:	4619      	mov	r1, r3
 800848a:	4ba5      	ldr	r3, [pc, #660]	; (8008720 <USB_EPStartXfer+0x2dc>)
 800848c:	4013      	ands	r3, r2
 800848e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	015a      	lsls	r2, r3, #5
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	4413      	add	r3, r2
 8008498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	0151      	lsls	r1, r2, #5
 80084a2:	69fa      	ldr	r2, [r7, #28]
 80084a4:	440a      	add	r2, r1
 80084a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	015a      	lsls	r2, r3, #5
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	4413      	add	r3, r2
 80084b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084bc:	691a      	ldr	r2, [r3, #16]
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	0159      	lsls	r1, r3, #5
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	440b      	add	r3, r1
 80084c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ca:	4619      	mov	r1, r3
 80084cc:	4b95      	ldr	r3, [pc, #596]	; (8008724 <USB_EPStartXfer+0x2e0>)
 80084ce:	4013      	ands	r3, r2
 80084d0:	610b      	str	r3, [r1, #16]
 80084d2:	e092      	b.n	80085fa <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e0:	691a      	ldr	r2, [r3, #16]
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	0159      	lsls	r1, r3, #5
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	440b      	add	r3, r1
 80084ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ee:	4619      	mov	r1, r3
 80084f0:	4b8c      	ldr	r3, [pc, #560]	; (8008724 <USB_EPStartXfer+0x2e0>)
 80084f2:	4013      	ands	r3, r2
 80084f4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084f6:	69bb      	ldr	r3, [r7, #24]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008502:	691a      	ldr	r2, [r3, #16]
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	0159      	lsls	r1, r3, #5
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	440b      	add	r3, r1
 800850c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008510:	4619      	mov	r1, r3
 8008512:	4b83      	ldr	r3, [pc, #524]	; (8008720 <USB_EPStartXfer+0x2dc>)
 8008514:	4013      	ands	r3, r2
 8008516:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d11a      	bne.n	8008554 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	691a      	ldr	r2, [r3, #16]
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	429a      	cmp	r2, r3
 8008528:	d903      	bls.n	8008532 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	689a      	ldr	r2, [r3, #8]
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	015a      	lsls	r2, r3, #5
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	4413      	add	r3, r2
 800853a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	69ba      	ldr	r2, [r7, #24]
 8008542:	0151      	lsls	r1, r2, #5
 8008544:	69fa      	ldr	r2, [r7, #28]
 8008546:	440a      	add	r2, r1
 8008548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800854c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008550:	6113      	str	r3, [r2, #16]
 8008552:	e01b      	b.n	800858c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008554:	69bb      	ldr	r3, [r7, #24]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	4413      	add	r3, r2
 800855c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008560:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	6919      	ldr	r1, [r3, #16]
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	440b      	add	r3, r1
 800856c:	1e59      	subs	r1, r3, #1
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	fbb1 f3f3 	udiv	r3, r1, r3
 8008576:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008578:	4b6b      	ldr	r3, [pc, #428]	; (8008728 <USB_EPStartXfer+0x2e4>)
 800857a:	400b      	ands	r3, r1
 800857c:	69b9      	ldr	r1, [r7, #24]
 800857e:	0148      	lsls	r0, r1, #5
 8008580:	69f9      	ldr	r1, [r7, #28]
 8008582:	4401      	add	r1, r0
 8008584:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008588:	4313      	orrs	r3, r2
 800858a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008598:	691a      	ldr	r2, [r3, #16]
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085a2:	69b9      	ldr	r1, [r7, #24]
 80085a4:	0148      	lsls	r0, r1, #5
 80085a6:	69f9      	ldr	r1, [r7, #28]
 80085a8:	4401      	add	r1, r0
 80085aa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80085ae:	4313      	orrs	r3, r2
 80085b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	791b      	ldrb	r3, [r3, #4]
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d11f      	bne.n	80085fa <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	015a      	lsls	r2, r3, #5
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	4413      	add	r3, r2
 80085c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	69ba      	ldr	r2, [r7, #24]
 80085ca:	0151      	lsls	r1, r2, #5
 80085cc:	69fa      	ldr	r2, [r7, #28]
 80085ce:	440a      	add	r2, r1
 80085d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085d4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80085d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	015a      	lsls	r2, r3, #5
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	4413      	add	r3, r2
 80085e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	69ba      	ldr	r2, [r7, #24]
 80085ea:	0151      	lsls	r1, r2, #5
 80085ec:	69fa      	ldr	r2, [r7, #28]
 80085ee:	440a      	add	r2, r1
 80085f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80085f8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80085fa:	79fb      	ldrb	r3, [r7, #7]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d14b      	bne.n	8008698 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	69db      	ldr	r3, [r3, #28]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d009      	beq.n	800861c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	015a      	lsls	r2, r3, #5
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	4413      	add	r3, r2
 8008610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008614:	461a      	mov	r2, r3
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	791b      	ldrb	r3, [r3, #4]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d128      	bne.n	8008676 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008624:	69fb      	ldr	r3, [r7, #28]
 8008626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008630:	2b00      	cmp	r3, #0
 8008632:	d110      	bne.n	8008656 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	69ba      	ldr	r2, [r7, #24]
 8008644:	0151      	lsls	r1, r2, #5
 8008646:	69fa      	ldr	r2, [r7, #28]
 8008648:	440a      	add	r2, r1
 800864a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800864e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	e00f      	b.n	8008676 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	015a      	lsls	r2, r3, #5
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	4413      	add	r3, r2
 800865e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	69ba      	ldr	r2, [r7, #24]
 8008666:	0151      	lsls	r1, r2, #5
 8008668:	69fa      	ldr	r2, [r7, #28]
 800866a:	440a      	add	r2, r1
 800866c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008674:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	015a      	lsls	r2, r3, #5
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	4413      	add	r3, r2
 800867e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	69ba      	ldr	r2, [r7, #24]
 8008686:	0151      	lsls	r1, r2, #5
 8008688:	69fa      	ldr	r2, [r7, #28]
 800868a:	440a      	add	r2, r1
 800868c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008690:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	e16a      	b.n	800896e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	015a      	lsls	r2, r3, #5
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	4413      	add	r3, r2
 80086a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	0151      	lsls	r1, r2, #5
 80086aa:	69fa      	ldr	r2, [r7, #28]
 80086ac:	440a      	add	r2, r1
 80086ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	791b      	ldrb	r3, [r3, #4]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d015      	beq.n	80086ec <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 8152 	beq.w	800896e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	f003 030f 	and.w	r3, r3, #15
 80086da:	2101      	movs	r1, #1
 80086dc:	fa01 f303 	lsl.w	r3, r1, r3
 80086e0:	69f9      	ldr	r1, [r7, #28]
 80086e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086e6:	4313      	orrs	r3, r2
 80086e8:	634b      	str	r3, [r1, #52]	; 0x34
 80086ea:	e140      	b.n	800896e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d117      	bne.n	800872c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	015a      	lsls	r2, r3, #5
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	4413      	add	r3, r2
 8008704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	69ba      	ldr	r2, [r7, #24]
 800870c:	0151      	lsls	r1, r2, #5
 800870e:	69fa      	ldr	r2, [r7, #28]
 8008710:	440a      	add	r2, r1
 8008712:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008716:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800871a:	6013      	str	r3, [r2, #0]
 800871c:	e016      	b.n	800874c <USB_EPStartXfer+0x308>
 800871e:	bf00      	nop
 8008720:	e007ffff 	.word	0xe007ffff
 8008724:	fff80000 	.word	0xfff80000
 8008728:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69ba      	ldr	r2, [r7, #24]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800874a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	68d9      	ldr	r1, [r3, #12]
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	781a      	ldrb	r2, [r3, #0]
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	b298      	uxth	r0, r3
 800875a:	79fb      	ldrb	r3, [r7, #7]
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	4603      	mov	r3, r0
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f000 f9b9 	bl	8008ad8 <USB_WritePacket>
 8008766:	e102      	b.n	800896e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	015a      	lsls	r2, r3, #5
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	4413      	add	r3, r2
 8008770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008774:	691a      	ldr	r2, [r3, #16]
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	0159      	lsls	r1, r3, #5
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	440b      	add	r3, r1
 800877e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008782:	4619      	mov	r1, r3
 8008784:	4b7c      	ldr	r3, [pc, #496]	; (8008978 <USB_EPStartXfer+0x534>)
 8008786:	4013      	ands	r3, r2
 8008788:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	015a      	lsls	r2, r3, #5
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	4413      	add	r3, r2
 8008792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008796:	691a      	ldr	r2, [r3, #16]
 8008798:	69bb      	ldr	r3, [r7, #24]
 800879a:	0159      	lsls	r1, r3, #5
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	440b      	add	r3, r1
 80087a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087a4:	4619      	mov	r1, r3
 80087a6:	4b75      	ldr	r3, [pc, #468]	; (800897c <USB_EPStartXfer+0x538>)
 80087a8:	4013      	ands	r3, r2
 80087aa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d12f      	bne.n	8008812 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d003      	beq.n	80087c2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	689a      	ldr	r2, [r3, #8]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	689a      	ldr	r2, [r3, #8]
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087d6:	691a      	ldr	r2, [r3, #16]
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087e0:	69b9      	ldr	r1, [r7, #24]
 80087e2:	0148      	lsls	r0, r1, #5
 80087e4:	69f9      	ldr	r1, [r7, #28]
 80087e6:	4401      	add	r1, r0
 80087e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80087ec:	4313      	orrs	r3, r2
 80087ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087fc:	691b      	ldr	r3, [r3, #16]
 80087fe:	69ba      	ldr	r2, [r7, #24]
 8008800:	0151      	lsls	r1, r2, #5
 8008802:	69fa      	ldr	r2, [r7, #28]
 8008804:	440a      	add	r2, r1
 8008806:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800880a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800880e:	6113      	str	r3, [r2, #16]
 8008810:	e05f      	b.n	80088d2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d123      	bne.n	8008862 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	015a      	lsls	r2, r3, #5
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	4413      	add	r3, r2
 8008822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008826:	691a      	ldr	r2, [r3, #16]
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008830:	69b9      	ldr	r1, [r7, #24]
 8008832:	0148      	lsls	r0, r1, #5
 8008834:	69f9      	ldr	r1, [r7, #28]
 8008836:	4401      	add	r1, r0
 8008838:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800883c:	4313      	orrs	r3, r2
 800883e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	015a      	lsls	r2, r3, #5
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	4413      	add	r3, r2
 8008848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800884c:	691b      	ldr	r3, [r3, #16]
 800884e:	69ba      	ldr	r2, [r7, #24]
 8008850:	0151      	lsls	r1, r2, #5
 8008852:	69fa      	ldr	r2, [r7, #28]
 8008854:	440a      	add	r2, r1
 8008856:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800885a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800885e:	6113      	str	r3, [r2, #16]
 8008860:	e037      	b.n	80088d2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	691a      	ldr	r2, [r3, #16]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	4413      	add	r3, r2
 800886c:	1e5a      	subs	r2, r3, #1
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	fbb2 f3f3 	udiv	r3, r2, r3
 8008876:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	8afa      	ldrh	r2, [r7, #22]
 800887e:	fb03 f202 	mul.w	r2, r3, r2
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	015a      	lsls	r2, r3, #5
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	4413      	add	r3, r2
 800888e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008892:	691a      	ldr	r2, [r3, #16]
 8008894:	8afb      	ldrh	r3, [r7, #22]
 8008896:	04d9      	lsls	r1, r3, #19
 8008898:	4b39      	ldr	r3, [pc, #228]	; (8008980 <USB_EPStartXfer+0x53c>)
 800889a:	400b      	ands	r3, r1
 800889c:	69b9      	ldr	r1, [r7, #24]
 800889e:	0148      	lsls	r0, r1, #5
 80088a0:	69f9      	ldr	r1, [r7, #28]
 80088a2:	4401      	add	r1, r0
 80088a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80088a8:	4313      	orrs	r3, r2
 80088aa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	6a1b      	ldr	r3, [r3, #32]
 80088be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088c2:	69b9      	ldr	r1, [r7, #24]
 80088c4:	0148      	lsls	r0, r1, #5
 80088c6:	69f9      	ldr	r1, [r7, #28]
 80088c8:	4401      	add	r1, r0
 80088ca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80088ce:	4313      	orrs	r3, r2
 80088d0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80088d2:	79fb      	ldrb	r3, [r7, #7]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d10d      	bne.n	80088f4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d009      	beq.n	80088f4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	68d9      	ldr	r1, [r3, #12]
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f0:	460a      	mov	r2, r1
 80088f2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	791b      	ldrb	r3, [r3, #4]
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d128      	bne.n	800894e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008908:	2b00      	cmp	r3, #0
 800890a:	d110      	bne.n	800892e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	015a      	lsls	r2, r3, #5
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	4413      	add	r3, r2
 8008914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	69ba      	ldr	r2, [r7, #24]
 800891c:	0151      	lsls	r1, r2, #5
 800891e:	69fa      	ldr	r2, [r7, #28]
 8008920:	440a      	add	r2, r1
 8008922:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008926:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800892a:	6013      	str	r3, [r2, #0]
 800892c:	e00f      	b.n	800894e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	69ba      	ldr	r2, [r7, #24]
 800893e:	0151      	lsls	r1, r2, #5
 8008940:	69fa      	ldr	r2, [r7, #28]
 8008942:	440a      	add	r2, r1
 8008944:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800894c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	015a      	lsls	r2, r3, #5
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	4413      	add	r3, r2
 8008956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	69ba      	ldr	r2, [r7, #24]
 800895e:	0151      	lsls	r1, r2, #5
 8008960:	69fa      	ldr	r2, [r7, #28]
 8008962:	440a      	add	r2, r1
 8008964:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008968:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800896c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	3720      	adds	r7, #32
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	fff80000 	.word	0xfff80000
 800897c:	e007ffff 	.word	0xe007ffff
 8008980:	1ff80000 	.word	0x1ff80000

08008984 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008984:	b480      	push	{r7}
 8008986:	b087      	sub	sp, #28
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800898e:	2300      	movs	r3, #0
 8008990:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	785b      	ldrb	r3, [r3, #1]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d14a      	bne.n	8008a38 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	015a      	lsls	r2, r3, #5
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	4413      	add	r3, r2
 80089ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089ba:	f040 8086 	bne.w	8008aca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	7812      	ldrb	r2, [r2, #0]
 80089d2:	0151      	lsls	r1, r2, #5
 80089d4:	693a      	ldr	r2, [r7, #16]
 80089d6:	440a      	add	r2, r1
 80089d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80089e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	683a      	ldr	r2, [r7, #0]
 80089f4:	7812      	ldrb	r2, [r2, #0]
 80089f6:	0151      	lsls	r1, r2, #5
 80089f8:	693a      	ldr	r2, [r7, #16]
 80089fa:	440a      	add	r2, r1
 80089fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a04:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f242 7210 	movw	r2, #10000	; 0x2710
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d902      	bls.n	8008a1c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	75fb      	strb	r3, [r7, #23]
          break;
 8008a1a:	e056      	b.n	8008aca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	015a      	lsls	r2, r3, #5
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	4413      	add	r3, r2
 8008a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a34:	d0e7      	beq.n	8008a06 <USB_EPStopXfer+0x82>
 8008a36:	e048      	b.n	8008aca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	015a      	lsls	r2, r3, #5
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	4413      	add	r3, r2
 8008a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a50:	d13b      	bne.n	8008aca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	7812      	ldrb	r2, [r2, #0]
 8008a66:	0151      	lsls	r1, r2, #5
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	440a      	add	r2, r1
 8008a6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a70:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a74:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	015a      	lsls	r2, r3, #5
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	683a      	ldr	r2, [r7, #0]
 8008a88:	7812      	ldrb	r2, [r2, #0]
 8008a8a:	0151      	lsls	r1, r2, #5
 8008a8c:	693a      	ldr	r2, [r7, #16]
 8008a8e:	440a      	add	r2, r1
 8008a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a98:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f242 7210 	movw	r2, #10000	; 0x2710
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d902      	bls.n	8008ab0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	75fb      	strb	r3, [r7, #23]
          break;
 8008aae:	e00c      	b.n	8008aca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ac8:	d0e7      	beq.n	8008a9a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	371c      	adds	r7, #28
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b089      	sub	sp, #36	; 0x24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	71fb      	strb	r3, [r7, #7]
 8008aea:	4613      	mov	r3, r2
 8008aec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008af6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d123      	bne.n	8008b46 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008afe:	88bb      	ldrh	r3, [r7, #4]
 8008b00:	3303      	adds	r3, #3
 8008b02:	089b      	lsrs	r3, r3, #2
 8008b04:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b06:	2300      	movs	r3, #0
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	e018      	b.n	8008b3e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b0c:	79fb      	ldrb	r3, [r7, #7]
 8008b0e:	031a      	lsls	r2, r3, #12
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	4413      	add	r3, r2
 8008b14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b18:	461a      	mov	r2, r3
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	3301      	adds	r3, #1
 8008b24:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	3301      	adds	r3, #1
 8008b36:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	61bb      	str	r3, [r7, #24]
 8008b3e:	69ba      	ldr	r2, [r7, #24]
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d3e2      	bcc.n	8008b0c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3724      	adds	r7, #36	; 0x24
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b08b      	sub	sp, #44	; 0x2c
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	60f8      	str	r0, [r7, #12]
 8008b5c:	60b9      	str	r1, [r7, #8]
 8008b5e:	4613      	mov	r3, r2
 8008b60:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b6a:	88fb      	ldrh	r3, [r7, #6]
 8008b6c:	089b      	lsrs	r3, r3, #2
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b72:	88fb      	ldrh	r3, [r7, #6]
 8008b74:	f003 0303 	and.w	r3, r3, #3
 8008b78:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	623b      	str	r3, [r7, #32]
 8008b7e:	e014      	b.n	8008baa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8a:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8e:	3301      	adds	r3, #1
 8008b90:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	3301      	adds	r3, #1
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	623b      	str	r3, [r7, #32]
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d3e6      	bcc.n	8008b80 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008bb2:	8bfb      	ldrh	r3, [r7, #30]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d01e      	beq.n	8008bf6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	f107 0310 	add.w	r3, r7, #16
 8008bc8:	6812      	ldr	r2, [r2, #0]
 8008bca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	6a3b      	ldr	r3, [r7, #32]
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	00db      	lsls	r3, r3, #3
 8008bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd8:	b2da      	uxtb	r2, r3
 8008bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bdc:	701a      	strb	r2, [r3, #0]
      i++;
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	3301      	adds	r3, #1
 8008be2:	623b      	str	r3, [r7, #32]
      pDest++;
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	3301      	adds	r3, #1
 8008be8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008bea:	8bfb      	ldrh	r3, [r7, #30]
 8008bec:	3b01      	subs	r3, #1
 8008bee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008bf0:	8bfb      	ldrh	r3, [r7, #30]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1ea      	bne.n	8008bcc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	372c      	adds	r7, #44	; 0x2c
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	785b      	ldrb	r3, [r3, #1]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d12c      	bne.n	8008c7a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	db12      	blt.n	8008c58 <USB_EPSetStall+0x54>
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d00f      	beq.n	8008c58 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	4413      	add	r3, r2
 8008c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68ba      	ldr	r2, [r7, #8]
 8008c48:	0151      	lsls	r1, r2, #5
 8008c4a:	68fa      	ldr	r2, [r7, #12]
 8008c4c:	440a      	add	r2, r1
 8008c4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c52:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008c56:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68ba      	ldr	r2, [r7, #8]
 8008c68:	0151      	lsls	r1, r2, #5
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	440a      	add	r2, r1
 8008c6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008c76:	6013      	str	r3, [r2, #0]
 8008c78:	e02b      	b.n	8008cd2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	015a      	lsls	r2, r3, #5
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	4413      	add	r3, r2
 8008c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	db12      	blt.n	8008cb2 <USB_EPSetStall+0xae>
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d00f      	beq.n	8008cb2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	015a      	lsls	r2, r3, #5
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	4413      	add	r3, r2
 8008c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	0151      	lsls	r1, r2, #5
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	440a      	add	r2, r1
 8008ca8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008cb0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	015a      	lsls	r2, r3, #5
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	4413      	add	r3, r2
 8008cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	0151      	lsls	r1, r2, #5
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	440a      	add	r2, r1
 8008cc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ccc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008cd0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3714      	adds	r7, #20
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	785b      	ldrb	r3, [r3, #1]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d128      	bne.n	8008d4e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	015a      	lsls	r2, r3, #5
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	4413      	add	r3, r2
 8008d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	0151      	lsls	r1, r2, #5
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	440a      	add	r2, r1
 8008d12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d1a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	791b      	ldrb	r3, [r3, #4]
 8008d20:	2b03      	cmp	r3, #3
 8008d22:	d003      	beq.n	8008d2c <USB_EPClearStall+0x4c>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	791b      	ldrb	r3, [r3, #4]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d138      	bne.n	8008d9e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	0151      	lsls	r1, r2, #5
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	440a      	add	r2, r1
 8008d42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d4a:	6013      	str	r3, [r2, #0]
 8008d4c:	e027      	b.n	8008d9e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68ba      	ldr	r2, [r7, #8]
 8008d5e:	0151      	lsls	r1, r2, #5
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	440a      	add	r2, r1
 8008d64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d6c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	791b      	ldrb	r3, [r3, #4]
 8008d72:	2b03      	cmp	r3, #3
 8008d74:	d003      	beq.n	8008d7e <USB_EPClearStall+0x9e>
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	791b      	ldrb	r3, [r3, #4]
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	d10f      	bne.n	8008d9e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	0151      	lsls	r1, r2, #5
 8008d90:	68fa      	ldr	r2, [r7, #12]
 8008d92:	440a      	add	r2, r1
 8008d94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d9c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	460b      	mov	r3, r1
 8008db6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008dce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	78fb      	ldrb	r3, [r7, #3]
 8008dda:	011b      	lsls	r3, r3, #4
 8008ddc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008de0:	68f9      	ldr	r1, [r7, #12]
 8008de2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008de6:	4313      	orrs	r3, r2
 8008de8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3714      	adds	r7, #20
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e12:	f023 0303 	bic.w	r3, r3, #3
 8008e16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e26:	f023 0302 	bic.w	r3, r3, #2
 8008e2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3714      	adds	r7, #20
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3a:	b480      	push	{r7}
 8008e3c:	b085      	sub	sp, #20
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e54:	f023 0303 	bic.w	r3, r3, #3
 8008e58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e68:	f043 0302 	orr.w	r3, r3, #2
 8008e6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e6e:	2300      	movs	r3, #0
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3714      	adds	r7, #20
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b085      	sub	sp, #20
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	695b      	ldr	r3, [r3, #20]
 8008e88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	4013      	ands	r3, r2
 8008e92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e94:	68fb      	ldr	r3, [r7, #12]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr

08008ea2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b085      	sub	sp, #20
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eb4:	699b      	ldr	r3, [r3, #24]
 8008eb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	68ba      	ldr	r2, [r7, #8]
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	0c1b      	lsrs	r3, r3, #16
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ed6:	b480      	push	{r7}
 8008ed8:	b085      	sub	sp, #20
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee8:	699b      	ldr	r3, [r3, #24]
 8008eea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ef2:	69db      	ldr	r3, [r3, #28]
 8008ef4:	68ba      	ldr	r2, [r7, #8]
 8008ef6:	4013      	ands	r3, r2
 8008ef8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	b29b      	uxth	r3, r3
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3714      	adds	r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b085      	sub	sp, #20
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
 8008f12:	460b      	mov	r3, r1
 8008f14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	015a      	lsls	r2, r3, #5
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	4413      	add	r3, r2
 8008f22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	68ba      	ldr	r2, [r7, #8]
 8008f34:	4013      	ands	r3, r2
 8008f36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f38:	68bb      	ldr	r3, [r7, #8]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr

08008f46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f46:	b480      	push	{r7}
 8008f48:	b087      	sub	sp, #28
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
 8008f4e:	460b      	mov	r3, r1
 8008f50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f6a:	78fb      	ldrb	r3, [r7, #3]
 8008f6c:	f003 030f 	and.w	r3, r3, #15
 8008f70:	68fa      	ldr	r2, [r7, #12]
 8008f72:	fa22 f303 	lsr.w	r3, r2, r3
 8008f76:	01db      	lsls	r3, r3, #7
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	693a      	ldr	r2, [r7, #16]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f80:	78fb      	ldrb	r3, [r7, #3]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	4013      	ands	r3, r2
 8008f92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f94:	68bb      	ldr	r3, [r7, #8]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b083      	sub	sp, #12
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	695b      	ldr	r3, [r3, #20]
 8008fae:	f003 0301 	and.w	r3, r3, #1
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	370c      	adds	r7, #12
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
	...

08008fc0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b085      	sub	sp, #20
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fda:	4619      	mov	r1, r3
 8008fdc:	4b09      	ldr	r3, [pc, #36]	; (8009004 <USB_ActivateSetup+0x44>)
 8008fde:	4013      	ands	r3, r2
 8008fe0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ff4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3714      	adds	r7, #20
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr
 8009004:	fffff800 	.word	0xfffff800

08009008 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	460b      	mov	r3, r1
 8009012:	607a      	str	r2, [r7, #4]
 8009014:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	333c      	adds	r3, #60	; 0x3c
 800901e:	3304      	adds	r3, #4
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	4a26      	ldr	r2, [pc, #152]	; (80090c0 <USB_EP0_OutStart+0xb8>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d90a      	bls.n	8009042 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009038:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800903c:	d101      	bne.n	8009042 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	e037      	b.n	80090b2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009048:	461a      	mov	r2, r3
 800904a:	2300      	movs	r3, #0
 800904c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800905c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009060:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009070:	f043 0318 	orr.w	r3, r3, #24
 8009074:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009084:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009088:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800908a:	7afb      	ldrb	r3, [r7, #11]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d10f      	bne.n	80090b0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009096:	461a      	mov	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090aa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80090ae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	371c      	adds	r7, #28
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	4f54300a 	.word	0x4f54300a

080090c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3301      	adds	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	4a13      	ldr	r2, [pc, #76]	; (8009128 <USB_CoreReset+0x64>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d901      	bls.n	80090e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e01b      	b.n	800911a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	daf2      	bge.n	80090d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090ea:	2300      	movs	r3, #0
 80090ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	f043 0201 	orr.w	r2, r3, #1
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	3301      	adds	r3, #1
 80090fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	4a09      	ldr	r2, [pc, #36]	; (8009128 <USB_CoreReset+0x64>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d901      	bls.n	800910c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e006      	b.n	800911a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	f003 0301 	and.w	r3, r3, #1
 8009114:	2b01      	cmp	r3, #1
 8009116:	d0f0      	beq.n	80090fa <USB_CoreReset+0x36>

  return HAL_OK;
 8009118:	2300      	movs	r3, #0
}
 800911a:	4618      	mov	r0, r3
 800911c:	3714      	adds	r7, #20
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	00030d40 	.word	0x00030d40

0800912c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b084      	sub	sp, #16
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009138:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800913c:	f002 fce4 	bl	800bb08 <USBD_static_malloc>
 8009140:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d109      	bne.n	800915c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	32b0      	adds	r2, #176	; 0xb0
 8009152:	2100      	movs	r1, #0
 8009154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009158:	2302      	movs	r3, #2
 800915a:	e0d4      	b.n	8009306 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800915c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009160:	2100      	movs	r1, #0
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f003 fb2f 	bl	800c7c6 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	32b0      	adds	r2, #176	; 0xb0
 8009172:	68f9      	ldr	r1, [r7, #12]
 8009174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	32b0      	adds	r2, #176	; 0xb0
 8009182:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	7c1b      	ldrb	r3, [r3, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d138      	bne.n	8009206 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009194:	4b5e      	ldr	r3, [pc, #376]	; (8009310 <USBD_CDC_Init+0x1e4>)
 8009196:	7819      	ldrb	r1, [r3, #0]
 8009198:	f44f 7300 	mov.w	r3, #512	; 0x200
 800919c:	2202      	movs	r2, #2
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f002 fb8f 	bl	800b8c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80091a4:	4b5a      	ldr	r3, [pc, #360]	; (8009310 <USBD_CDC_Init+0x1e4>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	f003 020f 	and.w	r2, r3, #15
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4413      	add	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	440b      	add	r3, r1
 80091b8:	3324      	adds	r3, #36	; 0x24
 80091ba:	2201      	movs	r2, #1
 80091bc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80091be:	4b55      	ldr	r3, [pc, #340]	; (8009314 <USBD_CDC_Init+0x1e8>)
 80091c0:	7819      	ldrb	r1, [r3, #0]
 80091c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091c6:	2202      	movs	r2, #2
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f002 fb7a 	bl	800b8c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80091ce:	4b51      	ldr	r3, [pc, #324]	; (8009314 <USBD_CDC_Init+0x1e8>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	f003 020f 	and.w	r2, r3, #15
 80091d6:	6879      	ldr	r1, [r7, #4]
 80091d8:	4613      	mov	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	4413      	add	r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	440b      	add	r3, r1
 80091e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80091e6:	2201      	movs	r2, #1
 80091e8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80091ea:	4b4b      	ldr	r3, [pc, #300]	; (8009318 <USBD_CDC_Init+0x1ec>)
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	f003 020f 	and.w	r2, r3, #15
 80091f2:	6879      	ldr	r1, [r7, #4]
 80091f4:	4613      	mov	r3, r2
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	440b      	add	r3, r1
 80091fe:	3326      	adds	r3, #38	; 0x26
 8009200:	2210      	movs	r2, #16
 8009202:	801a      	strh	r2, [r3, #0]
 8009204:	e035      	b.n	8009272 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009206:	4b42      	ldr	r3, [pc, #264]	; (8009310 <USBD_CDC_Init+0x1e4>)
 8009208:	7819      	ldrb	r1, [r3, #0]
 800920a:	2340      	movs	r3, #64	; 0x40
 800920c:	2202      	movs	r2, #2
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f002 fb57 	bl	800b8c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009214:	4b3e      	ldr	r3, [pc, #248]	; (8009310 <USBD_CDC_Init+0x1e4>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	f003 020f 	and.w	r2, r3, #15
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	4613      	mov	r3, r2
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	4413      	add	r3, r2
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	440b      	add	r3, r1
 8009228:	3324      	adds	r3, #36	; 0x24
 800922a:	2201      	movs	r2, #1
 800922c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800922e:	4b39      	ldr	r3, [pc, #228]	; (8009314 <USBD_CDC_Init+0x1e8>)
 8009230:	7819      	ldrb	r1, [r3, #0]
 8009232:	2340      	movs	r3, #64	; 0x40
 8009234:	2202      	movs	r2, #2
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f002 fb43 	bl	800b8c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800923c:	4b35      	ldr	r3, [pc, #212]	; (8009314 <USBD_CDC_Init+0x1e8>)
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	f003 020f 	and.w	r2, r3, #15
 8009244:	6879      	ldr	r1, [r7, #4]
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	440b      	add	r3, r1
 8009250:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009254:	2201      	movs	r2, #1
 8009256:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009258:	4b2f      	ldr	r3, [pc, #188]	; (8009318 <USBD_CDC_Init+0x1ec>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	f003 020f 	and.w	r2, r3, #15
 8009260:	6879      	ldr	r1, [r7, #4]
 8009262:	4613      	mov	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4413      	add	r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	440b      	add	r3, r1
 800926c:	3326      	adds	r3, #38	; 0x26
 800926e:	2210      	movs	r2, #16
 8009270:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009272:	4b29      	ldr	r3, [pc, #164]	; (8009318 <USBD_CDC_Init+0x1ec>)
 8009274:	7819      	ldrb	r1, [r3, #0]
 8009276:	2308      	movs	r3, #8
 8009278:	2203      	movs	r2, #3
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f002 fb21 	bl	800b8c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009280:	4b25      	ldr	r3, [pc, #148]	; (8009318 <USBD_CDC_Init+0x1ec>)
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	f003 020f 	and.w	r2, r3, #15
 8009288:	6879      	ldr	r1, [r7, #4]
 800928a:	4613      	mov	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4413      	add	r3, r2
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	440b      	add	r3, r1
 8009294:	3324      	adds	r3, #36	; 0x24
 8009296:	2201      	movs	r2, #1
 8009298:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	33b0      	adds	r3, #176	; 0xb0
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	4413      	add	r3, r2
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2200      	movs	r2, #0
 80092c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80092d0:	2302      	movs	r3, #2
 80092d2:	e018      	b.n	8009306 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	7c1b      	ldrb	r3, [r3, #16]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d10a      	bne.n	80092f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092dc:	4b0d      	ldr	r3, [pc, #52]	; (8009314 <USBD_CDC_Init+0x1e8>)
 80092de:	7819      	ldrb	r1, [r3, #0]
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80092e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f002 fbd8 	bl	800baa0 <USBD_LL_PrepareReceive>
 80092f0:	e008      	b.n	8009304 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80092f2:	4b08      	ldr	r3, [pc, #32]	; (8009314 <USBD_CDC_Init+0x1e8>)
 80092f4:	7819      	ldrb	r1, [r3, #0]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80092fc:	2340      	movs	r3, #64	; 0x40
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f002 fbce 	bl	800baa0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009304:	2300      	movs	r3, #0
}
 8009306:	4618      	mov	r0, r3
 8009308:	3710      	adds	r7, #16
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	240000d3 	.word	0x240000d3
 8009314:	240000d4 	.word	0x240000d4
 8009318:	240000d5 	.word	0x240000d5

0800931c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	460b      	mov	r3, r1
 8009326:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009328:	4b3a      	ldr	r3, [pc, #232]	; (8009414 <USBD_CDC_DeInit+0xf8>)
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	4619      	mov	r1, r3
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f002 faed 	bl	800b90e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009334:	4b37      	ldr	r3, [pc, #220]	; (8009414 <USBD_CDC_DeInit+0xf8>)
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	f003 020f 	and.w	r2, r3, #15
 800933c:	6879      	ldr	r1, [r7, #4]
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	440b      	add	r3, r1
 8009348:	3324      	adds	r3, #36	; 0x24
 800934a:	2200      	movs	r2, #0
 800934c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800934e:	4b32      	ldr	r3, [pc, #200]	; (8009418 <USBD_CDC_DeInit+0xfc>)
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	4619      	mov	r1, r3
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f002 fada 	bl	800b90e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800935a:	4b2f      	ldr	r3, [pc, #188]	; (8009418 <USBD_CDC_DeInit+0xfc>)
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	f003 020f 	and.w	r2, r3, #15
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	4613      	mov	r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	440b      	add	r3, r1
 800936e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009372:	2200      	movs	r2, #0
 8009374:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009376:	4b29      	ldr	r3, [pc, #164]	; (800941c <USBD_CDC_DeInit+0x100>)
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	4619      	mov	r1, r3
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f002 fac6 	bl	800b90e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009382:	4b26      	ldr	r3, [pc, #152]	; (800941c <USBD_CDC_DeInit+0x100>)
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	f003 020f 	and.w	r2, r3, #15
 800938a:	6879      	ldr	r1, [r7, #4]
 800938c:	4613      	mov	r3, r2
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	4413      	add	r3, r2
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	440b      	add	r3, r1
 8009396:	3324      	adds	r3, #36	; 0x24
 8009398:	2200      	movs	r2, #0
 800939a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800939c:	4b1f      	ldr	r3, [pc, #124]	; (800941c <USBD_CDC_DeInit+0x100>)
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	f003 020f 	and.w	r2, r3, #15
 80093a4:	6879      	ldr	r1, [r7, #4]
 80093a6:	4613      	mov	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4413      	add	r3, r2
 80093ac:	009b      	lsls	r3, r3, #2
 80093ae:	440b      	add	r3, r1
 80093b0:	3326      	adds	r3, #38	; 0x26
 80093b2:	2200      	movs	r2, #0
 80093b4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	32b0      	adds	r2, #176	; 0xb0
 80093c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d01f      	beq.n	8009408 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	33b0      	adds	r3, #176	; 0xb0
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4413      	add	r3, r2
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	32b0      	adds	r2, #176	; 0xb0
 80093e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f002 fb9a 	bl	800bb24 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	32b0      	adds	r2, #176	; 0xb0
 80093fa:	2100      	movs	r1, #0
 80093fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	240000d3 	.word	0x240000d3
 8009418:	240000d4 	.word	0x240000d4
 800941c:	240000d5 	.word	0x240000d5

08009420 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b086      	sub	sp, #24
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	32b0      	adds	r2, #176	; 0xb0
 8009434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009438:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800943a:	2300      	movs	r3, #0
 800943c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800943e:	2300      	movs	r3, #0
 8009440:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d101      	bne.n	8009450 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800944c:	2303      	movs	r3, #3
 800944e:	e0bf      	b.n	80095d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009458:	2b00      	cmp	r3, #0
 800945a:	d050      	beq.n	80094fe <USBD_CDC_Setup+0xde>
 800945c:	2b20      	cmp	r3, #32
 800945e:	f040 80af 	bne.w	80095c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	88db      	ldrh	r3, [r3, #6]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d03a      	beq.n	80094e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	b25b      	sxtb	r3, r3
 8009470:	2b00      	cmp	r3, #0
 8009472:	da1b      	bge.n	80094ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	33b0      	adds	r3, #176	; 0xb0
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	4413      	add	r3, r2
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	683a      	ldr	r2, [r7, #0]
 8009488:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800948a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800948c:	683a      	ldr	r2, [r7, #0]
 800948e:	88d2      	ldrh	r2, [r2, #6]
 8009490:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	88db      	ldrh	r3, [r3, #6]
 8009496:	2b07      	cmp	r3, #7
 8009498:	bf28      	it	cs
 800949a:	2307      	movcs	r3, #7
 800949c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	89fa      	ldrh	r2, [r7, #14]
 80094a2:	4619      	mov	r1, r3
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f001 fdb3 	bl	800b010 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80094aa:	e090      	b.n	80095ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	785a      	ldrb	r2, [r3, #1]
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	88db      	ldrh	r3, [r3, #6]
 80094ba:	2b3f      	cmp	r3, #63	; 0x3f
 80094bc:	d803      	bhi.n	80094c6 <USBD_CDC_Setup+0xa6>
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	88db      	ldrh	r3, [r3, #6]
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	e000      	b.n	80094c8 <USBD_CDC_Setup+0xa8>
 80094c6:	2240      	movs	r2, #64	; 0x40
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80094ce:	6939      	ldr	r1, [r7, #16]
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80094d6:	461a      	mov	r2, r3
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 fdc5 	bl	800b068 <USBD_CtlPrepareRx>
      break;
 80094de:	e076      	b.n	80095ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	33b0      	adds	r3, #176	; 0xb0
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4413      	add	r3, r2
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	683a      	ldr	r2, [r7, #0]
 80094f4:	7850      	ldrb	r0, [r2, #1]
 80094f6:	2200      	movs	r2, #0
 80094f8:	6839      	ldr	r1, [r7, #0]
 80094fa:	4798      	blx	r3
      break;
 80094fc:	e067      	b.n	80095ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	785b      	ldrb	r3, [r3, #1]
 8009502:	2b0b      	cmp	r3, #11
 8009504:	d851      	bhi.n	80095aa <USBD_CDC_Setup+0x18a>
 8009506:	a201      	add	r2, pc, #4	; (adr r2, 800950c <USBD_CDC_Setup+0xec>)
 8009508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950c:	0800953d 	.word	0x0800953d
 8009510:	080095b9 	.word	0x080095b9
 8009514:	080095ab 	.word	0x080095ab
 8009518:	080095ab 	.word	0x080095ab
 800951c:	080095ab 	.word	0x080095ab
 8009520:	080095ab 	.word	0x080095ab
 8009524:	080095ab 	.word	0x080095ab
 8009528:	080095ab 	.word	0x080095ab
 800952c:	080095ab 	.word	0x080095ab
 8009530:	080095ab 	.word	0x080095ab
 8009534:	08009567 	.word	0x08009567
 8009538:	08009591 	.word	0x08009591
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009542:	b2db      	uxtb	r3, r3
 8009544:	2b03      	cmp	r3, #3
 8009546:	d107      	bne.n	8009558 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009548:	f107 030a 	add.w	r3, r7, #10
 800954c:	2202      	movs	r2, #2
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f001 fd5d 	bl	800b010 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009556:	e032      	b.n	80095be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009558:	6839      	ldr	r1, [r7, #0]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f001 fce7 	bl	800af2e <USBD_CtlError>
            ret = USBD_FAIL;
 8009560:	2303      	movs	r3, #3
 8009562:	75fb      	strb	r3, [r7, #23]
          break;
 8009564:	e02b      	b.n	80095be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800956c:	b2db      	uxtb	r3, r3
 800956e:	2b03      	cmp	r3, #3
 8009570:	d107      	bne.n	8009582 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009572:	f107 030d 	add.w	r3, r7, #13
 8009576:	2201      	movs	r2, #1
 8009578:	4619      	mov	r1, r3
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f001 fd48 	bl	800b010 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009580:	e01d      	b.n	80095be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f001 fcd2 	bl	800af2e <USBD_CtlError>
            ret = USBD_FAIL;
 800958a:	2303      	movs	r3, #3
 800958c:	75fb      	strb	r3, [r7, #23]
          break;
 800958e:	e016      	b.n	80095be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b03      	cmp	r3, #3
 800959a:	d00f      	beq.n	80095bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800959c:	6839      	ldr	r1, [r7, #0]
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f001 fcc5 	bl	800af2e <USBD_CtlError>
            ret = USBD_FAIL;
 80095a4:	2303      	movs	r3, #3
 80095a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80095a8:	e008      	b.n	80095bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80095aa:	6839      	ldr	r1, [r7, #0]
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 fcbe 	bl	800af2e <USBD_CtlError>
          ret = USBD_FAIL;
 80095b2:	2303      	movs	r3, #3
 80095b4:	75fb      	strb	r3, [r7, #23]
          break;
 80095b6:	e002      	b.n	80095be <USBD_CDC_Setup+0x19e>
          break;
 80095b8:	bf00      	nop
 80095ba:	e008      	b.n	80095ce <USBD_CDC_Setup+0x1ae>
          break;
 80095bc:	bf00      	nop
      }
      break;
 80095be:	e006      	b.n	80095ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f001 fcb3 	bl	800af2e <USBD_CtlError>
      ret = USBD_FAIL;
 80095c8:	2303      	movs	r3, #3
 80095ca:	75fb      	strb	r3, [r7, #23]
      break;
 80095cc:	bf00      	nop
  }

  return (uint8_t)ret;
 80095ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3718      	adds	r7, #24
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	460b      	mov	r3, r1
 80095e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80095ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	32b0      	adds	r2, #176	; 0xb0
 80095f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80095fe:	2303      	movs	r3, #3
 8009600:	e065      	b.n	80096ce <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	32b0      	adds	r2, #176	; 0xb0
 800960c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009610:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009612:	78fb      	ldrb	r3, [r7, #3]
 8009614:	f003 020f 	and.w	r2, r3, #15
 8009618:	6879      	ldr	r1, [r7, #4]
 800961a:	4613      	mov	r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4413      	add	r3, r2
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	440b      	add	r3, r1
 8009624:	3318      	adds	r3, #24
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d02f      	beq.n	800968c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800962c:	78fb      	ldrb	r3, [r7, #3]
 800962e:	f003 020f 	and.w	r2, r3, #15
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4613      	mov	r3, r2
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	4413      	add	r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	3318      	adds	r3, #24
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	78fb      	ldrb	r3, [r7, #3]
 8009644:	f003 010f 	and.w	r1, r3, #15
 8009648:	68f8      	ldr	r0, [r7, #12]
 800964a:	460b      	mov	r3, r1
 800964c:	00db      	lsls	r3, r3, #3
 800964e:	440b      	add	r3, r1
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	4403      	add	r3, r0
 8009654:	3344      	adds	r3, #68	; 0x44
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	fbb2 f1f3 	udiv	r1, r2, r3
 800965c:	fb01 f303 	mul.w	r3, r1, r3
 8009660:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009662:	2b00      	cmp	r3, #0
 8009664:	d112      	bne.n	800968c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009666:	78fb      	ldrb	r3, [r7, #3]
 8009668:	f003 020f 	and.w	r2, r3, #15
 800966c:	6879      	ldr	r1, [r7, #4]
 800966e:	4613      	mov	r3, r2
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	4413      	add	r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	440b      	add	r3, r1
 8009678:	3318      	adds	r3, #24
 800967a:	2200      	movs	r2, #0
 800967c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800967e:	78f9      	ldrb	r1, [r7, #3]
 8009680:	2300      	movs	r3, #0
 8009682:	2200      	movs	r2, #0
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f002 f9ea 	bl	800ba5e <USBD_LL_Transmit>
 800968a:	e01f      	b.n	80096cc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	2200      	movs	r2, #0
 8009690:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	33b0      	adds	r3, #176	; 0xb0
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d010      	beq.n	80096cc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	33b0      	adds	r3, #176	; 0xb0
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	4413      	add	r3, r2
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	68ba      	ldr	r2, [r7, #8]
 80096be:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80096c8:	78fa      	ldrb	r2, [r7, #3]
 80096ca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3710      	adds	r7, #16
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b084      	sub	sp, #16
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
 80096de:	460b      	mov	r3, r1
 80096e0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	32b0      	adds	r2, #176	; 0xb0
 80096ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	32b0      	adds	r2, #176	; 0xb0
 80096fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009704:	2303      	movs	r3, #3
 8009706:	e01a      	b.n	800973e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009708:	78fb      	ldrb	r3, [r7, #3]
 800970a:	4619      	mov	r1, r3
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f002 f9e8 	bl	800bae2 <USBD_LL_GetRxDataSize>
 8009712:	4602      	mov	r2, r0
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	33b0      	adds	r3, #176	; 0xb0
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	4413      	add	r3, r2
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	68db      	ldr	r3, [r3, #12]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009738:	4611      	mov	r1, r2
 800973a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}

08009746 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009746:	b580      	push	{r7, lr}
 8009748:	b084      	sub	sp, #16
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	32b0      	adds	r2, #176	; 0xb0
 8009758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009764:	2303      	movs	r3, #3
 8009766:	e025      	b.n	80097b4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	33b0      	adds	r3, #176	; 0xb0
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	4413      	add	r3, r2
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d01a      	beq.n	80097b2 <USBD_CDC_EP0_RxReady+0x6c>
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009782:	2bff      	cmp	r3, #255	; 0xff
 8009784:	d015      	beq.n	80097b2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	33b0      	adds	r3, #176	; 0xb0
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	4413      	add	r3, r2
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800979e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80097a6:	b292      	uxth	r2, r2
 80097a8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	22ff      	movs	r2, #255	; 0xff
 80097ae:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b086      	sub	sp, #24
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80097c4:	2182      	movs	r1, #130	; 0x82
 80097c6:	4818      	ldr	r0, [pc, #96]	; (8009828 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097c8:	f000 fd4f 	bl	800a26a <USBD_GetEpDesc>
 80097cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80097ce:	2101      	movs	r1, #1
 80097d0:	4815      	ldr	r0, [pc, #84]	; (8009828 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097d2:	f000 fd4a 	bl	800a26a <USBD_GetEpDesc>
 80097d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80097d8:	2181      	movs	r1, #129	; 0x81
 80097da:	4813      	ldr	r0, [pc, #76]	; (8009828 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80097dc:	f000 fd45 	bl	800a26a <USBD_GetEpDesc>
 80097e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d002      	beq.n	80097ee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	2210      	movs	r2, #16
 80097ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d006      	beq.n	8009802 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097fc:	711a      	strb	r2, [r3, #4]
 80097fe:	2200      	movs	r2, #0
 8009800:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d006      	beq.n	8009816 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2200      	movs	r2, #0
 800980c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009810:	711a      	strb	r2, [r3, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2243      	movs	r2, #67	; 0x43
 800981a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800981c:	4b02      	ldr	r3, [pc, #8]	; (8009828 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800981e:	4618      	mov	r0, r3
 8009820:	3718      	adds	r7, #24
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	24000090 	.word	0x24000090

0800982c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009834:	2182      	movs	r1, #130	; 0x82
 8009836:	4818      	ldr	r0, [pc, #96]	; (8009898 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009838:	f000 fd17 	bl	800a26a <USBD_GetEpDesc>
 800983c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800983e:	2101      	movs	r1, #1
 8009840:	4815      	ldr	r0, [pc, #84]	; (8009898 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009842:	f000 fd12 	bl	800a26a <USBD_GetEpDesc>
 8009846:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009848:	2181      	movs	r1, #129	; 0x81
 800984a:	4813      	ldr	r0, [pc, #76]	; (8009898 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800984c:	f000 fd0d 	bl	800a26a <USBD_GetEpDesc>
 8009850:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009852:	697b      	ldr	r3, [r7, #20]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d002      	beq.n	800985e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	2210      	movs	r2, #16
 800985c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d006      	beq.n	8009872 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	2200      	movs	r2, #0
 8009868:	711a      	strb	r2, [r3, #4]
 800986a:	2200      	movs	r2, #0
 800986c:	f042 0202 	orr.w	r2, r2, #2
 8009870:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d006      	beq.n	8009886 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	711a      	strb	r2, [r3, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	f042 0202 	orr.w	r2, r2, #2
 8009884:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2243      	movs	r2, #67	; 0x43
 800988a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800988c:	4b02      	ldr	r3, [pc, #8]	; (8009898 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800988e:	4618      	mov	r0, r3
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	24000090 	.word	0x24000090

0800989c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b086      	sub	sp, #24
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80098a4:	2182      	movs	r1, #130	; 0x82
 80098a6:	4818      	ldr	r0, [pc, #96]	; (8009908 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098a8:	f000 fcdf 	bl	800a26a <USBD_GetEpDesc>
 80098ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80098ae:	2101      	movs	r1, #1
 80098b0:	4815      	ldr	r0, [pc, #84]	; (8009908 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098b2:	f000 fcda 	bl	800a26a <USBD_GetEpDesc>
 80098b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80098b8:	2181      	movs	r1, #129	; 0x81
 80098ba:	4813      	ldr	r0, [pc, #76]	; (8009908 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80098bc:	f000 fcd5 	bl	800a26a <USBD_GetEpDesc>
 80098c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d002      	beq.n	80098ce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	2210      	movs	r2, #16
 80098cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d006      	beq.n	80098e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098dc:	711a      	strb	r2, [r3, #4]
 80098de:	2200      	movs	r2, #0
 80098e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d006      	beq.n	80098f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098f0:	711a      	strb	r2, [r3, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2243      	movs	r2, #67	; 0x43
 80098fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80098fc:	4b02      	ldr	r3, [pc, #8]	; (8009908 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3718      	adds	r7, #24
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	24000090 	.word	0x24000090

0800990c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800990c:	b480      	push	{r7}
 800990e:	b083      	sub	sp, #12
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	220a      	movs	r2, #10
 8009918:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800991a:	4b03      	ldr	r3, [pc, #12]	; (8009928 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800991c:	4618      	mov	r0, r3
 800991e:	370c      	adds	r7, #12
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr
 8009928:	2400004c 	.word	0x2400004c

0800992c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d101      	bne.n	8009940 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800993c:	2303      	movs	r3, #3
 800993e:	e009      	b.n	8009954 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	33b0      	adds	r3, #176	; 0xb0
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4413      	add	r3, r2
 800994e:	683a      	ldr	r2, [r7, #0]
 8009950:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	32b0      	adds	r2, #176	; 0xb0
 8009976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800997a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d101      	bne.n	8009986 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009982:	2303      	movs	r3, #3
 8009984:	e008      	b.n	8009998 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	68ba      	ldr	r2, [r7, #8]
 800998a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	371c      	adds	r7, #28
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b085      	sub	sp, #20
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	32b0      	adds	r2, #176	; 0xb0
 80099b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d101      	bne.n	80099c8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80099c4:	2303      	movs	r3, #3
 80099c6:	e004      	b.n	80099d2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	683a      	ldr	r2, [r7, #0]
 80099cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3714      	adds	r7, #20
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr
	...

080099e0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	32b0      	adds	r2, #176	; 0xb0
 80099f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80099f8:	2301      	movs	r3, #1
 80099fa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d101      	bne.n	8009a06 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e025      	b.n	8009a52 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d11f      	bne.n	8009a50 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	2201      	movs	r2, #1
 8009a14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009a18:	4b10      	ldr	r3, [pc, #64]	; (8009a5c <USBD_CDC_TransmitPacket+0x7c>)
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	f003 020f 	and.w	r2, r3, #15
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	4413      	add	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4403      	add	r3, r0
 8009a32:	3318      	adds	r3, #24
 8009a34:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009a36:	4b09      	ldr	r3, [pc, #36]	; (8009a5c <USBD_CDC_TransmitPacket+0x7c>)
 8009a38:	7819      	ldrb	r1, [r3, #0]
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f002 f809 	bl	800ba5e <USBD_LL_Transmit>

    ret = USBD_OK;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	240000d3 	.word	0x240000d3

08009a60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	32b0      	adds	r2, #176	; 0xb0
 8009a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	32b0      	adds	r2, #176	; 0xb0
 8009a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d101      	bne.n	8009a8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009a8a:	2303      	movs	r3, #3
 8009a8c:	e018      	b.n	8009ac0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	7c1b      	ldrb	r3, [r3, #16]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d10a      	bne.n	8009aac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a96:	4b0c      	ldr	r3, [pc, #48]	; (8009ac8 <USBD_CDC_ReceivePacket+0x68>)
 8009a98:	7819      	ldrb	r1, [r3, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009aa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f001 fffb 	bl	800baa0 <USBD_LL_PrepareReceive>
 8009aaa:	e008      	b.n	8009abe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009aac:	4b06      	ldr	r3, [pc, #24]	; (8009ac8 <USBD_CDC_ReceivePacket+0x68>)
 8009aae:	7819      	ldrb	r1, [r3, #0]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ab6:	2340      	movs	r3, #64	; 0x40
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f001 fff1 	bl	800baa0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009abe:	2300      	movs	r3, #0
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	3710      	adds	r7, #16
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	240000d4 	.word	0x240000d4

08009acc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b086      	sub	sp, #24
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d101      	bne.n	8009ae4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e01f      	b.n	8009b24 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2200      	movs	r2, #0
 8009af0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d003      	beq.n	8009b0a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	79fa      	ldrb	r2, [r7, #7]
 8009b16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f001 fe67 	bl	800b7ec <USBD_LL_Init>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3718      	adds	r7, #24
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b36:	2300      	movs	r3, #0
 8009b38:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d101      	bne.n	8009b44 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009b40:	2303      	movs	r3, #3
 8009b42:	e025      	b.n	8009b90 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	683a      	ldr	r2, [r7, #0]
 8009b48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	32ae      	adds	r2, #174	; 0xae
 8009b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00f      	beq.n	8009b80 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	32ae      	adds	r2, #174	; 0xae
 8009b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b70:	f107 020e 	add.w	r2, r7, #14
 8009b74:	4610      	mov	r0, r2
 8009b76:	4798      	blx	r3
 8009b78:	4602      	mov	r2, r0
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009b86:	1c5a      	adds	r2, r3, #1
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3710      	adds	r7, #16
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 fe73 	bl	800b88c <USBD_LL_Start>
 8009ba6:	4603      	mov	r3, r0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b083      	sub	sp, #12
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bb8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	370c      	adds	r7, #12
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b084      	sub	sp, #16
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
 8009bce:	460b      	mov	r3, r1
 8009bd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d009      	beq.n	8009bf4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	78fa      	ldrb	r2, [r7, #3]
 8009bea:	4611      	mov	r1, r2
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	4798      	blx	r3
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b084      	sub	sp, #16
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	460b      	mov	r3, r1
 8009c08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	78fa      	ldrb	r2, [r7, #3]
 8009c18:	4611      	mov	r1, r2
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	4798      	blx	r3
 8009c1e:	4603      	mov	r3, r0
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d001      	beq.n	8009c28 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009c24:	2303      	movs	r3, #3
 8009c26:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b084      	sub	sp, #16
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c42:	6839      	ldr	r1, [r7, #0]
 8009c44:	4618      	mov	r0, r3
 8009c46:	f001 f938 	bl	800aeba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009c58:	461a      	mov	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c66:	f003 031f 	and.w	r3, r3, #31
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d01a      	beq.n	8009ca4 <USBD_LL_SetupStage+0x72>
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d822      	bhi.n	8009cb8 <USBD_LL_SetupStage+0x86>
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <USBD_LL_SetupStage+0x4a>
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d00a      	beq.n	8009c90 <USBD_LL_SetupStage+0x5e>
 8009c7a:	e01d      	b.n	8009cb8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c82:	4619      	mov	r1, r3
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 fb65 	bl	800a354 <USBD_StdDevReq>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c8e:	e020      	b.n	8009cd2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c96:	4619      	mov	r1, r3
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f000 fbcd 	bl	800a438 <USBD_StdItfReq>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ca2:	e016      	b.n	8009cd2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009caa:	4619      	mov	r1, r3
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 fc2f 	bl	800a510 <USBD_StdEPReq>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb6:	e00c      	b.n	8009cd2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009cbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f001 fe40 	bl	800b94c <USBD_LL_StallEP>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd0:	bf00      	nop
  }

  return ret;
 8009cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3710      	adds	r7, #16
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	607a      	str	r2, [r7, #4]
 8009ce8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009cea:	2300      	movs	r3, #0
 8009cec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009cee:	7afb      	ldrb	r3, [r7, #11]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d16e      	bne.n	8009dd2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009cfa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d02:	2b03      	cmp	r3, #3
 8009d04:	f040 8098 	bne.w	8009e38 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	689a      	ldr	r2, [r3, #8]
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d913      	bls.n	8009d3c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	689a      	ldr	r2, [r3, #8]
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	1ad2      	subs	r2, r2, r3
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	68da      	ldr	r2, [r3, #12]
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	689b      	ldr	r3, [r3, #8]
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	bf28      	it	cs
 8009d2e:	4613      	movcs	r3, r2
 8009d30:	461a      	mov	r2, r3
 8009d32:	6879      	ldr	r1, [r7, #4]
 8009d34:	68f8      	ldr	r0, [r7, #12]
 8009d36:	f001 f9b4 	bl	800b0a2 <USBD_CtlContinueRx>
 8009d3a:	e07d      	b.n	8009e38 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009d42:	f003 031f 	and.w	r3, r3, #31
 8009d46:	2b02      	cmp	r3, #2
 8009d48:	d014      	beq.n	8009d74 <USBD_LL_DataOutStage+0x98>
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d81d      	bhi.n	8009d8a <USBD_LL_DataOutStage+0xae>
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d002      	beq.n	8009d58 <USBD_LL_DataOutStage+0x7c>
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d003      	beq.n	8009d5e <USBD_LL_DataOutStage+0x82>
 8009d56:	e018      	b.n	8009d8a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	75bb      	strb	r3, [r7, #22]
            break;
 8009d5c:	e018      	b.n	8009d90 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	4619      	mov	r1, r3
 8009d68:	68f8      	ldr	r0, [r7, #12]
 8009d6a:	f000 fa64 	bl	800a236 <USBD_CoreFindIF>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	75bb      	strb	r3, [r7, #22]
            break;
 8009d72:	e00d      	b.n	8009d90 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	68f8      	ldr	r0, [r7, #12]
 8009d80:	f000 fa66 	bl	800a250 <USBD_CoreFindEP>
 8009d84:	4603      	mov	r3, r0
 8009d86:	75bb      	strb	r3, [r7, #22]
            break;
 8009d88:	e002      	b.n	8009d90 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	75bb      	strb	r3, [r7, #22]
            break;
 8009d8e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009d90:	7dbb      	ldrb	r3, [r7, #22]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d119      	bne.n	8009dca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	2b03      	cmp	r3, #3
 8009da0:	d113      	bne.n	8009dca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009da2:	7dba      	ldrb	r2, [r7, #22]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	32ae      	adds	r2, #174	; 0xae
 8009da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d00b      	beq.n	8009dca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009db2:	7dba      	ldrb	r2, [r7, #22]
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009dba:	7dba      	ldrb	r2, [r7, #22]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	32ae      	adds	r2, #174	; 0xae
 8009dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	68f8      	ldr	r0, [r7, #12]
 8009dc8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009dca:	68f8      	ldr	r0, [r7, #12]
 8009dcc:	f001 f97a 	bl	800b0c4 <USBD_CtlSendStatus>
 8009dd0:	e032      	b.n	8009e38 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009dd2:	7afb      	ldrb	r3, [r7, #11]
 8009dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dd8:	b2db      	uxtb	r3, r3
 8009dda:	4619      	mov	r1, r3
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f000 fa37 	bl	800a250 <USBD_CoreFindEP>
 8009de2:	4603      	mov	r3, r0
 8009de4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009de6:	7dbb      	ldrb	r3, [r7, #22]
 8009de8:	2bff      	cmp	r3, #255	; 0xff
 8009dea:	d025      	beq.n	8009e38 <USBD_LL_DataOutStage+0x15c>
 8009dec:	7dbb      	ldrb	r3, [r7, #22]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d122      	bne.n	8009e38 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	2b03      	cmp	r3, #3
 8009dfc:	d117      	bne.n	8009e2e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009dfe:	7dba      	ldrb	r2, [r7, #22]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	32ae      	adds	r2, #174	; 0xae
 8009e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e08:	699b      	ldr	r3, [r3, #24]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00f      	beq.n	8009e2e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009e0e:	7dba      	ldrb	r2, [r7, #22]
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009e16:	7dba      	ldrb	r2, [r7, #22]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	32ae      	adds	r2, #174	; 0xae
 8009e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e20:	699b      	ldr	r3, [r3, #24]
 8009e22:	7afa      	ldrb	r2, [r7, #11]
 8009e24:	4611      	mov	r1, r2
 8009e26:	68f8      	ldr	r0, [r7, #12]
 8009e28:	4798      	blx	r3
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009e2e:	7dfb      	ldrb	r3, [r7, #23]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009e34:	7dfb      	ldrb	r3, [r7, #23]
 8009e36:	e000      	b.n	8009e3a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3718      	adds	r7, #24
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b086      	sub	sp, #24
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	60f8      	str	r0, [r7, #12]
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	607a      	str	r2, [r7, #4]
 8009e4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009e50:	7afb      	ldrb	r3, [r7, #11]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d16f      	bne.n	8009f36 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	3314      	adds	r3, #20
 8009e5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d15a      	bne.n	8009f1c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	689a      	ldr	r2, [r3, #8]
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d914      	bls.n	8009e9c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	689a      	ldr	r2, [r3, #8]
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	1ad2      	subs	r2, r2, r3
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	461a      	mov	r2, r3
 8009e86:	6879      	ldr	r1, [r7, #4]
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	f001 f8dc 	bl	800b046 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e8e:	2300      	movs	r3, #0
 8009e90:	2200      	movs	r2, #0
 8009e92:	2100      	movs	r1, #0
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f001 fe03 	bl	800baa0 <USBD_LL_PrepareReceive>
 8009e9a:	e03f      	b.n	8009f1c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	68da      	ldr	r2, [r3, #12]
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d11c      	bne.n	8009ee2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	685a      	ldr	r2, [r3, #4]
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d316      	bcc.n	8009ee2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d20f      	bcs.n	8009ee2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	68f8      	ldr	r0, [r7, #12]
 8009ec8:	f001 f8bd 	bl	800b046 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	2100      	movs	r1, #0
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f001 fde0 	bl	800baa0 <USBD_LL_PrepareReceive>
 8009ee0:	e01c      	b.n	8009f1c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	2b03      	cmp	r3, #3
 8009eec:	d10f      	bne.n	8009f0e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ef4:	68db      	ldr	r3, [r3, #12]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d009      	beq.n	8009f0e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f0e:	2180      	movs	r1, #128	; 0x80
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f001 fd1b 	bl	800b94c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f001 f8e7 	bl	800b0ea <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d03a      	beq.n	8009f9c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f7ff fe42 	bl	8009bb0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009f34:	e032      	b.n	8009f9c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009f36:	7afb      	ldrb	r3, [r7, #11]
 8009f38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	4619      	mov	r1, r3
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f000 f985 	bl	800a250 <USBD_CoreFindEP>
 8009f46:	4603      	mov	r3, r0
 8009f48:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f4a:	7dfb      	ldrb	r3, [r7, #23]
 8009f4c:	2bff      	cmp	r3, #255	; 0xff
 8009f4e:	d025      	beq.n	8009f9c <USBD_LL_DataInStage+0x15a>
 8009f50:	7dfb      	ldrb	r3, [r7, #23]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d122      	bne.n	8009f9c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b03      	cmp	r3, #3
 8009f60:	d11c      	bne.n	8009f9c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009f62:	7dfa      	ldrb	r2, [r7, #23]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	32ae      	adds	r2, #174	; 0xae
 8009f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d014      	beq.n	8009f9c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009f72:	7dfa      	ldrb	r2, [r7, #23]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009f7a:	7dfa      	ldrb	r2, [r7, #23]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	32ae      	adds	r2, #174	; 0xae
 8009f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f84:	695b      	ldr	r3, [r3, #20]
 8009f86:	7afa      	ldrb	r2, [r7, #11]
 8009f88:	4611      	mov	r1, r2
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	4798      	blx	r3
 8009f8e:	4603      	mov	r3, r0
 8009f90:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009f92:	7dbb      	ldrb	r3, [r7, #22]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d001      	beq.n	8009f9c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009f98:	7dbb      	ldrb	r3, [r7, #22]
 8009f9a:	e000      	b.n	8009f9e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3718      	adds	r7, #24
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d014      	beq.n	800a00c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d00e      	beq.n	800a00c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	6852      	ldr	r2, [r2, #4]
 8009ffa:	b2d2      	uxtb	r2, r2
 8009ffc:	4611      	mov	r1, r2
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	4798      	blx	r3
 800a002:	4603      	mov	r3, r0
 800a004:	2b00      	cmp	r3, #0
 800a006:	d001      	beq.n	800a00c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a008:	2303      	movs	r3, #3
 800a00a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a00c:	2340      	movs	r3, #64	; 0x40
 800a00e:	2200      	movs	r2, #0
 800a010:	2100      	movs	r1, #0
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f001 fc55 	bl	800b8c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2240      	movs	r2, #64	; 0x40
 800a024:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a028:	2340      	movs	r3, #64	; 0x40
 800a02a:	2200      	movs	r2, #0
 800a02c:	2180      	movs	r1, #128	; 0x80
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f001 fc47 	bl	800b8c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2201      	movs	r2, #1
 800a038:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2240      	movs	r2, #64	; 0x40
 800a03e:	621a      	str	r2, [r3, #32]

  return ret;
 800a040:	7bfb      	ldrb	r3, [r7, #15]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a04a:	b480      	push	{r7}
 800a04c:	b083      	sub	sp, #12
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	460b      	mov	r3, r1
 800a054:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	78fa      	ldrb	r2, [r7, #3]
 800a05a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b083      	sub	sp, #12
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b04      	cmp	r3, #4
 800a07c:	d006      	beq.n	800a08c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a084:	b2da      	uxtb	r2, r3
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2204      	movs	r2, #4
 800a090:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a094:	2300      	movs	r3, #0
}
 800a096:	4618      	mov	r0, r3
 800a098:	370c      	adds	r7, #12
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr

0800a0a2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a0a2:	b480      	push	{r7}
 800a0a4:	b083      	sub	sp, #12
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	d106      	bne.n	800a0c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a0c4:	2300      	movs	r3, #0
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b082      	sub	sp, #8
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	2b03      	cmp	r3, #3
 800a0e4:	d110      	bne.n	800a108 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00b      	beq.n	800a108 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0f6:	69db      	ldr	r3, [r3, #28]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d005      	beq.n	800a108 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a102:	69db      	ldr	r3, [r3, #28]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3708      	adds	r7, #8
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b082      	sub	sp, #8
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
 800a11a:	460b      	mov	r3, r1
 800a11c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	32ae      	adds	r2, #174	; 0xae
 800a128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a130:	2303      	movs	r3, #3
 800a132:	e01c      	b.n	800a16e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a13a:	b2db      	uxtb	r3, r3
 800a13c:	2b03      	cmp	r3, #3
 800a13e:	d115      	bne.n	800a16c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	32ae      	adds	r2, #174	; 0xae
 800a14a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a14e:	6a1b      	ldr	r3, [r3, #32]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d00b      	beq.n	800a16c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	32ae      	adds	r2, #174	; 0xae
 800a15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a162:	6a1b      	ldr	r3, [r3, #32]
 800a164:	78fa      	ldrb	r2, [r7, #3]
 800a166:	4611      	mov	r1, r2
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3708      	adds	r7, #8
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a176:	b580      	push	{r7, lr}
 800a178:	b082      	sub	sp, #8
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
 800a17e:	460b      	mov	r3, r1
 800a180:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	32ae      	adds	r2, #174	; 0xae
 800a18c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a194:	2303      	movs	r3, #3
 800a196:	e01c      	b.n	800a1d2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b03      	cmp	r3, #3
 800a1a2:	d115      	bne.n	800a1d0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	32ae      	adds	r2, #174	; 0xae
 800a1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d00b      	beq.n	800a1d0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	32ae      	adds	r2, #174	; 0xae
 800a1c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c8:	78fa      	ldrb	r2, [r7, #3]
 800a1ca:	4611      	mov	r1, r2
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a1d0:	2300      	movs	r3, #0
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3708      	adds	r7, #8
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b083      	sub	sp, #12
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a1e2:	2300      	movs	r3, #0
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d00e      	beq.n	800a22c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	687a      	ldr	r2, [r7, #4]
 800a218:	6852      	ldr	r2, [r2, #4]
 800a21a:	b2d2      	uxtb	r2, r2
 800a21c:	4611      	mov	r1, r2
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	4798      	blx	r3
 800a222:	4603      	mov	r3, r0
 800a224:	2b00      	cmp	r3, #0
 800a226:	d001      	beq.n	800a22c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a228:	2303      	movs	r3, #3
 800a22a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a236:	b480      	push	{r7}
 800a238:	b083      	sub	sp, #12
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
 800a23e:	460b      	mov	r3, r1
 800a240:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a242:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a244:	4618      	mov	r0, r3
 800a246:	370c      	adds	r7, #12
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	460b      	mov	r3, r1
 800a25a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a25c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a25e:	4618      	mov	r0, r3
 800a260:	370c      	adds	r7, #12
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr

0800a26a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b086      	sub	sp, #24
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	460b      	mov	r3, r1
 800a274:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a27e:	2300      	movs	r3, #0
 800a280:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	885b      	ldrh	r3, [r3, #2]
 800a286:	b29a      	uxth	r2, r3
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	b29b      	uxth	r3, r3
 800a28e:	429a      	cmp	r2, r3
 800a290:	d920      	bls.n	800a2d4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	b29b      	uxth	r3, r3
 800a298:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a29a:	e013      	b.n	800a2c4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a29c:	f107 030a 	add.w	r3, r7, #10
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	6978      	ldr	r0, [r7, #20]
 800a2a4:	f000 f81b 	bl	800a2de <USBD_GetNextDesc>
 800a2a8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	785b      	ldrb	r3, [r3, #1]
 800a2ae:	2b05      	cmp	r3, #5
 800a2b0:	d108      	bne.n	800a2c4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	789b      	ldrb	r3, [r3, #2]
 800a2ba:	78fa      	ldrb	r2, [r7, #3]
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d008      	beq.n	800a2d2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	885b      	ldrh	r3, [r3, #2]
 800a2c8:	b29a      	uxth	r2, r3
 800a2ca:	897b      	ldrh	r3, [r7, #10]
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d8e5      	bhi.n	800a29c <USBD_GetEpDesc+0x32>
 800a2d0:	e000      	b.n	800a2d4 <USBD_GetEpDesc+0x6a>
          break;
 800a2d2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a2d4:	693b      	ldr	r3, [r7, #16]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3718      	adds	r7, #24
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a2de:	b480      	push	{r7}
 800a2e0:	b085      	sub	sp, #20
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
 800a2e6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	881a      	ldrh	r2, [r3, #0]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	4413      	add	r3, r2
 800a2f8:	b29a      	uxth	r2, r3
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	461a      	mov	r2, r3
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4413      	add	r3, r2
 800a308:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a30a:	68fb      	ldr	r3, [r7, #12]
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a318:	b480      	push	{r7}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	3301      	adds	r3, #1
 800a32e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a336:	8a3b      	ldrh	r3, [r7, #16]
 800a338:	021b      	lsls	r3, r3, #8
 800a33a:	b21a      	sxth	r2, r3
 800a33c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a340:	4313      	orrs	r3, r2
 800a342:	b21b      	sxth	r3, r3
 800a344:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a346:	89fb      	ldrh	r3, [r7, #14]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	371c      	adds	r7, #28
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr

0800a354 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a35e:	2300      	movs	r3, #0
 800a360:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	781b      	ldrb	r3, [r3, #0]
 800a366:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a36a:	2b40      	cmp	r3, #64	; 0x40
 800a36c:	d005      	beq.n	800a37a <USBD_StdDevReq+0x26>
 800a36e:	2b40      	cmp	r3, #64	; 0x40
 800a370:	d857      	bhi.n	800a422 <USBD_StdDevReq+0xce>
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00f      	beq.n	800a396 <USBD_StdDevReq+0x42>
 800a376:	2b20      	cmp	r3, #32
 800a378:	d153      	bne.n	800a422 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	32ae      	adds	r2, #174	; 0xae
 800a384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	6839      	ldr	r1, [r7, #0]
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	4798      	blx	r3
 800a390:	4603      	mov	r3, r0
 800a392:	73fb      	strb	r3, [r7, #15]
      break;
 800a394:	e04a      	b.n	800a42c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	785b      	ldrb	r3, [r3, #1]
 800a39a:	2b09      	cmp	r3, #9
 800a39c:	d83b      	bhi.n	800a416 <USBD_StdDevReq+0xc2>
 800a39e:	a201      	add	r2, pc, #4	; (adr r2, 800a3a4 <USBD_StdDevReq+0x50>)
 800a3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a4:	0800a3f9 	.word	0x0800a3f9
 800a3a8:	0800a40d 	.word	0x0800a40d
 800a3ac:	0800a417 	.word	0x0800a417
 800a3b0:	0800a403 	.word	0x0800a403
 800a3b4:	0800a417 	.word	0x0800a417
 800a3b8:	0800a3d7 	.word	0x0800a3d7
 800a3bc:	0800a3cd 	.word	0x0800a3cd
 800a3c0:	0800a417 	.word	0x0800a417
 800a3c4:	0800a3ef 	.word	0x0800a3ef
 800a3c8:	0800a3e1 	.word	0x0800a3e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a3cc:	6839      	ldr	r1, [r7, #0]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fa3c 	bl	800a84c <USBD_GetDescriptor>
          break;
 800a3d4:	e024      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a3d6:	6839      	ldr	r1, [r7, #0]
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 fbcb 	bl	800ab74 <USBD_SetAddress>
          break;
 800a3de:	e01f      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fc0a 	bl	800abfc <USBD_SetConfig>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	73fb      	strb	r3, [r7, #15]
          break;
 800a3ec:	e018      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a3ee:	6839      	ldr	r1, [r7, #0]
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 fcad 	bl	800ad50 <USBD_GetConfig>
          break;
 800a3f6:	e013      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a3f8:	6839      	ldr	r1, [r7, #0]
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 fcde 	bl	800adbc <USBD_GetStatus>
          break;
 800a400:	e00e      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a402:	6839      	ldr	r1, [r7, #0]
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f000 fd0d 	bl	800ae24 <USBD_SetFeature>
          break;
 800a40a:	e009      	b.n	800a420 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a40c:	6839      	ldr	r1, [r7, #0]
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fd31 	bl	800ae76 <USBD_ClrFeature>
          break;
 800a414:	e004      	b.n	800a420 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a416:	6839      	ldr	r1, [r7, #0]
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 fd88 	bl	800af2e <USBD_CtlError>
          break;
 800a41e:	bf00      	nop
      }
      break;
 800a420:	e004      	b.n	800a42c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a422:	6839      	ldr	r1, [r7, #0]
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 fd82 	bl	800af2e <USBD_CtlError>
      break;
 800a42a:	bf00      	nop
  }

  return ret;
 800a42c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop

0800a438 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a442:	2300      	movs	r3, #0
 800a444:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a44e:	2b40      	cmp	r3, #64	; 0x40
 800a450:	d005      	beq.n	800a45e <USBD_StdItfReq+0x26>
 800a452:	2b40      	cmp	r3, #64	; 0x40
 800a454:	d852      	bhi.n	800a4fc <USBD_StdItfReq+0xc4>
 800a456:	2b00      	cmp	r3, #0
 800a458:	d001      	beq.n	800a45e <USBD_StdItfReq+0x26>
 800a45a:	2b20      	cmp	r3, #32
 800a45c:	d14e      	bne.n	800a4fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a464:	b2db      	uxtb	r3, r3
 800a466:	3b01      	subs	r3, #1
 800a468:	2b02      	cmp	r3, #2
 800a46a:	d840      	bhi.n	800a4ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	889b      	ldrh	r3, [r3, #4]
 800a470:	b2db      	uxtb	r3, r3
 800a472:	2b01      	cmp	r3, #1
 800a474:	d836      	bhi.n	800a4e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	889b      	ldrh	r3, [r3, #4]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	4619      	mov	r1, r3
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f7ff fed9 	bl	800a236 <USBD_CoreFindIF>
 800a484:	4603      	mov	r3, r0
 800a486:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a488:	7bbb      	ldrb	r3, [r7, #14]
 800a48a:	2bff      	cmp	r3, #255	; 0xff
 800a48c:	d01d      	beq.n	800a4ca <USBD_StdItfReq+0x92>
 800a48e:	7bbb      	ldrb	r3, [r7, #14]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d11a      	bne.n	800a4ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a494:	7bba      	ldrb	r2, [r7, #14]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	32ae      	adds	r2, #174	; 0xae
 800a49a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a49e:	689b      	ldr	r3, [r3, #8]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00f      	beq.n	800a4c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a4a4:	7bba      	ldrb	r2, [r7, #14]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a4ac:	7bba      	ldrb	r2, [r7, #14]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	32ae      	adds	r2, #174	; 0xae
 800a4b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	4798      	blx	r3
 800a4be:	4603      	mov	r3, r0
 800a4c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4c2:	e004      	b.n	800a4ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a4c4:	2303      	movs	r3, #3
 800a4c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4c8:	e001      	b.n	800a4ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a4ca:	2303      	movs	r3, #3
 800a4cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	88db      	ldrh	r3, [r3, #6]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d110      	bne.n	800a4f8 <USBD_StdItfReq+0xc0>
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d10d      	bne.n	800a4f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 fdf1 	bl	800b0c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a4e2:	e009      	b.n	800a4f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a4e4:	6839      	ldr	r1, [r7, #0]
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f000 fd21 	bl	800af2e <USBD_CtlError>
          break;
 800a4ec:	e004      	b.n	800a4f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a4ee:	6839      	ldr	r1, [r7, #0]
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 fd1c 	bl	800af2e <USBD_CtlError>
          break;
 800a4f6:	e000      	b.n	800a4fa <USBD_StdItfReq+0xc2>
          break;
 800a4f8:	bf00      	nop
      }
      break;
 800a4fa:	e004      	b.n	800a506 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 fd15 	bl	800af2e <USBD_CtlError>
      break;
 800a504:	bf00      	nop
  }

  return ret;
 800a506:	7bfb      	ldrb	r3, [r7, #15]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3710      	adds	r7, #16
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a51a:	2300      	movs	r3, #0
 800a51c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	889b      	ldrh	r3, [r3, #4]
 800a522:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a52c:	2b40      	cmp	r3, #64	; 0x40
 800a52e:	d007      	beq.n	800a540 <USBD_StdEPReq+0x30>
 800a530:	2b40      	cmp	r3, #64	; 0x40
 800a532:	f200 817f 	bhi.w	800a834 <USBD_StdEPReq+0x324>
 800a536:	2b00      	cmp	r3, #0
 800a538:	d02a      	beq.n	800a590 <USBD_StdEPReq+0x80>
 800a53a:	2b20      	cmp	r3, #32
 800a53c:	f040 817a 	bne.w	800a834 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a540:	7bbb      	ldrb	r3, [r7, #14]
 800a542:	4619      	mov	r1, r3
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f7ff fe83 	bl	800a250 <USBD_CoreFindEP>
 800a54a:	4603      	mov	r3, r0
 800a54c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a54e:	7b7b      	ldrb	r3, [r7, #13]
 800a550:	2bff      	cmp	r3, #255	; 0xff
 800a552:	f000 8174 	beq.w	800a83e <USBD_StdEPReq+0x32e>
 800a556:	7b7b      	ldrb	r3, [r7, #13]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f040 8170 	bne.w	800a83e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a55e:	7b7a      	ldrb	r2, [r7, #13]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a566:	7b7a      	ldrb	r2, [r7, #13]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	32ae      	adds	r2, #174	; 0xae
 800a56c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	2b00      	cmp	r3, #0
 800a574:	f000 8163 	beq.w	800a83e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a578:	7b7a      	ldrb	r2, [r7, #13]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	32ae      	adds	r2, #174	; 0xae
 800a57e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	6839      	ldr	r1, [r7, #0]
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	4798      	blx	r3
 800a58a:	4603      	mov	r3, r0
 800a58c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a58e:	e156      	b.n	800a83e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	785b      	ldrb	r3, [r3, #1]
 800a594:	2b03      	cmp	r3, #3
 800a596:	d008      	beq.n	800a5aa <USBD_StdEPReq+0x9a>
 800a598:	2b03      	cmp	r3, #3
 800a59a:	f300 8145 	bgt.w	800a828 <USBD_StdEPReq+0x318>
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	f000 809b 	beq.w	800a6da <USBD_StdEPReq+0x1ca>
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d03c      	beq.n	800a622 <USBD_StdEPReq+0x112>
 800a5a8:	e13e      	b.n	800a828 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b02      	cmp	r3, #2
 800a5b4:	d002      	beq.n	800a5bc <USBD_StdEPReq+0xac>
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	d016      	beq.n	800a5e8 <USBD_StdEPReq+0xd8>
 800a5ba:	e02c      	b.n	800a616 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5bc:	7bbb      	ldrb	r3, [r7, #14]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d00d      	beq.n	800a5de <USBD_StdEPReq+0xce>
 800a5c2:	7bbb      	ldrb	r3, [r7, #14]
 800a5c4:	2b80      	cmp	r3, #128	; 0x80
 800a5c6:	d00a      	beq.n	800a5de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5c8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f001 f9bd 	bl	800b94c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5d2:	2180      	movs	r1, #128	; 0x80
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f001 f9b9 	bl	800b94c <USBD_LL_StallEP>
 800a5da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5dc:	e020      	b.n	800a620 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a5de:	6839      	ldr	r1, [r7, #0]
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fca4 	bl	800af2e <USBD_CtlError>
              break;
 800a5e6:	e01b      	b.n	800a620 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	885b      	ldrh	r3, [r3, #2]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10e      	bne.n	800a60e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a5f0:	7bbb      	ldrb	r3, [r7, #14]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d00b      	beq.n	800a60e <USBD_StdEPReq+0xfe>
 800a5f6:	7bbb      	ldrb	r3, [r7, #14]
 800a5f8:	2b80      	cmp	r3, #128	; 0x80
 800a5fa:	d008      	beq.n	800a60e <USBD_StdEPReq+0xfe>
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	88db      	ldrh	r3, [r3, #6]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d104      	bne.n	800a60e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a604:	7bbb      	ldrb	r3, [r7, #14]
 800a606:	4619      	mov	r1, r3
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f001 f99f 	bl	800b94c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fd58 	bl	800b0c4 <USBD_CtlSendStatus>

              break;
 800a614:	e004      	b.n	800a620 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a616:	6839      	ldr	r1, [r7, #0]
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fc88 	bl	800af2e <USBD_CtlError>
              break;
 800a61e:	bf00      	nop
          }
          break;
 800a620:	e107      	b.n	800a832 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	2b02      	cmp	r3, #2
 800a62c:	d002      	beq.n	800a634 <USBD_StdEPReq+0x124>
 800a62e:	2b03      	cmp	r3, #3
 800a630:	d016      	beq.n	800a660 <USBD_StdEPReq+0x150>
 800a632:	e04b      	b.n	800a6cc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a634:	7bbb      	ldrb	r3, [r7, #14]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d00d      	beq.n	800a656 <USBD_StdEPReq+0x146>
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
 800a63c:	2b80      	cmp	r3, #128	; 0x80
 800a63e:	d00a      	beq.n	800a656 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a640:	7bbb      	ldrb	r3, [r7, #14]
 800a642:	4619      	mov	r1, r3
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f001 f981 	bl	800b94c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a64a:	2180      	movs	r1, #128	; 0x80
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f001 f97d 	bl	800b94c <USBD_LL_StallEP>
 800a652:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a654:	e040      	b.n	800a6d8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a656:	6839      	ldr	r1, [r7, #0]
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 fc68 	bl	800af2e <USBD_CtlError>
              break;
 800a65e:	e03b      	b.n	800a6d8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	885b      	ldrh	r3, [r3, #2]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d136      	bne.n	800a6d6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a668:	7bbb      	ldrb	r3, [r7, #14]
 800a66a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d004      	beq.n	800a67c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a672:	7bbb      	ldrb	r3, [r7, #14]
 800a674:	4619      	mov	r1, r3
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f001 f987 	bl	800b98a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f000 fd21 	bl	800b0c4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a682:	7bbb      	ldrb	r3, [r7, #14]
 800a684:	4619      	mov	r1, r3
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f7ff fde2 	bl	800a250 <USBD_CoreFindEP>
 800a68c:	4603      	mov	r3, r0
 800a68e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a690:	7b7b      	ldrb	r3, [r7, #13]
 800a692:	2bff      	cmp	r3, #255	; 0xff
 800a694:	d01f      	beq.n	800a6d6 <USBD_StdEPReq+0x1c6>
 800a696:	7b7b      	ldrb	r3, [r7, #13]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d11c      	bne.n	800a6d6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a69c:	7b7a      	ldrb	r2, [r7, #13]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a6a4:	7b7a      	ldrb	r2, [r7, #13]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	32ae      	adds	r2, #174	; 0xae
 800a6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d010      	beq.n	800a6d6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6b4:	7b7a      	ldrb	r2, [r7, #13]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	32ae      	adds	r2, #174	; 0xae
 800a6ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	6839      	ldr	r1, [r7, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	4798      	blx	r3
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a6ca:	e004      	b.n	800a6d6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fc2d 	bl	800af2e <USBD_CtlError>
              break;
 800a6d4:	e000      	b.n	800a6d8 <USBD_StdEPReq+0x1c8>
              break;
 800a6d6:	bf00      	nop
          }
          break;
 800a6d8:	e0ab      	b.n	800a832 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6e0:	b2db      	uxtb	r3, r3
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d002      	beq.n	800a6ec <USBD_StdEPReq+0x1dc>
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d032      	beq.n	800a750 <USBD_StdEPReq+0x240>
 800a6ea:	e097      	b.n	800a81c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a6ec:	7bbb      	ldrb	r3, [r7, #14]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d007      	beq.n	800a702 <USBD_StdEPReq+0x1f2>
 800a6f2:	7bbb      	ldrb	r3, [r7, #14]
 800a6f4:	2b80      	cmp	r3, #128	; 0x80
 800a6f6:	d004      	beq.n	800a702 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fc17 	bl	800af2e <USBD_CtlError>
                break;
 800a700:	e091      	b.n	800a826 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a702:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a706:	2b00      	cmp	r3, #0
 800a708:	da0b      	bge.n	800a722 <USBD_StdEPReq+0x212>
 800a70a:	7bbb      	ldrb	r3, [r7, #14]
 800a70c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a710:	4613      	mov	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	3310      	adds	r3, #16
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	4413      	add	r3, r2
 800a71e:	3304      	adds	r3, #4
 800a720:	e00b      	b.n	800a73a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a722:	7bbb      	ldrb	r3, [r7, #14]
 800a724:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a728:	4613      	mov	r3, r2
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	4413      	add	r3, r2
 800a738:	3304      	adds	r3, #4
 800a73a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	2200      	movs	r2, #0
 800a740:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	2202      	movs	r2, #2
 800a746:	4619      	mov	r1, r3
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 fc61 	bl	800b010 <USBD_CtlSendData>
              break;
 800a74e:	e06a      	b.n	800a826 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a750:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a754:	2b00      	cmp	r3, #0
 800a756:	da11      	bge.n	800a77c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a758:	7bbb      	ldrb	r3, [r7, #14]
 800a75a:	f003 020f 	and.w	r2, r3, #15
 800a75e:	6879      	ldr	r1, [r7, #4]
 800a760:	4613      	mov	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	4413      	add	r3, r2
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	440b      	add	r3, r1
 800a76a:	3324      	adds	r3, #36	; 0x24
 800a76c:	881b      	ldrh	r3, [r3, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d117      	bne.n	800a7a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a772:	6839      	ldr	r1, [r7, #0]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 fbda 	bl	800af2e <USBD_CtlError>
                  break;
 800a77a:	e054      	b.n	800a826 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a77c:	7bbb      	ldrb	r3, [r7, #14]
 800a77e:	f003 020f 	and.w	r2, r3, #15
 800a782:	6879      	ldr	r1, [r7, #4]
 800a784:	4613      	mov	r3, r2
 800a786:	009b      	lsls	r3, r3, #2
 800a788:	4413      	add	r3, r2
 800a78a:	009b      	lsls	r3, r3, #2
 800a78c:	440b      	add	r3, r1
 800a78e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a792:	881b      	ldrh	r3, [r3, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d104      	bne.n	800a7a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a798:	6839      	ldr	r1, [r7, #0]
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f000 fbc7 	bl	800af2e <USBD_CtlError>
                  break;
 800a7a0:	e041      	b.n	800a826 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	da0b      	bge.n	800a7c2 <USBD_StdEPReq+0x2b2>
 800a7aa:	7bbb      	ldrb	r3, [r7, #14]
 800a7ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a7b0:	4613      	mov	r3, r2
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	4413      	add	r3, r2
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	3310      	adds	r3, #16
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	4413      	add	r3, r2
 800a7be:	3304      	adds	r3, #4
 800a7c0:	e00b      	b.n	800a7da <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a7c2:	7bbb      	ldrb	r3, [r7, #14]
 800a7c4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	4413      	add	r3, r2
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a7d4:	687a      	ldr	r2, [r7, #4]
 800a7d6:	4413      	add	r3, r2
 800a7d8:	3304      	adds	r3, #4
 800a7da:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a7dc:	7bbb      	ldrb	r3, [r7, #14]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d002      	beq.n	800a7e8 <USBD_StdEPReq+0x2d8>
 800a7e2:	7bbb      	ldrb	r3, [r7, #14]
 800a7e4:	2b80      	cmp	r3, #128	; 0x80
 800a7e6:	d103      	bne.n	800a7f0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	601a      	str	r2, [r3, #0]
 800a7ee:	e00e      	b.n	800a80e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a7f0:	7bbb      	ldrb	r3, [r7, #14]
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f001 f8e7 	bl	800b9c8 <USBD_LL_IsStallEP>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d003      	beq.n	800a808 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	2201      	movs	r2, #1
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	e002      	b.n	800a80e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	2202      	movs	r2, #2
 800a812:	4619      	mov	r1, r3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 fbfb 	bl	800b010 <USBD_CtlSendData>
              break;
 800a81a:	e004      	b.n	800a826 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a81c:	6839      	ldr	r1, [r7, #0]
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 fb85 	bl	800af2e <USBD_CtlError>
              break;
 800a824:	bf00      	nop
          }
          break;
 800a826:	e004      	b.n	800a832 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a828:	6839      	ldr	r1, [r7, #0]
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f000 fb7f 	bl	800af2e <USBD_CtlError>
          break;
 800a830:	bf00      	nop
      }
      break;
 800a832:	e005      	b.n	800a840 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a834:	6839      	ldr	r1, [r7, #0]
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fb79 	bl	800af2e <USBD_CtlError>
      break;
 800a83c:	e000      	b.n	800a840 <USBD_StdEPReq+0x330>
      break;
 800a83e:	bf00      	nop
  }

  return ret;
 800a840:	7bfb      	ldrb	r3, [r7, #15]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
	...

0800a84c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a85a:	2300      	movs	r3, #0
 800a85c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a85e:	2300      	movs	r3, #0
 800a860:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	885b      	ldrh	r3, [r3, #2]
 800a866:	0a1b      	lsrs	r3, r3, #8
 800a868:	b29b      	uxth	r3, r3
 800a86a:	3b01      	subs	r3, #1
 800a86c:	2b0e      	cmp	r3, #14
 800a86e:	f200 8152 	bhi.w	800ab16 <USBD_GetDescriptor+0x2ca>
 800a872:	a201      	add	r2, pc, #4	; (adr r2, 800a878 <USBD_GetDescriptor+0x2c>)
 800a874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a878:	0800a8e9 	.word	0x0800a8e9
 800a87c:	0800a901 	.word	0x0800a901
 800a880:	0800a941 	.word	0x0800a941
 800a884:	0800ab17 	.word	0x0800ab17
 800a888:	0800ab17 	.word	0x0800ab17
 800a88c:	0800aab7 	.word	0x0800aab7
 800a890:	0800aae3 	.word	0x0800aae3
 800a894:	0800ab17 	.word	0x0800ab17
 800a898:	0800ab17 	.word	0x0800ab17
 800a89c:	0800ab17 	.word	0x0800ab17
 800a8a0:	0800ab17 	.word	0x0800ab17
 800a8a4:	0800ab17 	.word	0x0800ab17
 800a8a8:	0800ab17 	.word	0x0800ab17
 800a8ac:	0800ab17 	.word	0x0800ab17
 800a8b0:	0800a8b5 	.word	0x0800a8b5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8ba:	69db      	ldr	r3, [r3, #28]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d00b      	beq.n	800a8d8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	687a      	ldr	r2, [r7, #4]
 800a8ca:	7c12      	ldrb	r2, [r2, #16]
 800a8cc:	f107 0108 	add.w	r1, r7, #8
 800a8d0:	4610      	mov	r0, r2
 800a8d2:	4798      	blx	r3
 800a8d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8d6:	e126      	b.n	800ab26 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a8d8:	6839      	ldr	r1, [r7, #0]
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f000 fb27 	bl	800af2e <USBD_CtlError>
        err++;
 800a8e0:	7afb      	ldrb	r3, [r7, #11]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	72fb      	strb	r3, [r7, #11]
      break;
 800a8e6:	e11e      	b.n	800ab26 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	7c12      	ldrb	r2, [r2, #16]
 800a8f4:	f107 0108 	add.w	r1, r7, #8
 800a8f8:	4610      	mov	r0, r2
 800a8fa:	4798      	blx	r3
 800a8fc:	60f8      	str	r0, [r7, #12]
      break;
 800a8fe:	e112      	b.n	800ab26 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	7c1b      	ldrb	r3, [r3, #16]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d10d      	bne.n	800a924 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a90e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a910:	f107 0208 	add.w	r2, r7, #8
 800a914:	4610      	mov	r0, r2
 800a916:	4798      	blx	r3
 800a918:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	3301      	adds	r3, #1
 800a91e:	2202      	movs	r2, #2
 800a920:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a922:	e100      	b.n	800ab26 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a92c:	f107 0208 	add.w	r2, r7, #8
 800a930:	4610      	mov	r0, r2
 800a932:	4798      	blx	r3
 800a934:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	3301      	adds	r3, #1
 800a93a:	2202      	movs	r2, #2
 800a93c:	701a      	strb	r2, [r3, #0]
      break;
 800a93e:	e0f2      	b.n	800ab26 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	885b      	ldrh	r3, [r3, #2]
 800a944:	b2db      	uxtb	r3, r3
 800a946:	2b05      	cmp	r3, #5
 800a948:	f200 80ac 	bhi.w	800aaa4 <USBD_GetDescriptor+0x258>
 800a94c:	a201      	add	r2, pc, #4	; (adr r2, 800a954 <USBD_GetDescriptor+0x108>)
 800a94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a952:	bf00      	nop
 800a954:	0800a96d 	.word	0x0800a96d
 800a958:	0800a9a1 	.word	0x0800a9a1
 800a95c:	0800a9d5 	.word	0x0800a9d5
 800a960:	0800aa09 	.word	0x0800aa09
 800a964:	0800aa3d 	.word	0x0800aa3d
 800a968:	0800aa71 	.word	0x0800aa71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00b      	beq.n	800a990 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	7c12      	ldrb	r2, [r2, #16]
 800a984:	f107 0108 	add.w	r1, r7, #8
 800a988:	4610      	mov	r0, r2
 800a98a:	4798      	blx	r3
 800a98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a98e:	e091      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a990:	6839      	ldr	r1, [r7, #0]
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 facb 	bl	800af2e <USBD_CtlError>
            err++;
 800a998:	7afb      	ldrb	r3, [r7, #11]
 800a99a:	3301      	adds	r3, #1
 800a99c:	72fb      	strb	r3, [r7, #11]
          break;
 800a99e:	e089      	b.n	800aab4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9a6:	689b      	ldr	r3, [r3, #8]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00b      	beq.n	800a9c4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	7c12      	ldrb	r2, [r2, #16]
 800a9b8:	f107 0108 	add.w	r1, r7, #8
 800a9bc:	4610      	mov	r0, r2
 800a9be:	4798      	blx	r3
 800a9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9c2:	e077      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9c4:	6839      	ldr	r1, [r7, #0]
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fab1 	bl	800af2e <USBD_CtlError>
            err++;
 800a9cc:	7afb      	ldrb	r3, [r7, #11]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a9d2:	e06f      	b.n	800aab4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9da:	68db      	ldr	r3, [r3, #12]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d00b      	beq.n	800a9f8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	7c12      	ldrb	r2, [r2, #16]
 800a9ec:	f107 0108 	add.w	r1, r7, #8
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	4798      	blx	r3
 800a9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9f6:	e05d      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fa97 	bl	800af2e <USBD_CtlError>
            err++;
 800aa00:	7afb      	ldrb	r3, [r7, #11]
 800aa02:	3301      	adds	r3, #1
 800aa04:	72fb      	strb	r3, [r7, #11]
          break;
 800aa06:	e055      	b.n	800aab4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d00b      	beq.n	800aa2c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa1a:	691b      	ldr	r3, [r3, #16]
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	7c12      	ldrb	r2, [r2, #16]
 800aa20:	f107 0108 	add.w	r1, r7, #8
 800aa24:	4610      	mov	r0, r2
 800aa26:	4798      	blx	r3
 800aa28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa2a:	e043      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa2c:	6839      	ldr	r1, [r7, #0]
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 fa7d 	bl	800af2e <USBD_CtlError>
            err++;
 800aa34:	7afb      	ldrb	r3, [r7, #11]
 800aa36:	3301      	adds	r3, #1
 800aa38:	72fb      	strb	r3, [r7, #11]
          break;
 800aa3a:	e03b      	b.n	800aab4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa42:	695b      	ldr	r3, [r3, #20]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00b      	beq.n	800aa60 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	7c12      	ldrb	r2, [r2, #16]
 800aa54:	f107 0108 	add.w	r1, r7, #8
 800aa58:	4610      	mov	r0, r2
 800aa5a:	4798      	blx	r3
 800aa5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa5e:	e029      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fa63 	bl	800af2e <USBD_CtlError>
            err++;
 800aa68:	7afb      	ldrb	r3, [r7, #11]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	72fb      	strb	r3, [r7, #11]
          break;
 800aa6e:	e021      	b.n	800aab4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d00b      	beq.n	800aa94 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa82:	699b      	ldr	r3, [r3, #24]
 800aa84:	687a      	ldr	r2, [r7, #4]
 800aa86:	7c12      	ldrb	r2, [r2, #16]
 800aa88:	f107 0108 	add.w	r1, r7, #8
 800aa8c:	4610      	mov	r0, r2
 800aa8e:	4798      	blx	r3
 800aa90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa92:	e00f      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa94:	6839      	ldr	r1, [r7, #0]
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fa49 	bl	800af2e <USBD_CtlError>
            err++;
 800aa9c:	7afb      	ldrb	r3, [r7, #11]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	72fb      	strb	r3, [r7, #11]
          break;
 800aaa2:	e007      	b.n	800aab4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aaa4:	6839      	ldr	r1, [r7, #0]
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f000 fa41 	bl	800af2e <USBD_CtlError>
          err++;
 800aaac:	7afb      	ldrb	r3, [r7, #11]
 800aaae:	3301      	adds	r3, #1
 800aab0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aab2:	bf00      	nop
      }
      break;
 800aab4:	e037      	b.n	800ab26 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	7c1b      	ldrb	r3, [r3, #16]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d109      	bne.n	800aad2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac6:	f107 0208 	add.w	r2, r7, #8
 800aaca:	4610      	mov	r0, r2
 800aacc:	4798      	blx	r3
 800aace:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aad0:	e029      	b.n	800ab26 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aad2:	6839      	ldr	r1, [r7, #0]
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f000 fa2a 	bl	800af2e <USBD_CtlError>
        err++;
 800aada:	7afb      	ldrb	r3, [r7, #11]
 800aadc:	3301      	adds	r3, #1
 800aade:	72fb      	strb	r3, [r7, #11]
      break;
 800aae0:	e021      	b.n	800ab26 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	7c1b      	ldrb	r3, [r3, #16]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10d      	bne.n	800ab06 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaf2:	f107 0208 	add.w	r2, r7, #8
 800aaf6:	4610      	mov	r0, r2
 800aaf8:	4798      	blx	r3
 800aafa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	3301      	adds	r3, #1
 800ab00:	2207      	movs	r2, #7
 800ab02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ab04:	e00f      	b.n	800ab26 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ab06:	6839      	ldr	r1, [r7, #0]
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f000 fa10 	bl	800af2e <USBD_CtlError>
        err++;
 800ab0e:	7afb      	ldrb	r3, [r7, #11]
 800ab10:	3301      	adds	r3, #1
 800ab12:	72fb      	strb	r3, [r7, #11]
      break;
 800ab14:	e007      	b.n	800ab26 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ab16:	6839      	ldr	r1, [r7, #0]
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 fa08 	bl	800af2e <USBD_CtlError>
      err++;
 800ab1e:	7afb      	ldrb	r3, [r7, #11]
 800ab20:	3301      	adds	r3, #1
 800ab22:	72fb      	strb	r3, [r7, #11]
      break;
 800ab24:	bf00      	nop
  }

  if (err != 0U)
 800ab26:	7afb      	ldrb	r3, [r7, #11]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d11e      	bne.n	800ab6a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	88db      	ldrh	r3, [r3, #6]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d016      	beq.n	800ab62 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ab34:	893b      	ldrh	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00e      	beq.n	800ab58 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	88da      	ldrh	r2, [r3, #6]
 800ab3e:	893b      	ldrh	r3, [r7, #8]
 800ab40:	4293      	cmp	r3, r2
 800ab42:	bf28      	it	cs
 800ab44:	4613      	movcs	r3, r2
 800ab46:	b29b      	uxth	r3, r3
 800ab48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ab4a:	893b      	ldrh	r3, [r7, #8]
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	68f9      	ldr	r1, [r7, #12]
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f000 fa5d 	bl	800b010 <USBD_CtlSendData>
 800ab56:	e009      	b.n	800ab6c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ab58:	6839      	ldr	r1, [r7, #0]
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f000 f9e7 	bl	800af2e <USBD_CtlError>
 800ab60:	e004      	b.n	800ab6c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f000 faae 	bl	800b0c4 <USBD_CtlSendStatus>
 800ab68:	e000      	b.n	800ab6c <USBD_GetDescriptor+0x320>
    return;
 800ab6a:	bf00      	nop
  }
}
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop

0800ab74 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	889b      	ldrh	r3, [r3, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d131      	bne.n	800abea <USBD_SetAddress+0x76>
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	88db      	ldrh	r3, [r3, #6]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d12d      	bne.n	800abea <USBD_SetAddress+0x76>
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	885b      	ldrh	r3, [r3, #2]
 800ab92:	2b7f      	cmp	r3, #127	; 0x7f
 800ab94:	d829      	bhi.n	800abea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	885b      	ldrh	r3, [r3, #2]
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aba0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d104      	bne.n	800abb8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800abae:	6839      	ldr	r1, [r7, #0]
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f000 f9bc 	bl	800af2e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abb6:	e01d      	b.n	800abf4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	7bfa      	ldrb	r2, [r7, #15]
 800abbc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800abc0:	7bfb      	ldrb	r3, [r7, #15]
 800abc2:	4619      	mov	r1, r3
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 ff2b 	bl	800ba20 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 fa7a 	bl	800b0c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800abd0:	7bfb      	ldrb	r3, [r7, #15]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d004      	beq.n	800abe0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2202      	movs	r2, #2
 800abda:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abde:	e009      	b.n	800abf4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2201      	movs	r2, #1
 800abe4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abe8:	e004      	b.n	800abf4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800abea:	6839      	ldr	r1, [r7, #0]
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 f99e 	bl	800af2e <USBD_CtlError>
  }
}
 800abf2:	bf00      	nop
 800abf4:	bf00      	nop
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
 800ac04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac06:	2300      	movs	r3, #0
 800ac08:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	885b      	ldrh	r3, [r3, #2]
 800ac0e:	b2da      	uxtb	r2, r3
 800ac10:	4b4e      	ldr	r3, [pc, #312]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac12:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ac14:	4b4d      	ldr	r3, [pc, #308]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d905      	bls.n	800ac28 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ac1c:	6839      	ldr	r1, [r7, #0]
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 f985 	bl	800af2e <USBD_CtlError>
    return USBD_FAIL;
 800ac24:	2303      	movs	r3, #3
 800ac26:	e08c      	b.n	800ad42 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	2b02      	cmp	r3, #2
 800ac32:	d002      	beq.n	800ac3a <USBD_SetConfig+0x3e>
 800ac34:	2b03      	cmp	r3, #3
 800ac36:	d029      	beq.n	800ac8c <USBD_SetConfig+0x90>
 800ac38:	e075      	b.n	800ad26 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ac3a:	4b44      	ldr	r3, [pc, #272]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d020      	beq.n	800ac84 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ac42:	4b42      	ldr	r3, [pc, #264]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	461a      	mov	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac4c:	4b3f      	ldr	r3, [pc, #252]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	4619      	mov	r1, r3
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7fe ffb7 	bl	8009bc6 <USBD_SetClassConfig>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ac5c:	7bfb      	ldrb	r3, [r7, #15]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d008      	beq.n	800ac74 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ac62:	6839      	ldr	r1, [r7, #0]
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 f962 	bl	800af2e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2202      	movs	r2, #2
 800ac6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac72:	e065      	b.n	800ad40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 fa25 	bl	800b0c4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2203      	movs	r2, #3
 800ac7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ac82:	e05d      	b.n	800ad40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f000 fa1d 	bl	800b0c4 <USBD_CtlSendStatus>
      break;
 800ac8a:	e059      	b.n	800ad40 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ac8c:	4b2f      	ldr	r3, [pc, #188]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d112      	bne.n	800acba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2202      	movs	r2, #2
 800ac98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800ac9c:	4b2b      	ldr	r3, [pc, #172]	; (800ad4c <USBD_SetConfig+0x150>)
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	461a      	mov	r2, r3
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aca6:	4b29      	ldr	r3, [pc, #164]	; (800ad4c <USBD_SetConfig+0x150>)
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	4619      	mov	r1, r3
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f7fe ffa6 	bl	8009bfe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 fa06 	bl	800b0c4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800acb8:	e042      	b.n	800ad40 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800acba:	4b24      	ldr	r3, [pc, #144]	; (800ad4c <USBD_SetConfig+0x150>)
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	461a      	mov	r2, r3
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d02a      	beq.n	800ad1e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	685b      	ldr	r3, [r3, #4]
 800accc:	b2db      	uxtb	r3, r3
 800acce:	4619      	mov	r1, r3
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f7fe ff94 	bl	8009bfe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800acd6:	4b1d      	ldr	r3, [pc, #116]	; (800ad4c <USBD_SetConfig+0x150>)
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	461a      	mov	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ace0:	4b1a      	ldr	r3, [pc, #104]	; (800ad4c <USBD_SetConfig+0x150>)
 800ace2:	781b      	ldrb	r3, [r3, #0]
 800ace4:	4619      	mov	r1, r3
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f7fe ff6d 	bl	8009bc6 <USBD_SetClassConfig>
 800acec:	4603      	mov	r3, r0
 800acee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800acf0:	7bfb      	ldrb	r3, [r7, #15]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00f      	beq.n	800ad16 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800acf6:	6839      	ldr	r1, [r7, #0]
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 f918 	bl	800af2e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	4619      	mov	r1, r3
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f7fe ff79 	bl	8009bfe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2202      	movs	r2, #2
 800ad10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ad14:	e014      	b.n	800ad40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 f9d4 	bl	800b0c4 <USBD_CtlSendStatus>
      break;
 800ad1c:	e010      	b.n	800ad40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 f9d0 	bl	800b0c4 <USBD_CtlSendStatus>
      break;
 800ad24:	e00c      	b.n	800ad40 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ad26:	6839      	ldr	r1, [r7, #0]
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f000 f900 	bl	800af2e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ad2e:	4b07      	ldr	r3, [pc, #28]	; (800ad4c <USBD_SetConfig+0x150>)
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	4619      	mov	r1, r3
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f7fe ff62 	bl	8009bfe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ad3a:	2303      	movs	r3, #3
 800ad3c:	73fb      	strb	r3, [r7, #15]
      break;
 800ad3e:	bf00      	nop
  }

  return ret;
 800ad40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	24000518 	.word	0x24000518

0800ad50 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	88db      	ldrh	r3, [r3, #6]
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d004      	beq.n	800ad6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ad62:	6839      	ldr	r1, [r7, #0]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 f8e2 	bl	800af2e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ad6a:	e023      	b.n	800adb4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	2b02      	cmp	r3, #2
 800ad76:	dc02      	bgt.n	800ad7e <USBD_GetConfig+0x2e>
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	dc03      	bgt.n	800ad84 <USBD_GetConfig+0x34>
 800ad7c:	e015      	b.n	800adaa <USBD_GetConfig+0x5a>
 800ad7e:	2b03      	cmp	r3, #3
 800ad80:	d00b      	beq.n	800ad9a <USBD_GetConfig+0x4a>
 800ad82:	e012      	b.n	800adaa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	3308      	adds	r3, #8
 800ad8e:	2201      	movs	r2, #1
 800ad90:	4619      	mov	r1, r3
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f000 f93c 	bl	800b010 <USBD_CtlSendData>
        break;
 800ad98:	e00c      	b.n	800adb4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	3304      	adds	r3, #4
 800ad9e:	2201      	movs	r2, #1
 800ada0:	4619      	mov	r1, r3
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f934 	bl	800b010 <USBD_CtlSendData>
        break;
 800ada8:	e004      	b.n	800adb4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800adaa:	6839      	ldr	r1, [r7, #0]
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f000 f8be 	bl	800af2e <USBD_CtlError>
        break;
 800adb2:	bf00      	nop
}
 800adb4:	bf00      	nop
 800adb6:	3708      	adds	r7, #8
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b082      	sub	sp, #8
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	3b01      	subs	r3, #1
 800add0:	2b02      	cmp	r3, #2
 800add2:	d81e      	bhi.n	800ae12 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	88db      	ldrh	r3, [r3, #6]
 800add8:	2b02      	cmp	r3, #2
 800adda:	d004      	beq.n	800ade6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800addc:	6839      	ldr	r1, [r7, #0]
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 f8a5 	bl	800af2e <USBD_CtlError>
        break;
 800ade4:	e01a      	b.n	800ae1c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2201      	movs	r2, #1
 800adea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d005      	beq.n	800ae02 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	f043 0202 	orr.w	r2, r3, #2
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	330c      	adds	r3, #12
 800ae06:	2202      	movs	r2, #2
 800ae08:	4619      	mov	r1, r3
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f900 	bl	800b010 <USBD_CtlSendData>
      break;
 800ae10:	e004      	b.n	800ae1c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ae12:	6839      	ldr	r1, [r7, #0]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f000 f88a 	bl	800af2e <USBD_CtlError>
      break;
 800ae1a:	bf00      	nop
  }
}
 800ae1c:	bf00      	nop
 800ae1e:	3708      	adds	r7, #8
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b082      	sub	sp, #8
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	885b      	ldrh	r3, [r3, #2]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d107      	bne.n	800ae46 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2201      	movs	r2, #1
 800ae3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 f940 	bl	800b0c4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ae44:	e013      	b.n	800ae6e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	885b      	ldrh	r3, [r3, #2]
 800ae4a:	2b02      	cmp	r3, #2
 800ae4c:	d10b      	bne.n	800ae66 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	889b      	ldrh	r3, [r3, #4]
 800ae52:	0a1b      	lsrs	r3, r3, #8
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	b2da      	uxtb	r2, r3
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 f930 	bl	800b0c4 <USBD_CtlSendStatus>
}
 800ae64:	e003      	b.n	800ae6e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ae66:	6839      	ldr	r1, [r7, #0]
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 f860 	bl	800af2e <USBD_CtlError>
}
 800ae6e:	bf00      	nop
 800ae70:	3708      	adds	r7, #8
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}

0800ae76 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae76:	b580      	push	{r7, lr}
 800ae78:	b082      	sub	sp, #8
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]
 800ae7e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	2b02      	cmp	r3, #2
 800ae8c:	d80b      	bhi.n	800aea6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	885b      	ldrh	r3, [r3, #2]
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d10c      	bne.n	800aeb0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 f910 	bl	800b0c4 <USBD_CtlSendStatus>
      }
      break;
 800aea4:	e004      	b.n	800aeb0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800aea6:	6839      	ldr	r1, [r7, #0]
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f000 f840 	bl	800af2e <USBD_CtlError>
      break;
 800aeae:	e000      	b.n	800aeb2 <USBD_ClrFeature+0x3c>
      break;
 800aeb0:	bf00      	nop
  }
}
 800aeb2:	bf00      	nop
 800aeb4:	3708      	adds	r7, #8
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}

0800aeba <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aeba:	b580      	push	{r7, lr}
 800aebc:	b084      	sub	sp, #16
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]
 800aec2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	781a      	ldrb	r2, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	3301      	adds	r3, #1
 800aed4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	781a      	ldrb	r2, [r3, #0]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	3301      	adds	r3, #1
 800aee2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aee4:	68f8      	ldr	r0, [r7, #12]
 800aee6:	f7ff fa17 	bl	800a318 <SWAPBYTE>
 800aeea:	4603      	mov	r3, r0
 800aeec:	461a      	mov	r2, r3
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	3301      	adds	r3, #1
 800aef6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	3301      	adds	r3, #1
 800aefc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f7ff fa0a 	bl	800a318 <SWAPBYTE>
 800af04:	4603      	mov	r3, r0
 800af06:	461a      	mov	r2, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3301      	adds	r3, #1
 800af10:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	3301      	adds	r3, #1
 800af16:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f7ff f9fd 	bl	800a318 <SWAPBYTE>
 800af1e:	4603      	mov	r3, r0
 800af20:	461a      	mov	r2, r3
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	80da      	strh	r2, [r3, #6]
}
 800af26:	bf00      	nop
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}

0800af2e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af2e:	b580      	push	{r7, lr}
 800af30:	b082      	sub	sp, #8
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
 800af36:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800af38:	2180      	movs	r1, #128	; 0x80
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 fd06 	bl	800b94c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800af40:	2100      	movs	r1, #0
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f000 fd02 	bl	800b94c <USBD_LL_StallEP>
}
 800af48:	bf00      	nop
 800af4a:	3708      	adds	r7, #8
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b086      	sub	sp, #24
 800af54:	af00      	add	r7, sp, #0
 800af56:	60f8      	str	r0, [r7, #12]
 800af58:	60b9      	str	r1, [r7, #8]
 800af5a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800af5c:	2300      	movs	r3, #0
 800af5e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d036      	beq.n	800afd4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800af6a:	6938      	ldr	r0, [r7, #16]
 800af6c:	f000 f836 	bl	800afdc <USBD_GetLen>
 800af70:	4603      	mov	r3, r0
 800af72:	3301      	adds	r3, #1
 800af74:	b29b      	uxth	r3, r3
 800af76:	005b      	lsls	r3, r3, #1
 800af78:	b29a      	uxth	r2, r3
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800af7e:	7dfb      	ldrb	r3, [r7, #23]
 800af80:	68ba      	ldr	r2, [r7, #8]
 800af82:	4413      	add	r3, r2
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	7812      	ldrb	r2, [r2, #0]
 800af88:	701a      	strb	r2, [r3, #0]
  idx++;
 800af8a:	7dfb      	ldrb	r3, [r7, #23]
 800af8c:	3301      	adds	r3, #1
 800af8e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800af90:	7dfb      	ldrb	r3, [r7, #23]
 800af92:	68ba      	ldr	r2, [r7, #8]
 800af94:	4413      	add	r3, r2
 800af96:	2203      	movs	r2, #3
 800af98:	701a      	strb	r2, [r3, #0]
  idx++;
 800af9a:	7dfb      	ldrb	r3, [r7, #23]
 800af9c:	3301      	adds	r3, #1
 800af9e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800afa0:	e013      	b.n	800afca <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800afa2:	7dfb      	ldrb	r3, [r7, #23]
 800afa4:	68ba      	ldr	r2, [r7, #8]
 800afa6:	4413      	add	r3, r2
 800afa8:	693a      	ldr	r2, [r7, #16]
 800afaa:	7812      	ldrb	r2, [r2, #0]
 800afac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	3301      	adds	r3, #1
 800afb2:	613b      	str	r3, [r7, #16]
    idx++;
 800afb4:	7dfb      	ldrb	r3, [r7, #23]
 800afb6:	3301      	adds	r3, #1
 800afb8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800afba:	7dfb      	ldrb	r3, [r7, #23]
 800afbc:	68ba      	ldr	r2, [r7, #8]
 800afbe:	4413      	add	r3, r2
 800afc0:	2200      	movs	r2, #0
 800afc2:	701a      	strb	r2, [r3, #0]
    idx++;
 800afc4:	7dfb      	ldrb	r3, [r7, #23]
 800afc6:	3301      	adds	r3, #1
 800afc8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1e7      	bne.n	800afa2 <USBD_GetString+0x52>
 800afd2:	e000      	b.n	800afd6 <USBD_GetString+0x86>
    return;
 800afd4:	bf00      	nop
  }
}
 800afd6:	3718      	adds	r7, #24
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800afdc:	b480      	push	{r7}
 800afde:	b085      	sub	sp, #20
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800afe4:	2300      	movs	r3, #0
 800afe6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800afec:	e005      	b.n	800affa <USBD_GetLen+0x1e>
  {
    len++;
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	3301      	adds	r3, #1
 800aff2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	3301      	adds	r3, #1
 800aff8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	781b      	ldrb	r3, [r3, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d1f5      	bne.n	800afee <USBD_GetLen+0x12>
  }

  return len;
 800b002:	7bfb      	ldrb	r3, [r7, #15]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3714      	adds	r7, #20
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr

0800b010 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	60f8      	str	r0, [r7, #12]
 800b018:	60b9      	str	r1, [r7, #8]
 800b01a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	2202      	movs	r2, #2
 800b020:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	68ba      	ldr	r2, [r7, #8]
 800b034:	2100      	movs	r1, #0
 800b036:	68f8      	ldr	r0, [r7, #12]
 800b038:	f000 fd11 	bl	800ba5e <USBD_LL_Transmit>

  return USBD_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	b084      	sub	sp, #16
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	60f8      	str	r0, [r7, #12]
 800b04e:	60b9      	str	r1, [r7, #8]
 800b050:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	68ba      	ldr	r2, [r7, #8]
 800b056:	2100      	movs	r1, #0
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f000 fd00 	bl	800ba5e <USBD_LL_Transmit>

  return USBD_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2203      	movs	r2, #3
 800b078:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	68ba      	ldr	r2, [r7, #8]
 800b090:	2100      	movs	r1, #0
 800b092:	68f8      	ldr	r0, [r7, #12]
 800b094:	f000 fd04 	bl	800baa0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b098:	2300      	movs	r3, #0
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	60f8      	str	r0, [r7, #12]
 800b0aa:	60b9      	str	r1, [r7, #8]
 800b0ac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	68ba      	ldr	r2, [r7, #8]
 800b0b2:	2100      	movs	r1, #0
 800b0b4:	68f8      	ldr	r0, [r7, #12]
 800b0b6:	f000 fcf3 	bl	800baa0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b0ba:	2300      	movs	r3, #0
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b082      	sub	sp, #8
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2204      	movs	r2, #4
 800b0d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	2100      	movs	r1, #0
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 fcbf 	bl	800ba5e <USBD_LL_Transmit>

  return USBD_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3708      	adds	r7, #8
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}

0800b0ea <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b0ea:	b580      	push	{r7, lr}
 800b0ec:	b082      	sub	sp, #8
 800b0ee:	af00      	add	r7, sp, #0
 800b0f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2205      	movs	r2, #5
 800b0f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	2100      	movs	r1, #0
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f000 fccd 	bl	800baa0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b106:	2300      	movs	r3, #0
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3708      	adds	r7, #8
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b114:	2200      	movs	r2, #0
 800b116:	4913      	ldr	r1, [pc, #76]	; (800b164 <MX_USB_DEVICE_Init+0x54>)
 800b118:	4813      	ldr	r0, [pc, #76]	; (800b168 <MX_USB_DEVICE_Init+0x58>)
 800b11a:	f7fe fcd7 	bl	8009acc <USBD_Init>
 800b11e:	4603      	mov	r3, r0
 800b120:	2b00      	cmp	r3, #0
 800b122:	d001      	beq.n	800b128 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b124:	f7f5 fe28 	bl	8000d78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b128:	4910      	ldr	r1, [pc, #64]	; (800b16c <MX_USB_DEVICE_Init+0x5c>)
 800b12a:	480f      	ldr	r0, [pc, #60]	; (800b168 <MX_USB_DEVICE_Init+0x58>)
 800b12c:	f7fe fcfe 	bl	8009b2c <USBD_RegisterClass>
 800b130:	4603      	mov	r3, r0
 800b132:	2b00      	cmp	r3, #0
 800b134:	d001      	beq.n	800b13a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b136:	f7f5 fe1f 	bl	8000d78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b13a:	490d      	ldr	r1, [pc, #52]	; (800b170 <MX_USB_DEVICE_Init+0x60>)
 800b13c:	480a      	ldr	r0, [pc, #40]	; (800b168 <MX_USB_DEVICE_Init+0x58>)
 800b13e:	f7fe fbf5 	bl	800992c <USBD_CDC_RegisterInterface>
 800b142:	4603      	mov	r3, r0
 800b144:	2b00      	cmp	r3, #0
 800b146:	d001      	beq.n	800b14c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b148:	f7f5 fe16 	bl	8000d78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b14c:	4806      	ldr	r0, [pc, #24]	; (800b168 <MX_USB_DEVICE_Init+0x58>)
 800b14e:	f7fe fd23 	bl	8009b98 <USBD_Start>
 800b152:	4603      	mov	r3, r0
 800b154:	2b00      	cmp	r3, #0
 800b156:	d001      	beq.n	800b15c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b158:	f7f5 fe0e 	bl	8000d78 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800b15c:	f7f8 ffb2 	bl	80040c4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b160:	bf00      	nop
 800b162:	bd80      	pop	{r7, pc}
 800b164:	240000ec 	.word	0x240000ec
 800b168:	2400051c 	.word	0x2400051c
 800b16c:	24000058 	.word	0x24000058
 800b170:	240000d8 	.word	0x240000d8

0800b174 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b178:	2200      	movs	r2, #0
 800b17a:	4905      	ldr	r1, [pc, #20]	; (800b190 <CDC_Init_FS+0x1c>)
 800b17c:	4805      	ldr	r0, [pc, #20]	; (800b194 <CDC_Init_FS+0x20>)
 800b17e:	f7fe fbef 	bl	8009960 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b182:	4905      	ldr	r1, [pc, #20]	; (800b198 <CDC_Init_FS+0x24>)
 800b184:	4803      	ldr	r0, [pc, #12]	; (800b194 <CDC_Init_FS+0x20>)
 800b186:	f7fe fc0d 	bl	80099a4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b18a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	24000ff8 	.word	0x24000ff8
 800b194:	2400051c 	.word	0x2400051c
 800b198:	240007f8 	.word	0x240007f8

0800b19c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b19c:	b480      	push	{r7}
 800b19e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b1a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	6039      	str	r1, [r7, #0]
 800b1b6:	71fb      	strb	r3, [r7, #7]
 800b1b8:	4613      	mov	r3, r2
 800b1ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b1bc:	79fb      	ldrb	r3, [r7, #7]
 800b1be:	2b23      	cmp	r3, #35	; 0x23
 800b1c0:	d84a      	bhi.n	800b258 <CDC_Control_FS+0xac>
 800b1c2:	a201      	add	r2, pc, #4	; (adr r2, 800b1c8 <CDC_Control_FS+0x1c>)
 800b1c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1c8:	0800b259 	.word	0x0800b259
 800b1cc:	0800b259 	.word	0x0800b259
 800b1d0:	0800b259 	.word	0x0800b259
 800b1d4:	0800b259 	.word	0x0800b259
 800b1d8:	0800b259 	.word	0x0800b259
 800b1dc:	0800b259 	.word	0x0800b259
 800b1e0:	0800b259 	.word	0x0800b259
 800b1e4:	0800b259 	.word	0x0800b259
 800b1e8:	0800b259 	.word	0x0800b259
 800b1ec:	0800b259 	.word	0x0800b259
 800b1f0:	0800b259 	.word	0x0800b259
 800b1f4:	0800b259 	.word	0x0800b259
 800b1f8:	0800b259 	.word	0x0800b259
 800b1fc:	0800b259 	.word	0x0800b259
 800b200:	0800b259 	.word	0x0800b259
 800b204:	0800b259 	.word	0x0800b259
 800b208:	0800b259 	.word	0x0800b259
 800b20c:	0800b259 	.word	0x0800b259
 800b210:	0800b259 	.word	0x0800b259
 800b214:	0800b259 	.word	0x0800b259
 800b218:	0800b259 	.word	0x0800b259
 800b21c:	0800b259 	.word	0x0800b259
 800b220:	0800b259 	.word	0x0800b259
 800b224:	0800b259 	.word	0x0800b259
 800b228:	0800b259 	.word	0x0800b259
 800b22c:	0800b259 	.word	0x0800b259
 800b230:	0800b259 	.word	0x0800b259
 800b234:	0800b259 	.word	0x0800b259
 800b238:	0800b259 	.word	0x0800b259
 800b23c:	0800b259 	.word	0x0800b259
 800b240:	0800b259 	.word	0x0800b259
 800b244:	0800b259 	.word	0x0800b259
 800b248:	0800b259 	.word	0x0800b259
 800b24c:	0800b259 	.word	0x0800b259
 800b250:	0800b259 	.word	0x0800b259
 800b254:	0800b259 	.word	0x0800b259
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b258:	bf00      	nop
  }

  return (USBD_OK);
 800b25a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	370c      	adds	r7, #12
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b272:	6879      	ldr	r1, [r7, #4]
 800b274:	4805      	ldr	r0, [pc, #20]	; (800b28c <CDC_Receive_FS+0x24>)
 800b276:	f7fe fb95 	bl	80099a4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b27a:	4804      	ldr	r0, [pc, #16]	; (800b28c <CDC_Receive_FS+0x24>)
 800b27c:	f7fe fbf0 	bl	8009a60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b280:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b282:	4618      	mov	r0, r3
 800b284:	3708      	adds	r7, #8
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	2400051c 	.word	0x2400051c

0800b290 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b084      	sub	sp, #16
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	460b      	mov	r3, r1
 800b29a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b29c:	2300      	movs	r3, #0
 800b29e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b2a0:	4b0d      	ldr	r3, [pc, #52]	; (800b2d8 <CDC_Transmit_FS+0x48>)
 800b2a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b2a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	e00b      	b.n	800b2ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b2b6:	887b      	ldrh	r3, [r7, #2]
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	6879      	ldr	r1, [r7, #4]
 800b2bc:	4806      	ldr	r0, [pc, #24]	; (800b2d8 <CDC_Transmit_FS+0x48>)
 800b2be:	f7fe fb4f 	bl	8009960 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b2c2:	4805      	ldr	r0, [pc, #20]	; (800b2d8 <CDC_Transmit_FS+0x48>)
 800b2c4:	f7fe fb8c 	bl	80099e0 <USBD_CDC_TransmitPacket>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3710      	adds	r7, #16
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
 800b2d6:	bf00      	nop
 800b2d8:	2400051c 	.word	0x2400051c

0800b2dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b087      	sub	sp, #28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	4613      	mov	r3, r2
 800b2e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b2ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	371c      	adds	r7, #28
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr
	...

0800b300 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	4603      	mov	r3, r0
 800b308:	6039      	str	r1, [r7, #0]
 800b30a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	2212      	movs	r2, #18
 800b310:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b312:	4b03      	ldr	r3, [pc, #12]	; (800b320 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b314:	4618      	mov	r0, r3
 800b316:	370c      	adds	r7, #12
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr
 800b320:	2400010c 	.word	0x2400010c

0800b324 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	6039      	str	r1, [r7, #0]
 800b32e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	2204      	movs	r2, #4
 800b334:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b336:	4b03      	ldr	r3, [pc, #12]	; (800b344 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b338:	4618      	mov	r0, r3
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr
 800b344:	24000120 	.word	0x24000120

0800b348 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	4603      	mov	r3, r0
 800b350:	6039      	str	r1, [r7, #0]
 800b352:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b354:	79fb      	ldrb	r3, [r7, #7]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d105      	bne.n	800b366 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	4907      	ldr	r1, [pc, #28]	; (800b37c <USBD_FS_ProductStrDescriptor+0x34>)
 800b35e:	4808      	ldr	r0, [pc, #32]	; (800b380 <USBD_FS_ProductStrDescriptor+0x38>)
 800b360:	f7ff fdf6 	bl	800af50 <USBD_GetString>
 800b364:	e004      	b.n	800b370 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b366:	683a      	ldr	r2, [r7, #0]
 800b368:	4904      	ldr	r1, [pc, #16]	; (800b37c <USBD_FS_ProductStrDescriptor+0x34>)
 800b36a:	4805      	ldr	r0, [pc, #20]	; (800b380 <USBD_FS_ProductStrDescriptor+0x38>)
 800b36c:	f7ff fdf0 	bl	800af50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b370:	4b02      	ldr	r3, [pc, #8]	; (800b37c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b372:	4618      	mov	r0, r3
 800b374:	3708      	adds	r7, #8
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	240017f8 	.word	0x240017f8
 800b380:	0800e7cc 	.word	0x0800e7cc

0800b384 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 800b38a:	4603      	mov	r3, r0
 800b38c:	6039      	str	r1, [r7, #0]
 800b38e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b390:	683a      	ldr	r2, [r7, #0]
 800b392:	4904      	ldr	r1, [pc, #16]	; (800b3a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b394:	4804      	ldr	r0, [pc, #16]	; (800b3a8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b396:	f7ff fddb 	bl	800af50 <USBD_GetString>
  return USBD_StrDesc;
 800b39a:	4b02      	ldr	r3, [pc, #8]	; (800b3a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3708      	adds	r7, #8
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	240017f8 	.word	0x240017f8
 800b3a8:	0800e7e4 	.word	0x0800e7e4

0800b3ac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	6039      	str	r1, [r7, #0]
 800b3b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	221a      	movs	r2, #26
 800b3bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b3be:	f000 f843 	bl	800b448 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b3c2:	4b02      	ldr	r3, [pc, #8]	; (800b3cc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3708      	adds	r7, #8
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}
 800b3cc:	24000124 	.word	0x24000124

0800b3d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b082      	sub	sp, #8
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	6039      	str	r1, [r7, #0]
 800b3da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b3dc:	79fb      	ldrb	r3, [r7, #7]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d105      	bne.n	800b3ee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b3e2:	683a      	ldr	r2, [r7, #0]
 800b3e4:	4907      	ldr	r1, [pc, #28]	; (800b404 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b3e6:	4808      	ldr	r0, [pc, #32]	; (800b408 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b3e8:	f7ff fdb2 	bl	800af50 <USBD_GetString>
 800b3ec:	e004      	b.n	800b3f8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b3ee:	683a      	ldr	r2, [r7, #0]
 800b3f0:	4904      	ldr	r1, [pc, #16]	; (800b404 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b3f2:	4805      	ldr	r0, [pc, #20]	; (800b408 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b3f4:	f7ff fdac 	bl	800af50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b3f8:	4b02      	ldr	r3, [pc, #8]	; (800b404 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3708      	adds	r7, #8
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	240017f8 	.word	0x240017f8
 800b408:	0800e7f8 	.word	0x0800e7f8

0800b40c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	4603      	mov	r3, r0
 800b414:	6039      	str	r1, [r7, #0]
 800b416:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b418:	79fb      	ldrb	r3, [r7, #7]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d105      	bne.n	800b42a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b41e:	683a      	ldr	r2, [r7, #0]
 800b420:	4907      	ldr	r1, [pc, #28]	; (800b440 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b422:	4808      	ldr	r0, [pc, #32]	; (800b444 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b424:	f7ff fd94 	bl	800af50 <USBD_GetString>
 800b428:	e004      	b.n	800b434 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b42a:	683a      	ldr	r2, [r7, #0]
 800b42c:	4904      	ldr	r1, [pc, #16]	; (800b440 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b42e:	4805      	ldr	r0, [pc, #20]	; (800b444 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b430:	f7ff fd8e 	bl	800af50 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b434:	4b02      	ldr	r3, [pc, #8]	; (800b440 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b436:	4618      	mov	r0, r3
 800b438:	3708      	adds	r7, #8
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
 800b43e:	bf00      	nop
 800b440:	240017f8 	.word	0x240017f8
 800b444:	0800e804 	.word	0x0800e804

0800b448 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b44e:	4b0f      	ldr	r3, [pc, #60]	; (800b48c <Get_SerialNum+0x44>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b454:	4b0e      	ldr	r3, [pc, #56]	; (800b490 <Get_SerialNum+0x48>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b45a:	4b0e      	ldr	r3, [pc, #56]	; (800b494 <Get_SerialNum+0x4c>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b460:	68fa      	ldr	r2, [r7, #12]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4413      	add	r3, r2
 800b466:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d009      	beq.n	800b482 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b46e:	2208      	movs	r2, #8
 800b470:	4909      	ldr	r1, [pc, #36]	; (800b498 <Get_SerialNum+0x50>)
 800b472:	68f8      	ldr	r0, [r7, #12]
 800b474:	f000 f814 	bl	800b4a0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b478:	2204      	movs	r2, #4
 800b47a:	4908      	ldr	r1, [pc, #32]	; (800b49c <Get_SerialNum+0x54>)
 800b47c:	68b8      	ldr	r0, [r7, #8]
 800b47e:	f000 f80f 	bl	800b4a0 <IntToUnicode>
  }
}
 800b482:	bf00      	nop
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	1ff1e800 	.word	0x1ff1e800
 800b490:	1ff1e804 	.word	0x1ff1e804
 800b494:	1ff1e808 	.word	0x1ff1e808
 800b498:	24000126 	.word	0x24000126
 800b49c:	24000136 	.word	0x24000136

0800b4a0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b087      	sub	sp, #28
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	4613      	mov	r3, r2
 800b4ac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	75fb      	strb	r3, [r7, #23]
 800b4b6:	e027      	b.n	800b508 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	0f1b      	lsrs	r3, r3, #28
 800b4bc:	2b09      	cmp	r3, #9
 800b4be:	d80b      	bhi.n	800b4d8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	0f1b      	lsrs	r3, r3, #28
 800b4c4:	b2da      	uxtb	r2, r3
 800b4c6:	7dfb      	ldrb	r3, [r7, #23]
 800b4c8:	005b      	lsls	r3, r3, #1
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	440b      	add	r3, r1
 800b4d0:	3230      	adds	r2, #48	; 0x30
 800b4d2:	b2d2      	uxtb	r2, r2
 800b4d4:	701a      	strb	r2, [r3, #0]
 800b4d6:	e00a      	b.n	800b4ee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	0f1b      	lsrs	r3, r3, #28
 800b4dc:	b2da      	uxtb	r2, r3
 800b4de:	7dfb      	ldrb	r3, [r7, #23]
 800b4e0:	005b      	lsls	r3, r3, #1
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	440b      	add	r3, r1
 800b4e8:	3237      	adds	r2, #55	; 0x37
 800b4ea:	b2d2      	uxtb	r2, r2
 800b4ec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	011b      	lsls	r3, r3, #4
 800b4f2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b4f4:	7dfb      	ldrb	r3, [r7, #23]
 800b4f6:	005b      	lsls	r3, r3, #1
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	2200      	movs	r2, #0
 800b500:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b502:	7dfb      	ldrb	r3, [r7, #23]
 800b504:	3301      	adds	r3, #1
 800b506:	75fb      	strb	r3, [r7, #23]
 800b508:	7dfa      	ldrb	r2, [r7, #23]
 800b50a:	79fb      	ldrb	r3, [r7, #7]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d3d3      	bcc.n	800b4b8 <IntToUnicode+0x18>
  }
}
 800b510:	bf00      	nop
 800b512:	bf00      	nop
 800b514:	371c      	adds	r7, #28
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
	...

0800b520 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b0ba      	sub	sp, #232	; 0xe8
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b528:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b52c:	2200      	movs	r2, #0
 800b52e:	601a      	str	r2, [r3, #0]
 800b530:	605a      	str	r2, [r3, #4]
 800b532:	609a      	str	r2, [r3, #8]
 800b534:	60da      	str	r2, [r3, #12]
 800b536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b538:	f107 0310 	add.w	r3, r7, #16
 800b53c:	22c0      	movs	r2, #192	; 0xc0
 800b53e:	2100      	movs	r1, #0
 800b540:	4618      	mov	r0, r3
 800b542:	f001 f940 	bl	800c7c6 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a2c      	ldr	r2, [pc, #176]	; (800b5fc <HAL_PCD_MspInit+0xdc>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d151      	bne.n	800b5f4 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b550:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b554:	f04f 0300 	mov.w	r3, #0
 800b558:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800b55c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b564:	f107 0310 	add.w	r3, r7, #16
 800b568:	4618      	mov	r0, r3
 800b56a:	f7f9 fd8b 	bl	8005084 <HAL_RCCEx_PeriphCLKConfig>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b00      	cmp	r3, #0
 800b572:	d001      	beq.n	800b578 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800b574:	f7f5 fc00 	bl	8000d78 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800b578:	f7f8 fda4 	bl	80040c4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b57c:	4b20      	ldr	r3, [pc, #128]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b57e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b582:	4a1f      	ldr	r2, [pc, #124]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b584:	f043 0301 	orr.w	r3, r3, #1
 800b588:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b58c:	4b1c      	ldr	r3, [pc, #112]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b58e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b592:	f003 0301 	and.w	r3, r3, #1
 800b596:	60fb      	str	r3, [r7, #12]
 800b598:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b59a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b59e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b5a2:	2302      	movs	r3, #2
 800b5a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800b5b4:	230a      	movs	r3, #10
 800b5b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b5ba:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800b5be:	4619      	mov	r1, r3
 800b5c0:	4810      	ldr	r0, [pc, #64]	; (800b604 <HAL_PCD_MspInit+0xe4>)
 800b5c2:	f7f7 f8db 	bl	800277c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b5c6:	4b0e      	ldr	r3, [pc, #56]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b5c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b5cc:	4a0c      	ldr	r2, [pc, #48]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b5ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b5d2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800b5d6:	4b0a      	ldr	r3, [pc, #40]	; (800b600 <HAL_PCD_MspInit+0xe0>)
 800b5d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b5dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b5e0:	60bb      	str	r3, [r7, #8]
 800b5e2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	2065      	movs	r0, #101	; 0x65
 800b5ea:	f7f7 f892 	bl	8002712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b5ee:	2065      	movs	r0, #101	; 0x65
 800b5f0:	f7f7 f8a9 	bl	8002746 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b5f4:	bf00      	nop
 800b5f6:	37e8      	adds	r7, #232	; 0xe8
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	40080000 	.word	0x40080000
 800b600:	58024400 	.word	0x58024400
 800b604:	58020000 	.word	0x58020000

0800b608 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b61c:	4619      	mov	r1, r3
 800b61e:	4610      	mov	r0, r2
 800b620:	f7fe fb07 	bl	8009c32 <USBD_LL_SetupStage>
}
 800b624:	bf00      	nop
 800b626:	3708      	adds	r7, #8
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	460b      	mov	r3, r1
 800b636:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b63e:	78fa      	ldrb	r2, [r7, #3]
 800b640:	6879      	ldr	r1, [r7, #4]
 800b642:	4613      	mov	r3, r2
 800b644:	00db      	lsls	r3, r3, #3
 800b646:	4413      	add	r3, r2
 800b648:	009b      	lsls	r3, r3, #2
 800b64a:	440b      	add	r3, r1
 800b64c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800b650:	681a      	ldr	r2, [r3, #0]
 800b652:	78fb      	ldrb	r3, [r7, #3]
 800b654:	4619      	mov	r1, r3
 800b656:	f7fe fb41 	bl	8009cdc <USBD_LL_DataOutStage>
}
 800b65a:	bf00      	nop
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b082      	sub	sp, #8
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	460b      	mov	r3, r1
 800b66c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b674:	78fa      	ldrb	r2, [r7, #3]
 800b676:	6879      	ldr	r1, [r7, #4]
 800b678:	4613      	mov	r3, r2
 800b67a:	00db      	lsls	r3, r3, #3
 800b67c:	4413      	add	r3, r2
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	440b      	add	r3, r1
 800b682:	3348      	adds	r3, #72	; 0x48
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	78fb      	ldrb	r3, [r7, #3]
 800b688:	4619      	mov	r1, r3
 800b68a:	f7fe fbda 	bl	8009e42 <USBD_LL_DataInStage>
}
 800b68e:	bf00      	nop
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b082      	sub	sp, #8
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7fe fd14 	bl	800a0d2 <USBD_LL_SOF>
}
 800b6aa:	bf00      	nop
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b084      	sub	sp, #16
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	691b      	ldr	r3, [r3, #16]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d102      	bne.n	800b6cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	73fb      	strb	r3, [r7, #15]
 800b6ca:	e008      	b.n	800b6de <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	691b      	ldr	r3, [r3, #16]
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	d102      	bne.n	800b6da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	73fb      	strb	r3, [r7, #15]
 800b6d8:	e001      	b.n	800b6de <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b6da:	f7f5 fb4d 	bl	8000d78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6e4:	7bfa      	ldrb	r2, [r7, #15]
 800b6e6:	4611      	mov	r1, r2
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7fe fcae 	bl	800a04a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7fe fc56 	bl	8009fa6 <USBD_LL_Reset>
}
 800b6fa:	bf00      	nop
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
	...

0800b704 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b082      	sub	sp, #8
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b712:	4618      	mov	r0, r3
 800b714:	f7fe fca9 	bl	800a06a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	6812      	ldr	r2, [r2, #0]
 800b726:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b72a:	f043 0301 	orr.w	r3, r3, #1
 800b72e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6a1b      	ldr	r3, [r3, #32]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d005      	beq.n	800b744 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b738:	4b04      	ldr	r3, [pc, #16]	; (800b74c <HAL_PCD_SuspendCallback+0x48>)
 800b73a:	691b      	ldr	r3, [r3, #16]
 800b73c:	4a03      	ldr	r2, [pc, #12]	; (800b74c <HAL_PCD_SuspendCallback+0x48>)
 800b73e:	f043 0306 	orr.w	r3, r3, #6
 800b742:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b744:	bf00      	nop
 800b746:	3708      	adds	r7, #8
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	e000ed00 	.word	0xe000ed00

0800b750 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b082      	sub	sp, #8
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe fc9f 	bl	800a0a2 <USBD_LL_Resume>
}
 800b764:	bf00      	nop
 800b766:	3708      	adds	r7, #8
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	460b      	mov	r3, r1
 800b776:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b77e:	78fa      	ldrb	r2, [r7, #3]
 800b780:	4611      	mov	r1, r2
 800b782:	4618      	mov	r0, r3
 800b784:	f7fe fcf7 	bl	800a176 <USBD_LL_IsoOUTIncomplete>
}
 800b788:	bf00      	nop
 800b78a:	3708      	adds	r7, #8
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	460b      	mov	r3, r1
 800b79a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b7a2:	78fa      	ldrb	r2, [r7, #3]
 800b7a4:	4611      	mov	r1, r2
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7fe fcb3 	bl	800a112 <USBD_LL_IsoINIncomplete>
}
 800b7ac:	bf00      	nop
 800b7ae:	3708      	adds	r7, #8
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7fe fd09 	bl	800a1da <USBD_LL_DevConnected>
}
 800b7c8:	bf00      	nop
 800b7ca:	3708      	adds	r7, #8
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fe fd06 	bl	800a1f0 <USBD_LL_DevDisconnected>
}
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	781b      	ldrb	r3, [r3, #0]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d13e      	bne.n	800b87a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b7fc:	4a21      	ldr	r2, [pc, #132]	; (800b884 <USBD_LL_Init+0x98>)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	4a1f      	ldr	r2, [pc, #124]	; (800b884 <USBD_LL_Init+0x98>)
 800b808:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b80c:	4b1d      	ldr	r3, [pc, #116]	; (800b884 <USBD_LL_Init+0x98>)
 800b80e:	4a1e      	ldr	r2, [pc, #120]	; (800b888 <USBD_LL_Init+0x9c>)
 800b810:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <USBD_LL_Init+0x98>)
 800b814:	2209      	movs	r2, #9
 800b816:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b818:	4b1a      	ldr	r3, [pc, #104]	; (800b884 <USBD_LL_Init+0x98>)
 800b81a:	2202      	movs	r2, #2
 800b81c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b81e:	4b19      	ldr	r3, [pc, #100]	; (800b884 <USBD_LL_Init+0x98>)
 800b820:	2200      	movs	r2, #0
 800b822:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b824:	4b17      	ldr	r3, [pc, #92]	; (800b884 <USBD_LL_Init+0x98>)
 800b826:	2202      	movs	r2, #2
 800b828:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b82a:	4b16      	ldr	r3, [pc, #88]	; (800b884 <USBD_LL_Init+0x98>)
 800b82c:	2200      	movs	r2, #0
 800b82e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b830:	4b14      	ldr	r3, [pc, #80]	; (800b884 <USBD_LL_Init+0x98>)
 800b832:	2200      	movs	r2, #0
 800b834:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b836:	4b13      	ldr	r3, [pc, #76]	; (800b884 <USBD_LL_Init+0x98>)
 800b838:	2200      	movs	r2, #0
 800b83a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b83c:	4b11      	ldr	r3, [pc, #68]	; (800b884 <USBD_LL_Init+0x98>)
 800b83e:	2200      	movs	r2, #0
 800b840:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b842:	4b10      	ldr	r3, [pc, #64]	; (800b884 <USBD_LL_Init+0x98>)
 800b844:	2200      	movs	r2, #0
 800b846:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b848:	4b0e      	ldr	r3, [pc, #56]	; (800b884 <USBD_LL_Init+0x98>)
 800b84a:	2200      	movs	r2, #0
 800b84c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b84e:	480d      	ldr	r0, [pc, #52]	; (800b884 <USBD_LL_Init+0x98>)
 800b850:	f7f7 f944 	bl	8002adc <HAL_PCD_Init>
 800b854:	4603      	mov	r3, r0
 800b856:	2b00      	cmp	r3, #0
 800b858:	d001      	beq.n	800b85e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800b85a:	f7f5 fa8d 	bl	8000d78 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b85e:	2180      	movs	r1, #128	; 0x80
 800b860:	4808      	ldr	r0, [pc, #32]	; (800b884 <USBD_LL_Init+0x98>)
 800b862:	f7f8 fbb4 	bl	8003fce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b866:	2240      	movs	r2, #64	; 0x40
 800b868:	2100      	movs	r1, #0
 800b86a:	4806      	ldr	r0, [pc, #24]	; (800b884 <USBD_LL_Init+0x98>)
 800b86c:	f7f8 fb68 	bl	8003f40 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b870:	2280      	movs	r2, #128	; 0x80
 800b872:	2101      	movs	r1, #1
 800b874:	4803      	ldr	r0, [pc, #12]	; (800b884 <USBD_LL_Init+0x98>)
 800b876:	f7f8 fb63 	bl	8003f40 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3708      	adds	r7, #8
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}
 800b884:	240019f8 	.word	0x240019f8
 800b888:	40080000 	.word	0x40080000

0800b88c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b084      	sub	sp, #16
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b894:	2300      	movs	r3, #0
 800b896:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b898:	2300      	movs	r3, #0
 800b89a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7f7 fa3e 	bl	8002d24 <HAL_PCD_Start>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8ac:	7bfb      	ldrb	r3, [r7, #15]
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f000 f942 	bl	800bb38 <USBD_Get_USB_Status>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b084      	sub	sp, #16
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
 800b8ca:	4608      	mov	r0, r1
 800b8cc:	4611      	mov	r1, r2
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	70fb      	strb	r3, [r7, #3]
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	70bb      	strb	r3, [r7, #2]
 800b8d8:	4613      	mov	r3, r2
 800b8da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b8ea:	78bb      	ldrb	r3, [r7, #2]
 800b8ec:	883a      	ldrh	r2, [r7, #0]
 800b8ee:	78f9      	ldrb	r1, [r7, #3]
 800b8f0:	f7f7 ff3e 	bl	8003770 <HAL_PCD_EP_Open>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f000 f91c 	bl	800bb38 <USBD_Get_USB_Status>
 800b900:	4603      	mov	r3, r0
 800b902:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b904:	7bbb      	ldrb	r3, [r7, #14]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b90e:	b580      	push	{r7, lr}
 800b910:	b084      	sub	sp, #16
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
 800b916:	460b      	mov	r3, r1
 800b918:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b91a:	2300      	movs	r3, #0
 800b91c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b91e:	2300      	movs	r3, #0
 800b920:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b928:	78fa      	ldrb	r2, [r7, #3]
 800b92a:	4611      	mov	r1, r2
 800b92c:	4618      	mov	r0, r3
 800b92e:	f7f7 ff87 	bl	8003840 <HAL_PCD_EP_Close>
 800b932:	4603      	mov	r3, r0
 800b934:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b936:	7bfb      	ldrb	r3, [r7, #15]
 800b938:	4618      	mov	r0, r3
 800b93a:	f000 f8fd 	bl	800bb38 <USBD_Get_USB_Status>
 800b93e:	4603      	mov	r3, r0
 800b940:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b942:	7bbb      	ldrb	r3, [r7, #14]
}
 800b944:	4618      	mov	r0, r3
 800b946:	3710      	adds	r7, #16
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	460b      	mov	r3, r1
 800b956:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b958:	2300      	movs	r3, #0
 800b95a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b95c:	2300      	movs	r3, #0
 800b95e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b966:	78fa      	ldrb	r2, [r7, #3]
 800b968:	4611      	mov	r1, r2
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7f8 f841 	bl	80039f2 <HAL_PCD_EP_SetStall>
 800b970:	4603      	mov	r3, r0
 800b972:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	4618      	mov	r0, r3
 800b978:	f000 f8de 	bl	800bb38 <USBD_Get_USB_Status>
 800b97c:	4603      	mov	r3, r0
 800b97e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b980:	7bbb      	ldrb	r3, [r7, #14]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b084      	sub	sp, #16
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
 800b992:	460b      	mov	r3, r1
 800b994:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b996:	2300      	movs	r3, #0
 800b998:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b99a:	2300      	movs	r3, #0
 800b99c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b9a4:	78fa      	ldrb	r2, [r7, #3]
 800b9a6:	4611      	mov	r1, r2
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7f8 f886 	bl	8003aba <HAL_PCD_EP_ClrStall>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9b2:	7bfb      	ldrb	r3, [r7, #15]
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f000 f8bf 	bl	800bb38 <USBD_Get_USB_Status>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9be:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b085      	sub	sp, #20
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b9da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b9dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	da0b      	bge.n	800b9fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b9e4:	78fb      	ldrb	r3, [r7, #3]
 800b9e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b9ea:	68f9      	ldr	r1, [r7, #12]
 800b9ec:	4613      	mov	r3, r2
 800b9ee:	00db      	lsls	r3, r3, #3
 800b9f0:	4413      	add	r3, r2
 800b9f2:	009b      	lsls	r3, r3, #2
 800b9f4:	440b      	add	r3, r1
 800b9f6:	333e      	adds	r3, #62	; 0x3e
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	e00b      	b.n	800ba14 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b9fc:	78fb      	ldrb	r3, [r7, #3]
 800b9fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ba02:	68f9      	ldr	r1, [r7, #12]
 800ba04:	4613      	mov	r3, r2
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	440b      	add	r3, r1
 800ba0e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ba12:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3714      	adds	r7, #20
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	460b      	mov	r3, r1
 800ba2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba30:	2300      	movs	r3, #0
 800ba32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ba3a:	78fa      	ldrb	r2, [r7, #3]
 800ba3c:	4611      	mov	r1, r2
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7f7 fe71 	bl	8003726 <HAL_PCD_SetAddress>
 800ba44:	4603      	mov	r3, r0
 800ba46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba48:	7bfb      	ldrb	r3, [r7, #15]
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f000 f874 	bl	800bb38 <USBD_Get_USB_Status>
 800ba50:	4603      	mov	r3, r0
 800ba52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba54:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3710      	adds	r7, #16
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}

0800ba5e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ba5e:	b580      	push	{r7, lr}
 800ba60:	b086      	sub	sp, #24
 800ba62:	af00      	add	r7, sp, #0
 800ba64:	60f8      	str	r0, [r7, #12]
 800ba66:	607a      	str	r2, [r7, #4]
 800ba68:	603b      	str	r3, [r7, #0]
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba72:	2300      	movs	r3, #0
 800ba74:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ba7c:	7af9      	ldrb	r1, [r7, #11]
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	f7f7 ff7b 	bl	800397c <HAL_PCD_EP_Transmit>
 800ba86:	4603      	mov	r3, r0
 800ba88:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba8a:	7dfb      	ldrb	r3, [r7, #23]
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f000 f853 	bl	800bb38 <USBD_Get_USB_Status>
 800ba92:	4603      	mov	r3, r0
 800ba94:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ba96:	7dbb      	ldrb	r3, [r7, #22]
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3718      	adds	r7, #24
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}

0800baa0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b086      	sub	sp, #24
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	607a      	str	r2, [r7, #4]
 800baaa:	603b      	str	r3, [r7, #0]
 800baac:	460b      	mov	r3, r1
 800baae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bab0:	2300      	movs	r3, #0
 800bab2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bab4:	2300      	movs	r3, #0
 800bab6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800babe:	7af9      	ldrb	r1, [r7, #11]
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	f7f7 ff06 	bl	80038d4 <HAL_PCD_EP_Receive>
 800bac8:	4603      	mov	r3, r0
 800baca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bacc:	7dfb      	ldrb	r3, [r7, #23]
 800bace:	4618      	mov	r0, r3
 800bad0:	f000 f832 	bl	800bb38 <USBD_Get_USB_Status>
 800bad4:	4603      	mov	r3, r0
 800bad6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bad8:	7dbb      	ldrb	r3, [r7, #22]
}
 800bada:	4618      	mov	r0, r3
 800badc:	3718      	adds	r7, #24
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}

0800bae2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bae2:	b580      	push	{r7, lr}
 800bae4:	b082      	sub	sp, #8
 800bae6:	af00      	add	r7, sp, #0
 800bae8:	6078      	str	r0, [r7, #4]
 800baea:	460b      	mov	r3, r1
 800baec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800baf4:	78fa      	ldrb	r2, [r7, #3]
 800baf6:	4611      	mov	r1, r2
 800baf8:	4618      	mov	r0, r3
 800bafa:	f7f7 ff27 	bl	800394c <HAL_PCD_EP_GetRxCount>
 800bafe:	4603      	mov	r3, r0
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3708      	adds	r7, #8
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bb10:	4b03      	ldr	r3, [pc, #12]	; (800bb20 <USBD_static_malloc+0x18>)
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	370c      	adds	r7, #12
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	24001f04 	.word	0x24001f04

0800bb24 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b083      	sub	sp, #12
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800bb2c:	bf00      	nop
 800bb2e:	370c      	adds	r7, #12
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	4603      	mov	r3, r0
 800bb40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb42:	2300      	movs	r3, #0
 800bb44:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bb46:	79fb      	ldrb	r3, [r7, #7]
 800bb48:	2b03      	cmp	r3, #3
 800bb4a:	d817      	bhi.n	800bb7c <USBD_Get_USB_Status+0x44>
 800bb4c:	a201      	add	r2, pc, #4	; (adr r2, 800bb54 <USBD_Get_USB_Status+0x1c>)
 800bb4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb52:	bf00      	nop
 800bb54:	0800bb65 	.word	0x0800bb65
 800bb58:	0800bb6b 	.word	0x0800bb6b
 800bb5c:	0800bb71 	.word	0x0800bb71
 800bb60:	0800bb77 	.word	0x0800bb77
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bb64:	2300      	movs	r3, #0
 800bb66:	73fb      	strb	r3, [r7, #15]
    break;
 800bb68:	e00b      	b.n	800bb82 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	73fb      	strb	r3, [r7, #15]
    break;
 800bb6e:	e008      	b.n	800bb82 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bb70:	2301      	movs	r3, #1
 800bb72:	73fb      	strb	r3, [r7, #15]
    break;
 800bb74:	e005      	b.n	800bb82 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bb76:	2303      	movs	r3, #3
 800bb78:	73fb      	strb	r3, [r7, #15]
    break;
 800bb7a:	e002      	b.n	800bb82 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bb7c:	2303      	movs	r3, #3
 800bb7e:	73fb      	strb	r3, [r7, #15]
    break;
 800bb80:	bf00      	nop
  }
  return usb_status;
 800bb82:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3714      	adds	r7, #20
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <malloc>:
 800bb90:	4b02      	ldr	r3, [pc, #8]	; (800bb9c <malloc+0xc>)
 800bb92:	4601      	mov	r1, r0
 800bb94:	6818      	ldr	r0, [r3, #0]
 800bb96:	f000 b82b 	b.w	800bbf0 <_malloc_r>
 800bb9a:	bf00      	nop
 800bb9c:	24000198 	.word	0x24000198

0800bba0 <free>:
 800bba0:	4b02      	ldr	r3, [pc, #8]	; (800bbac <free+0xc>)
 800bba2:	4601      	mov	r1, r0
 800bba4:	6818      	ldr	r0, [r3, #0]
 800bba6:	f001 bcab 	b.w	800d500 <_free_r>
 800bbaa:	bf00      	nop
 800bbac:	24000198 	.word	0x24000198

0800bbb0 <sbrk_aligned>:
 800bbb0:	b570      	push	{r4, r5, r6, lr}
 800bbb2:	4e0e      	ldr	r6, [pc, #56]	; (800bbec <sbrk_aligned+0x3c>)
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	6831      	ldr	r1, [r6, #0]
 800bbb8:	4605      	mov	r5, r0
 800bbba:	b911      	cbnz	r1, 800bbc2 <sbrk_aligned+0x12>
 800bbbc:	f000 fe52 	bl	800c864 <_sbrk_r>
 800bbc0:	6030      	str	r0, [r6, #0]
 800bbc2:	4621      	mov	r1, r4
 800bbc4:	4628      	mov	r0, r5
 800bbc6:	f000 fe4d 	bl	800c864 <_sbrk_r>
 800bbca:	1c43      	adds	r3, r0, #1
 800bbcc:	d00a      	beq.n	800bbe4 <sbrk_aligned+0x34>
 800bbce:	1cc4      	adds	r4, r0, #3
 800bbd0:	f024 0403 	bic.w	r4, r4, #3
 800bbd4:	42a0      	cmp	r0, r4
 800bbd6:	d007      	beq.n	800bbe8 <sbrk_aligned+0x38>
 800bbd8:	1a21      	subs	r1, r4, r0
 800bbda:	4628      	mov	r0, r5
 800bbdc:	f000 fe42 	bl	800c864 <_sbrk_r>
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	d101      	bne.n	800bbe8 <sbrk_aligned+0x38>
 800bbe4:	f04f 34ff 	mov.w	r4, #4294967295
 800bbe8:	4620      	mov	r0, r4
 800bbea:	bd70      	pop	{r4, r5, r6, pc}
 800bbec:	24002128 	.word	0x24002128

0800bbf0 <_malloc_r>:
 800bbf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbf4:	1ccd      	adds	r5, r1, #3
 800bbf6:	f025 0503 	bic.w	r5, r5, #3
 800bbfa:	3508      	adds	r5, #8
 800bbfc:	2d0c      	cmp	r5, #12
 800bbfe:	bf38      	it	cc
 800bc00:	250c      	movcc	r5, #12
 800bc02:	2d00      	cmp	r5, #0
 800bc04:	4607      	mov	r7, r0
 800bc06:	db01      	blt.n	800bc0c <_malloc_r+0x1c>
 800bc08:	42a9      	cmp	r1, r5
 800bc0a:	d905      	bls.n	800bc18 <_malloc_r+0x28>
 800bc0c:	230c      	movs	r3, #12
 800bc0e:	603b      	str	r3, [r7, #0]
 800bc10:	2600      	movs	r6, #0
 800bc12:	4630      	mov	r0, r6
 800bc14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc18:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bcec <_malloc_r+0xfc>
 800bc1c:	f000 f868 	bl	800bcf0 <__malloc_lock>
 800bc20:	f8d8 3000 	ldr.w	r3, [r8]
 800bc24:	461c      	mov	r4, r3
 800bc26:	bb5c      	cbnz	r4, 800bc80 <_malloc_r+0x90>
 800bc28:	4629      	mov	r1, r5
 800bc2a:	4638      	mov	r0, r7
 800bc2c:	f7ff ffc0 	bl	800bbb0 <sbrk_aligned>
 800bc30:	1c43      	adds	r3, r0, #1
 800bc32:	4604      	mov	r4, r0
 800bc34:	d155      	bne.n	800bce2 <_malloc_r+0xf2>
 800bc36:	f8d8 4000 	ldr.w	r4, [r8]
 800bc3a:	4626      	mov	r6, r4
 800bc3c:	2e00      	cmp	r6, #0
 800bc3e:	d145      	bne.n	800bccc <_malloc_r+0xdc>
 800bc40:	2c00      	cmp	r4, #0
 800bc42:	d048      	beq.n	800bcd6 <_malloc_r+0xe6>
 800bc44:	6823      	ldr	r3, [r4, #0]
 800bc46:	4631      	mov	r1, r6
 800bc48:	4638      	mov	r0, r7
 800bc4a:	eb04 0903 	add.w	r9, r4, r3
 800bc4e:	f000 fe09 	bl	800c864 <_sbrk_r>
 800bc52:	4581      	cmp	r9, r0
 800bc54:	d13f      	bne.n	800bcd6 <_malloc_r+0xe6>
 800bc56:	6821      	ldr	r1, [r4, #0]
 800bc58:	1a6d      	subs	r5, r5, r1
 800bc5a:	4629      	mov	r1, r5
 800bc5c:	4638      	mov	r0, r7
 800bc5e:	f7ff ffa7 	bl	800bbb0 <sbrk_aligned>
 800bc62:	3001      	adds	r0, #1
 800bc64:	d037      	beq.n	800bcd6 <_malloc_r+0xe6>
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	442b      	add	r3, r5
 800bc6a:	6023      	str	r3, [r4, #0]
 800bc6c:	f8d8 3000 	ldr.w	r3, [r8]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d038      	beq.n	800bce6 <_malloc_r+0xf6>
 800bc74:	685a      	ldr	r2, [r3, #4]
 800bc76:	42a2      	cmp	r2, r4
 800bc78:	d12b      	bne.n	800bcd2 <_malloc_r+0xe2>
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	605a      	str	r2, [r3, #4]
 800bc7e:	e00f      	b.n	800bca0 <_malloc_r+0xb0>
 800bc80:	6822      	ldr	r2, [r4, #0]
 800bc82:	1b52      	subs	r2, r2, r5
 800bc84:	d41f      	bmi.n	800bcc6 <_malloc_r+0xd6>
 800bc86:	2a0b      	cmp	r2, #11
 800bc88:	d917      	bls.n	800bcba <_malloc_r+0xca>
 800bc8a:	1961      	adds	r1, r4, r5
 800bc8c:	42a3      	cmp	r3, r4
 800bc8e:	6025      	str	r5, [r4, #0]
 800bc90:	bf18      	it	ne
 800bc92:	6059      	strne	r1, [r3, #4]
 800bc94:	6863      	ldr	r3, [r4, #4]
 800bc96:	bf08      	it	eq
 800bc98:	f8c8 1000 	streq.w	r1, [r8]
 800bc9c:	5162      	str	r2, [r4, r5]
 800bc9e:	604b      	str	r3, [r1, #4]
 800bca0:	4638      	mov	r0, r7
 800bca2:	f104 060b 	add.w	r6, r4, #11
 800bca6:	f000 f829 	bl	800bcfc <__malloc_unlock>
 800bcaa:	f026 0607 	bic.w	r6, r6, #7
 800bcae:	1d23      	adds	r3, r4, #4
 800bcb0:	1af2      	subs	r2, r6, r3
 800bcb2:	d0ae      	beq.n	800bc12 <_malloc_r+0x22>
 800bcb4:	1b9b      	subs	r3, r3, r6
 800bcb6:	50a3      	str	r3, [r4, r2]
 800bcb8:	e7ab      	b.n	800bc12 <_malloc_r+0x22>
 800bcba:	42a3      	cmp	r3, r4
 800bcbc:	6862      	ldr	r2, [r4, #4]
 800bcbe:	d1dd      	bne.n	800bc7c <_malloc_r+0x8c>
 800bcc0:	f8c8 2000 	str.w	r2, [r8]
 800bcc4:	e7ec      	b.n	800bca0 <_malloc_r+0xb0>
 800bcc6:	4623      	mov	r3, r4
 800bcc8:	6864      	ldr	r4, [r4, #4]
 800bcca:	e7ac      	b.n	800bc26 <_malloc_r+0x36>
 800bccc:	4634      	mov	r4, r6
 800bcce:	6876      	ldr	r6, [r6, #4]
 800bcd0:	e7b4      	b.n	800bc3c <_malloc_r+0x4c>
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	e7cc      	b.n	800bc70 <_malloc_r+0x80>
 800bcd6:	230c      	movs	r3, #12
 800bcd8:	603b      	str	r3, [r7, #0]
 800bcda:	4638      	mov	r0, r7
 800bcdc:	f000 f80e 	bl	800bcfc <__malloc_unlock>
 800bce0:	e797      	b.n	800bc12 <_malloc_r+0x22>
 800bce2:	6025      	str	r5, [r4, #0]
 800bce4:	e7dc      	b.n	800bca0 <_malloc_r+0xb0>
 800bce6:	605b      	str	r3, [r3, #4]
 800bce8:	deff      	udf	#255	; 0xff
 800bcea:	bf00      	nop
 800bcec:	24002124 	.word	0x24002124

0800bcf0 <__malloc_lock>:
 800bcf0:	4801      	ldr	r0, [pc, #4]	; (800bcf8 <__malloc_lock+0x8>)
 800bcf2:	f000 be04 	b.w	800c8fe <__retarget_lock_acquire_recursive>
 800bcf6:	bf00      	nop
 800bcf8:	2400226c 	.word	0x2400226c

0800bcfc <__malloc_unlock>:
 800bcfc:	4801      	ldr	r0, [pc, #4]	; (800bd04 <__malloc_unlock+0x8>)
 800bcfe:	f000 bdff 	b.w	800c900 <__retarget_lock_release_recursive>
 800bd02:	bf00      	nop
 800bd04:	2400226c 	.word	0x2400226c

0800bd08 <__cvt>:
 800bd08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd0a:	ed2d 8b02 	vpush	{d8}
 800bd0e:	eeb0 8b40 	vmov.f64	d8, d0
 800bd12:	b085      	sub	sp, #20
 800bd14:	4617      	mov	r7, r2
 800bd16:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bd18:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bd1a:	ee18 2a90 	vmov	r2, s17
 800bd1e:	f025 0520 	bic.w	r5, r5, #32
 800bd22:	2a00      	cmp	r2, #0
 800bd24:	bfb6      	itet	lt
 800bd26:	222d      	movlt	r2, #45	; 0x2d
 800bd28:	2200      	movge	r2, #0
 800bd2a:	eeb1 8b40 	vneglt.f64	d8, d0
 800bd2e:	2d46      	cmp	r5, #70	; 0x46
 800bd30:	460c      	mov	r4, r1
 800bd32:	701a      	strb	r2, [r3, #0]
 800bd34:	d004      	beq.n	800bd40 <__cvt+0x38>
 800bd36:	2d45      	cmp	r5, #69	; 0x45
 800bd38:	d100      	bne.n	800bd3c <__cvt+0x34>
 800bd3a:	3401      	adds	r4, #1
 800bd3c:	2102      	movs	r1, #2
 800bd3e:	e000      	b.n	800bd42 <__cvt+0x3a>
 800bd40:	2103      	movs	r1, #3
 800bd42:	ab03      	add	r3, sp, #12
 800bd44:	9301      	str	r3, [sp, #4]
 800bd46:	ab02      	add	r3, sp, #8
 800bd48:	9300      	str	r3, [sp, #0]
 800bd4a:	4622      	mov	r2, r4
 800bd4c:	4633      	mov	r3, r6
 800bd4e:	eeb0 0b48 	vmov.f64	d0, d8
 800bd52:	f000 fe69 	bl	800ca28 <_dtoa_r>
 800bd56:	2d47      	cmp	r5, #71	; 0x47
 800bd58:	d101      	bne.n	800bd5e <__cvt+0x56>
 800bd5a:	07fb      	lsls	r3, r7, #31
 800bd5c:	d51a      	bpl.n	800bd94 <__cvt+0x8c>
 800bd5e:	2d46      	cmp	r5, #70	; 0x46
 800bd60:	eb00 0204 	add.w	r2, r0, r4
 800bd64:	d10c      	bne.n	800bd80 <__cvt+0x78>
 800bd66:	7803      	ldrb	r3, [r0, #0]
 800bd68:	2b30      	cmp	r3, #48	; 0x30
 800bd6a:	d107      	bne.n	800bd7c <__cvt+0x74>
 800bd6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd74:	bf1c      	itt	ne
 800bd76:	f1c4 0401 	rsbne	r4, r4, #1
 800bd7a:	6034      	strne	r4, [r6, #0]
 800bd7c:	6833      	ldr	r3, [r6, #0]
 800bd7e:	441a      	add	r2, r3
 800bd80:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bd84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd88:	bf08      	it	eq
 800bd8a:	9203      	streq	r2, [sp, #12]
 800bd8c:	2130      	movs	r1, #48	; 0x30
 800bd8e:	9b03      	ldr	r3, [sp, #12]
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d307      	bcc.n	800bda4 <__cvt+0x9c>
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd98:	1a1b      	subs	r3, r3, r0
 800bd9a:	6013      	str	r3, [r2, #0]
 800bd9c:	b005      	add	sp, #20
 800bd9e:	ecbd 8b02 	vpop	{d8}
 800bda2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bda4:	1c5c      	adds	r4, r3, #1
 800bda6:	9403      	str	r4, [sp, #12]
 800bda8:	7019      	strb	r1, [r3, #0]
 800bdaa:	e7f0      	b.n	800bd8e <__cvt+0x86>

0800bdac <__exponent>:
 800bdac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdae:	4603      	mov	r3, r0
 800bdb0:	2900      	cmp	r1, #0
 800bdb2:	bfb8      	it	lt
 800bdb4:	4249      	neglt	r1, r1
 800bdb6:	f803 2b02 	strb.w	r2, [r3], #2
 800bdba:	bfb4      	ite	lt
 800bdbc:	222d      	movlt	r2, #45	; 0x2d
 800bdbe:	222b      	movge	r2, #43	; 0x2b
 800bdc0:	2909      	cmp	r1, #9
 800bdc2:	7042      	strb	r2, [r0, #1]
 800bdc4:	dd2a      	ble.n	800be1c <__exponent+0x70>
 800bdc6:	f10d 0207 	add.w	r2, sp, #7
 800bdca:	4617      	mov	r7, r2
 800bdcc:	260a      	movs	r6, #10
 800bdce:	4694      	mov	ip, r2
 800bdd0:	fb91 f5f6 	sdiv	r5, r1, r6
 800bdd4:	fb06 1415 	mls	r4, r6, r5, r1
 800bdd8:	3430      	adds	r4, #48	; 0x30
 800bdda:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800bdde:	460c      	mov	r4, r1
 800bde0:	2c63      	cmp	r4, #99	; 0x63
 800bde2:	f102 32ff 	add.w	r2, r2, #4294967295
 800bde6:	4629      	mov	r1, r5
 800bde8:	dcf1      	bgt.n	800bdce <__exponent+0x22>
 800bdea:	3130      	adds	r1, #48	; 0x30
 800bdec:	f1ac 0402 	sub.w	r4, ip, #2
 800bdf0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bdf4:	1c41      	adds	r1, r0, #1
 800bdf6:	4622      	mov	r2, r4
 800bdf8:	42ba      	cmp	r2, r7
 800bdfa:	d30a      	bcc.n	800be12 <__exponent+0x66>
 800bdfc:	f10d 0209 	add.w	r2, sp, #9
 800be00:	eba2 020c 	sub.w	r2, r2, ip
 800be04:	42bc      	cmp	r4, r7
 800be06:	bf88      	it	hi
 800be08:	2200      	movhi	r2, #0
 800be0a:	4413      	add	r3, r2
 800be0c:	1a18      	subs	r0, r3, r0
 800be0e:	b003      	add	sp, #12
 800be10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be12:	f812 5b01 	ldrb.w	r5, [r2], #1
 800be16:	f801 5f01 	strb.w	r5, [r1, #1]!
 800be1a:	e7ed      	b.n	800bdf8 <__exponent+0x4c>
 800be1c:	2330      	movs	r3, #48	; 0x30
 800be1e:	3130      	adds	r1, #48	; 0x30
 800be20:	7083      	strb	r3, [r0, #2]
 800be22:	70c1      	strb	r1, [r0, #3]
 800be24:	1d03      	adds	r3, r0, #4
 800be26:	e7f1      	b.n	800be0c <__exponent+0x60>

0800be28 <_printf_float>:
 800be28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be2c:	b08b      	sub	sp, #44	; 0x2c
 800be2e:	460c      	mov	r4, r1
 800be30:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800be34:	4616      	mov	r6, r2
 800be36:	461f      	mov	r7, r3
 800be38:	4605      	mov	r5, r0
 800be3a:	f000 fcdb 	bl	800c7f4 <_localeconv_r>
 800be3e:	f8d0 b000 	ldr.w	fp, [r0]
 800be42:	4658      	mov	r0, fp
 800be44:	f7f4 fa9c 	bl	8000380 <strlen>
 800be48:	2300      	movs	r3, #0
 800be4a:	9308      	str	r3, [sp, #32]
 800be4c:	f8d8 3000 	ldr.w	r3, [r8]
 800be50:	f894 9018 	ldrb.w	r9, [r4, #24]
 800be54:	6822      	ldr	r2, [r4, #0]
 800be56:	3307      	adds	r3, #7
 800be58:	f023 0307 	bic.w	r3, r3, #7
 800be5c:	f103 0108 	add.w	r1, r3, #8
 800be60:	f8c8 1000 	str.w	r1, [r8]
 800be64:	ed93 0b00 	vldr	d0, [r3]
 800be68:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800c0c8 <_printf_float+0x2a0>
 800be6c:	eeb0 7bc0 	vabs.f64	d7, d0
 800be70:	eeb4 7b46 	vcmp.f64	d7, d6
 800be74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be78:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800be7c:	4682      	mov	sl, r0
 800be7e:	dd24      	ble.n	800beca <_printf_float+0xa2>
 800be80:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800be84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be88:	d502      	bpl.n	800be90 <_printf_float+0x68>
 800be8a:	232d      	movs	r3, #45	; 0x2d
 800be8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be90:	498f      	ldr	r1, [pc, #572]	; (800c0d0 <_printf_float+0x2a8>)
 800be92:	4b90      	ldr	r3, [pc, #576]	; (800c0d4 <_printf_float+0x2ac>)
 800be94:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800be98:	bf94      	ite	ls
 800be9a:	4688      	movls	r8, r1
 800be9c:	4698      	movhi	r8, r3
 800be9e:	2303      	movs	r3, #3
 800bea0:	6123      	str	r3, [r4, #16]
 800bea2:	f022 0204 	bic.w	r2, r2, #4
 800bea6:	2300      	movs	r3, #0
 800bea8:	6022      	str	r2, [r4, #0]
 800beaa:	9304      	str	r3, [sp, #16]
 800beac:	9700      	str	r7, [sp, #0]
 800beae:	4633      	mov	r3, r6
 800beb0:	aa09      	add	r2, sp, #36	; 0x24
 800beb2:	4621      	mov	r1, r4
 800beb4:	4628      	mov	r0, r5
 800beb6:	f000 f9d1 	bl	800c25c <_printf_common>
 800beba:	3001      	adds	r0, #1
 800bebc:	f040 808a 	bne.w	800bfd4 <_printf_float+0x1ac>
 800bec0:	f04f 30ff 	mov.w	r0, #4294967295
 800bec4:	b00b      	add	sp, #44	; 0x2c
 800bec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beca:	eeb4 0b40 	vcmp.f64	d0, d0
 800bece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bed2:	d709      	bvc.n	800bee8 <_printf_float+0xc0>
 800bed4:	ee10 3a90 	vmov	r3, s1
 800bed8:	2b00      	cmp	r3, #0
 800beda:	bfbc      	itt	lt
 800bedc:	232d      	movlt	r3, #45	; 0x2d
 800bede:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bee2:	497d      	ldr	r1, [pc, #500]	; (800c0d8 <_printf_float+0x2b0>)
 800bee4:	4b7d      	ldr	r3, [pc, #500]	; (800c0dc <_printf_float+0x2b4>)
 800bee6:	e7d5      	b.n	800be94 <_printf_float+0x6c>
 800bee8:	6863      	ldr	r3, [r4, #4]
 800beea:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800beee:	9104      	str	r1, [sp, #16]
 800bef0:	1c59      	adds	r1, r3, #1
 800bef2:	d13c      	bne.n	800bf6e <_printf_float+0x146>
 800bef4:	2306      	movs	r3, #6
 800bef6:	6063      	str	r3, [r4, #4]
 800bef8:	2300      	movs	r3, #0
 800befa:	9303      	str	r3, [sp, #12]
 800befc:	ab08      	add	r3, sp, #32
 800befe:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800bf02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bf06:	ab07      	add	r3, sp, #28
 800bf08:	6861      	ldr	r1, [r4, #4]
 800bf0a:	9300      	str	r3, [sp, #0]
 800bf0c:	6022      	str	r2, [r4, #0]
 800bf0e:	f10d 031b 	add.w	r3, sp, #27
 800bf12:	4628      	mov	r0, r5
 800bf14:	f7ff fef8 	bl	800bd08 <__cvt>
 800bf18:	9b04      	ldr	r3, [sp, #16]
 800bf1a:	9907      	ldr	r1, [sp, #28]
 800bf1c:	2b47      	cmp	r3, #71	; 0x47
 800bf1e:	4680      	mov	r8, r0
 800bf20:	d108      	bne.n	800bf34 <_printf_float+0x10c>
 800bf22:	1cc8      	adds	r0, r1, #3
 800bf24:	db02      	blt.n	800bf2c <_printf_float+0x104>
 800bf26:	6863      	ldr	r3, [r4, #4]
 800bf28:	4299      	cmp	r1, r3
 800bf2a:	dd41      	ble.n	800bfb0 <_printf_float+0x188>
 800bf2c:	f1a9 0902 	sub.w	r9, r9, #2
 800bf30:	fa5f f989 	uxtb.w	r9, r9
 800bf34:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bf38:	d820      	bhi.n	800bf7c <_printf_float+0x154>
 800bf3a:	3901      	subs	r1, #1
 800bf3c:	464a      	mov	r2, r9
 800bf3e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf42:	9107      	str	r1, [sp, #28]
 800bf44:	f7ff ff32 	bl	800bdac <__exponent>
 800bf48:	9a08      	ldr	r2, [sp, #32]
 800bf4a:	9004      	str	r0, [sp, #16]
 800bf4c:	1813      	adds	r3, r2, r0
 800bf4e:	2a01      	cmp	r2, #1
 800bf50:	6123      	str	r3, [r4, #16]
 800bf52:	dc02      	bgt.n	800bf5a <_printf_float+0x132>
 800bf54:	6822      	ldr	r2, [r4, #0]
 800bf56:	07d2      	lsls	r2, r2, #31
 800bf58:	d501      	bpl.n	800bf5e <_printf_float+0x136>
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	6123      	str	r3, [r4, #16]
 800bf5e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d0a2      	beq.n	800beac <_printf_float+0x84>
 800bf66:	232d      	movs	r3, #45	; 0x2d
 800bf68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf6c:	e79e      	b.n	800beac <_printf_float+0x84>
 800bf6e:	9904      	ldr	r1, [sp, #16]
 800bf70:	2947      	cmp	r1, #71	; 0x47
 800bf72:	d1c1      	bne.n	800bef8 <_printf_float+0xd0>
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d1bf      	bne.n	800bef8 <_printf_float+0xd0>
 800bf78:	2301      	movs	r3, #1
 800bf7a:	e7bc      	b.n	800bef6 <_printf_float+0xce>
 800bf7c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bf80:	d118      	bne.n	800bfb4 <_printf_float+0x18c>
 800bf82:	2900      	cmp	r1, #0
 800bf84:	6863      	ldr	r3, [r4, #4]
 800bf86:	dd0b      	ble.n	800bfa0 <_printf_float+0x178>
 800bf88:	6121      	str	r1, [r4, #16]
 800bf8a:	b913      	cbnz	r3, 800bf92 <_printf_float+0x16a>
 800bf8c:	6822      	ldr	r2, [r4, #0]
 800bf8e:	07d0      	lsls	r0, r2, #31
 800bf90:	d502      	bpl.n	800bf98 <_printf_float+0x170>
 800bf92:	3301      	adds	r3, #1
 800bf94:	440b      	add	r3, r1
 800bf96:	6123      	str	r3, [r4, #16]
 800bf98:	2300      	movs	r3, #0
 800bf9a:	65a1      	str	r1, [r4, #88]	; 0x58
 800bf9c:	9304      	str	r3, [sp, #16]
 800bf9e:	e7de      	b.n	800bf5e <_printf_float+0x136>
 800bfa0:	b913      	cbnz	r3, 800bfa8 <_printf_float+0x180>
 800bfa2:	6822      	ldr	r2, [r4, #0]
 800bfa4:	07d2      	lsls	r2, r2, #31
 800bfa6:	d501      	bpl.n	800bfac <_printf_float+0x184>
 800bfa8:	3302      	adds	r3, #2
 800bfaa:	e7f4      	b.n	800bf96 <_printf_float+0x16e>
 800bfac:	2301      	movs	r3, #1
 800bfae:	e7f2      	b.n	800bf96 <_printf_float+0x16e>
 800bfb0:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bfb4:	9b08      	ldr	r3, [sp, #32]
 800bfb6:	4299      	cmp	r1, r3
 800bfb8:	db05      	blt.n	800bfc6 <_printf_float+0x19e>
 800bfba:	6823      	ldr	r3, [r4, #0]
 800bfbc:	6121      	str	r1, [r4, #16]
 800bfbe:	07d8      	lsls	r0, r3, #31
 800bfc0:	d5ea      	bpl.n	800bf98 <_printf_float+0x170>
 800bfc2:	1c4b      	adds	r3, r1, #1
 800bfc4:	e7e7      	b.n	800bf96 <_printf_float+0x16e>
 800bfc6:	2900      	cmp	r1, #0
 800bfc8:	bfd4      	ite	le
 800bfca:	f1c1 0202 	rsble	r2, r1, #2
 800bfce:	2201      	movgt	r2, #1
 800bfd0:	4413      	add	r3, r2
 800bfd2:	e7e0      	b.n	800bf96 <_printf_float+0x16e>
 800bfd4:	6823      	ldr	r3, [r4, #0]
 800bfd6:	055a      	lsls	r2, r3, #21
 800bfd8:	d407      	bmi.n	800bfea <_printf_float+0x1c2>
 800bfda:	6923      	ldr	r3, [r4, #16]
 800bfdc:	4642      	mov	r2, r8
 800bfde:	4631      	mov	r1, r6
 800bfe0:	4628      	mov	r0, r5
 800bfe2:	47b8      	blx	r7
 800bfe4:	3001      	adds	r0, #1
 800bfe6:	d12a      	bne.n	800c03e <_printf_float+0x216>
 800bfe8:	e76a      	b.n	800bec0 <_printf_float+0x98>
 800bfea:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bfee:	f240 80e0 	bls.w	800c1b2 <_printf_float+0x38a>
 800bff2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800bff6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bffe:	d133      	bne.n	800c068 <_printf_float+0x240>
 800c000:	4a37      	ldr	r2, [pc, #220]	; (800c0e0 <_printf_float+0x2b8>)
 800c002:	2301      	movs	r3, #1
 800c004:	4631      	mov	r1, r6
 800c006:	4628      	mov	r0, r5
 800c008:	47b8      	blx	r7
 800c00a:	3001      	adds	r0, #1
 800c00c:	f43f af58 	beq.w	800bec0 <_printf_float+0x98>
 800c010:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c014:	429a      	cmp	r2, r3
 800c016:	db02      	blt.n	800c01e <_printf_float+0x1f6>
 800c018:	6823      	ldr	r3, [r4, #0]
 800c01a:	07d8      	lsls	r0, r3, #31
 800c01c:	d50f      	bpl.n	800c03e <_printf_float+0x216>
 800c01e:	4653      	mov	r3, sl
 800c020:	465a      	mov	r2, fp
 800c022:	4631      	mov	r1, r6
 800c024:	4628      	mov	r0, r5
 800c026:	47b8      	blx	r7
 800c028:	3001      	adds	r0, #1
 800c02a:	f43f af49 	beq.w	800bec0 <_printf_float+0x98>
 800c02e:	f04f 0800 	mov.w	r8, #0
 800c032:	f104 091a 	add.w	r9, r4, #26
 800c036:	9b08      	ldr	r3, [sp, #32]
 800c038:	3b01      	subs	r3, #1
 800c03a:	4543      	cmp	r3, r8
 800c03c:	dc09      	bgt.n	800c052 <_printf_float+0x22a>
 800c03e:	6823      	ldr	r3, [r4, #0]
 800c040:	079b      	lsls	r3, r3, #30
 800c042:	f100 8106 	bmi.w	800c252 <_printf_float+0x42a>
 800c046:	68e0      	ldr	r0, [r4, #12]
 800c048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c04a:	4298      	cmp	r0, r3
 800c04c:	bfb8      	it	lt
 800c04e:	4618      	movlt	r0, r3
 800c050:	e738      	b.n	800bec4 <_printf_float+0x9c>
 800c052:	2301      	movs	r3, #1
 800c054:	464a      	mov	r2, r9
 800c056:	4631      	mov	r1, r6
 800c058:	4628      	mov	r0, r5
 800c05a:	47b8      	blx	r7
 800c05c:	3001      	adds	r0, #1
 800c05e:	f43f af2f 	beq.w	800bec0 <_printf_float+0x98>
 800c062:	f108 0801 	add.w	r8, r8, #1
 800c066:	e7e6      	b.n	800c036 <_printf_float+0x20e>
 800c068:	9b07      	ldr	r3, [sp, #28]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	dc3a      	bgt.n	800c0e4 <_printf_float+0x2bc>
 800c06e:	4a1c      	ldr	r2, [pc, #112]	; (800c0e0 <_printf_float+0x2b8>)
 800c070:	2301      	movs	r3, #1
 800c072:	4631      	mov	r1, r6
 800c074:	4628      	mov	r0, r5
 800c076:	47b8      	blx	r7
 800c078:	3001      	adds	r0, #1
 800c07a:	f43f af21 	beq.w	800bec0 <_printf_float+0x98>
 800c07e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800c082:	4313      	orrs	r3, r2
 800c084:	d102      	bne.n	800c08c <_printf_float+0x264>
 800c086:	6823      	ldr	r3, [r4, #0]
 800c088:	07d9      	lsls	r1, r3, #31
 800c08a:	d5d8      	bpl.n	800c03e <_printf_float+0x216>
 800c08c:	4653      	mov	r3, sl
 800c08e:	465a      	mov	r2, fp
 800c090:	4631      	mov	r1, r6
 800c092:	4628      	mov	r0, r5
 800c094:	47b8      	blx	r7
 800c096:	3001      	adds	r0, #1
 800c098:	f43f af12 	beq.w	800bec0 <_printf_float+0x98>
 800c09c:	f04f 0900 	mov.w	r9, #0
 800c0a0:	f104 0a1a 	add.w	sl, r4, #26
 800c0a4:	9b07      	ldr	r3, [sp, #28]
 800c0a6:	425b      	negs	r3, r3
 800c0a8:	454b      	cmp	r3, r9
 800c0aa:	dc01      	bgt.n	800c0b0 <_printf_float+0x288>
 800c0ac:	9b08      	ldr	r3, [sp, #32]
 800c0ae:	e795      	b.n	800bfdc <_printf_float+0x1b4>
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	4652      	mov	r2, sl
 800c0b4:	4631      	mov	r1, r6
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	47b8      	blx	r7
 800c0ba:	3001      	adds	r0, #1
 800c0bc:	f43f af00 	beq.w	800bec0 <_printf_float+0x98>
 800c0c0:	f109 0901 	add.w	r9, r9, #1
 800c0c4:	e7ee      	b.n	800c0a4 <_printf_float+0x27c>
 800c0c6:	bf00      	nop
 800c0c8:	ffffffff 	.word	0xffffffff
 800c0cc:	7fefffff 	.word	0x7fefffff
 800c0d0:	0800e824 	.word	0x0800e824
 800c0d4:	0800e828 	.word	0x0800e828
 800c0d8:	0800e82c 	.word	0x0800e82c
 800c0dc:	0800e830 	.word	0x0800e830
 800c0e0:	0800e834 	.word	0x0800e834
 800c0e4:	9a08      	ldr	r2, [sp, #32]
 800c0e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	bfa8      	it	ge
 800c0ec:	461a      	movge	r2, r3
 800c0ee:	2a00      	cmp	r2, #0
 800c0f0:	4691      	mov	r9, r2
 800c0f2:	dc38      	bgt.n	800c166 <_printf_float+0x33e>
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	9305      	str	r3, [sp, #20]
 800c0f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0fc:	f104 021a 	add.w	r2, r4, #26
 800c100:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c102:	9905      	ldr	r1, [sp, #20]
 800c104:	9304      	str	r3, [sp, #16]
 800c106:	eba3 0309 	sub.w	r3, r3, r9
 800c10a:	428b      	cmp	r3, r1
 800c10c:	dc33      	bgt.n	800c176 <_printf_float+0x34e>
 800c10e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c112:	429a      	cmp	r2, r3
 800c114:	db3c      	blt.n	800c190 <_printf_float+0x368>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	07da      	lsls	r2, r3, #31
 800c11a:	d439      	bmi.n	800c190 <_printf_float+0x368>
 800c11c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800c120:	eba2 0903 	sub.w	r9, r2, r3
 800c124:	9b04      	ldr	r3, [sp, #16]
 800c126:	1ad2      	subs	r2, r2, r3
 800c128:	4591      	cmp	r9, r2
 800c12a:	bfa8      	it	ge
 800c12c:	4691      	movge	r9, r2
 800c12e:	f1b9 0f00 	cmp.w	r9, #0
 800c132:	dc35      	bgt.n	800c1a0 <_printf_float+0x378>
 800c134:	f04f 0800 	mov.w	r8, #0
 800c138:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c13c:	f104 0a1a 	add.w	sl, r4, #26
 800c140:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800c144:	1a9b      	subs	r3, r3, r2
 800c146:	eba3 0309 	sub.w	r3, r3, r9
 800c14a:	4543      	cmp	r3, r8
 800c14c:	f77f af77 	ble.w	800c03e <_printf_float+0x216>
 800c150:	2301      	movs	r3, #1
 800c152:	4652      	mov	r2, sl
 800c154:	4631      	mov	r1, r6
 800c156:	4628      	mov	r0, r5
 800c158:	47b8      	blx	r7
 800c15a:	3001      	adds	r0, #1
 800c15c:	f43f aeb0 	beq.w	800bec0 <_printf_float+0x98>
 800c160:	f108 0801 	add.w	r8, r8, #1
 800c164:	e7ec      	b.n	800c140 <_printf_float+0x318>
 800c166:	4613      	mov	r3, r2
 800c168:	4631      	mov	r1, r6
 800c16a:	4642      	mov	r2, r8
 800c16c:	4628      	mov	r0, r5
 800c16e:	47b8      	blx	r7
 800c170:	3001      	adds	r0, #1
 800c172:	d1bf      	bne.n	800c0f4 <_printf_float+0x2cc>
 800c174:	e6a4      	b.n	800bec0 <_printf_float+0x98>
 800c176:	2301      	movs	r3, #1
 800c178:	4631      	mov	r1, r6
 800c17a:	4628      	mov	r0, r5
 800c17c:	9204      	str	r2, [sp, #16]
 800c17e:	47b8      	blx	r7
 800c180:	3001      	adds	r0, #1
 800c182:	f43f ae9d 	beq.w	800bec0 <_printf_float+0x98>
 800c186:	9b05      	ldr	r3, [sp, #20]
 800c188:	9a04      	ldr	r2, [sp, #16]
 800c18a:	3301      	adds	r3, #1
 800c18c:	9305      	str	r3, [sp, #20]
 800c18e:	e7b7      	b.n	800c100 <_printf_float+0x2d8>
 800c190:	4653      	mov	r3, sl
 800c192:	465a      	mov	r2, fp
 800c194:	4631      	mov	r1, r6
 800c196:	4628      	mov	r0, r5
 800c198:	47b8      	blx	r7
 800c19a:	3001      	adds	r0, #1
 800c19c:	d1be      	bne.n	800c11c <_printf_float+0x2f4>
 800c19e:	e68f      	b.n	800bec0 <_printf_float+0x98>
 800c1a0:	9a04      	ldr	r2, [sp, #16]
 800c1a2:	464b      	mov	r3, r9
 800c1a4:	4442      	add	r2, r8
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	47b8      	blx	r7
 800c1ac:	3001      	adds	r0, #1
 800c1ae:	d1c1      	bne.n	800c134 <_printf_float+0x30c>
 800c1b0:	e686      	b.n	800bec0 <_printf_float+0x98>
 800c1b2:	9a08      	ldr	r2, [sp, #32]
 800c1b4:	2a01      	cmp	r2, #1
 800c1b6:	dc01      	bgt.n	800c1bc <_printf_float+0x394>
 800c1b8:	07db      	lsls	r3, r3, #31
 800c1ba:	d537      	bpl.n	800c22c <_printf_float+0x404>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	4642      	mov	r2, r8
 800c1c0:	4631      	mov	r1, r6
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	47b8      	blx	r7
 800c1c6:	3001      	adds	r0, #1
 800c1c8:	f43f ae7a 	beq.w	800bec0 <_printf_float+0x98>
 800c1cc:	4653      	mov	r3, sl
 800c1ce:	465a      	mov	r2, fp
 800c1d0:	4631      	mov	r1, r6
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	47b8      	blx	r7
 800c1d6:	3001      	adds	r0, #1
 800c1d8:	f43f ae72 	beq.w	800bec0 <_printf_float+0x98>
 800c1dc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800c1e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1e8:	9b08      	ldr	r3, [sp, #32]
 800c1ea:	d01a      	beq.n	800c222 <_printf_float+0x3fa>
 800c1ec:	3b01      	subs	r3, #1
 800c1ee:	f108 0201 	add.w	r2, r8, #1
 800c1f2:	4631      	mov	r1, r6
 800c1f4:	4628      	mov	r0, r5
 800c1f6:	47b8      	blx	r7
 800c1f8:	3001      	adds	r0, #1
 800c1fa:	d10e      	bne.n	800c21a <_printf_float+0x3f2>
 800c1fc:	e660      	b.n	800bec0 <_printf_float+0x98>
 800c1fe:	2301      	movs	r3, #1
 800c200:	464a      	mov	r2, r9
 800c202:	4631      	mov	r1, r6
 800c204:	4628      	mov	r0, r5
 800c206:	47b8      	blx	r7
 800c208:	3001      	adds	r0, #1
 800c20a:	f43f ae59 	beq.w	800bec0 <_printf_float+0x98>
 800c20e:	f108 0801 	add.w	r8, r8, #1
 800c212:	9b08      	ldr	r3, [sp, #32]
 800c214:	3b01      	subs	r3, #1
 800c216:	4543      	cmp	r3, r8
 800c218:	dcf1      	bgt.n	800c1fe <_printf_float+0x3d6>
 800c21a:	9b04      	ldr	r3, [sp, #16]
 800c21c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c220:	e6dd      	b.n	800bfde <_printf_float+0x1b6>
 800c222:	f04f 0800 	mov.w	r8, #0
 800c226:	f104 091a 	add.w	r9, r4, #26
 800c22a:	e7f2      	b.n	800c212 <_printf_float+0x3ea>
 800c22c:	2301      	movs	r3, #1
 800c22e:	4642      	mov	r2, r8
 800c230:	e7df      	b.n	800c1f2 <_printf_float+0x3ca>
 800c232:	2301      	movs	r3, #1
 800c234:	464a      	mov	r2, r9
 800c236:	4631      	mov	r1, r6
 800c238:	4628      	mov	r0, r5
 800c23a:	47b8      	blx	r7
 800c23c:	3001      	adds	r0, #1
 800c23e:	f43f ae3f 	beq.w	800bec0 <_printf_float+0x98>
 800c242:	f108 0801 	add.w	r8, r8, #1
 800c246:	68e3      	ldr	r3, [r4, #12]
 800c248:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c24a:	1a5b      	subs	r3, r3, r1
 800c24c:	4543      	cmp	r3, r8
 800c24e:	dcf0      	bgt.n	800c232 <_printf_float+0x40a>
 800c250:	e6f9      	b.n	800c046 <_printf_float+0x21e>
 800c252:	f04f 0800 	mov.w	r8, #0
 800c256:	f104 0919 	add.w	r9, r4, #25
 800c25a:	e7f4      	b.n	800c246 <_printf_float+0x41e>

0800c25c <_printf_common>:
 800c25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c260:	4616      	mov	r6, r2
 800c262:	4699      	mov	r9, r3
 800c264:	688a      	ldr	r2, [r1, #8]
 800c266:	690b      	ldr	r3, [r1, #16]
 800c268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c26c:	4293      	cmp	r3, r2
 800c26e:	bfb8      	it	lt
 800c270:	4613      	movlt	r3, r2
 800c272:	6033      	str	r3, [r6, #0]
 800c274:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c278:	4607      	mov	r7, r0
 800c27a:	460c      	mov	r4, r1
 800c27c:	b10a      	cbz	r2, 800c282 <_printf_common+0x26>
 800c27e:	3301      	adds	r3, #1
 800c280:	6033      	str	r3, [r6, #0]
 800c282:	6823      	ldr	r3, [r4, #0]
 800c284:	0699      	lsls	r1, r3, #26
 800c286:	bf42      	ittt	mi
 800c288:	6833      	ldrmi	r3, [r6, #0]
 800c28a:	3302      	addmi	r3, #2
 800c28c:	6033      	strmi	r3, [r6, #0]
 800c28e:	6825      	ldr	r5, [r4, #0]
 800c290:	f015 0506 	ands.w	r5, r5, #6
 800c294:	d106      	bne.n	800c2a4 <_printf_common+0x48>
 800c296:	f104 0a19 	add.w	sl, r4, #25
 800c29a:	68e3      	ldr	r3, [r4, #12]
 800c29c:	6832      	ldr	r2, [r6, #0]
 800c29e:	1a9b      	subs	r3, r3, r2
 800c2a0:	42ab      	cmp	r3, r5
 800c2a2:	dc26      	bgt.n	800c2f2 <_printf_common+0x96>
 800c2a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c2a8:	1e13      	subs	r3, r2, #0
 800c2aa:	6822      	ldr	r2, [r4, #0]
 800c2ac:	bf18      	it	ne
 800c2ae:	2301      	movne	r3, #1
 800c2b0:	0692      	lsls	r2, r2, #26
 800c2b2:	d42b      	bmi.n	800c30c <_printf_common+0xb0>
 800c2b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c2b8:	4649      	mov	r1, r9
 800c2ba:	4638      	mov	r0, r7
 800c2bc:	47c0      	blx	r8
 800c2be:	3001      	adds	r0, #1
 800c2c0:	d01e      	beq.n	800c300 <_printf_common+0xa4>
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	6922      	ldr	r2, [r4, #16]
 800c2c6:	f003 0306 	and.w	r3, r3, #6
 800c2ca:	2b04      	cmp	r3, #4
 800c2cc:	bf02      	ittt	eq
 800c2ce:	68e5      	ldreq	r5, [r4, #12]
 800c2d0:	6833      	ldreq	r3, [r6, #0]
 800c2d2:	1aed      	subeq	r5, r5, r3
 800c2d4:	68a3      	ldr	r3, [r4, #8]
 800c2d6:	bf0c      	ite	eq
 800c2d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2dc:	2500      	movne	r5, #0
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	bfc4      	itt	gt
 800c2e2:	1a9b      	subgt	r3, r3, r2
 800c2e4:	18ed      	addgt	r5, r5, r3
 800c2e6:	2600      	movs	r6, #0
 800c2e8:	341a      	adds	r4, #26
 800c2ea:	42b5      	cmp	r5, r6
 800c2ec:	d11a      	bne.n	800c324 <_printf_common+0xc8>
 800c2ee:	2000      	movs	r0, #0
 800c2f0:	e008      	b.n	800c304 <_printf_common+0xa8>
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	4652      	mov	r2, sl
 800c2f6:	4649      	mov	r1, r9
 800c2f8:	4638      	mov	r0, r7
 800c2fa:	47c0      	blx	r8
 800c2fc:	3001      	adds	r0, #1
 800c2fe:	d103      	bne.n	800c308 <_printf_common+0xac>
 800c300:	f04f 30ff 	mov.w	r0, #4294967295
 800c304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c308:	3501      	adds	r5, #1
 800c30a:	e7c6      	b.n	800c29a <_printf_common+0x3e>
 800c30c:	18e1      	adds	r1, r4, r3
 800c30e:	1c5a      	adds	r2, r3, #1
 800c310:	2030      	movs	r0, #48	; 0x30
 800c312:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c316:	4422      	add	r2, r4
 800c318:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c31c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c320:	3302      	adds	r3, #2
 800c322:	e7c7      	b.n	800c2b4 <_printf_common+0x58>
 800c324:	2301      	movs	r3, #1
 800c326:	4622      	mov	r2, r4
 800c328:	4649      	mov	r1, r9
 800c32a:	4638      	mov	r0, r7
 800c32c:	47c0      	blx	r8
 800c32e:	3001      	adds	r0, #1
 800c330:	d0e6      	beq.n	800c300 <_printf_common+0xa4>
 800c332:	3601      	adds	r6, #1
 800c334:	e7d9      	b.n	800c2ea <_printf_common+0x8e>
	...

0800c338 <_printf_i>:
 800c338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c33c:	7e0f      	ldrb	r7, [r1, #24]
 800c33e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c340:	2f78      	cmp	r7, #120	; 0x78
 800c342:	4691      	mov	r9, r2
 800c344:	4680      	mov	r8, r0
 800c346:	460c      	mov	r4, r1
 800c348:	469a      	mov	sl, r3
 800c34a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c34e:	d807      	bhi.n	800c360 <_printf_i+0x28>
 800c350:	2f62      	cmp	r7, #98	; 0x62
 800c352:	d80a      	bhi.n	800c36a <_printf_i+0x32>
 800c354:	2f00      	cmp	r7, #0
 800c356:	f000 80d4 	beq.w	800c502 <_printf_i+0x1ca>
 800c35a:	2f58      	cmp	r7, #88	; 0x58
 800c35c:	f000 80c0 	beq.w	800c4e0 <_printf_i+0x1a8>
 800c360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c364:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c368:	e03a      	b.n	800c3e0 <_printf_i+0xa8>
 800c36a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c36e:	2b15      	cmp	r3, #21
 800c370:	d8f6      	bhi.n	800c360 <_printf_i+0x28>
 800c372:	a101      	add	r1, pc, #4	; (adr r1, 800c378 <_printf_i+0x40>)
 800c374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c378:	0800c3d1 	.word	0x0800c3d1
 800c37c:	0800c3e5 	.word	0x0800c3e5
 800c380:	0800c361 	.word	0x0800c361
 800c384:	0800c361 	.word	0x0800c361
 800c388:	0800c361 	.word	0x0800c361
 800c38c:	0800c361 	.word	0x0800c361
 800c390:	0800c3e5 	.word	0x0800c3e5
 800c394:	0800c361 	.word	0x0800c361
 800c398:	0800c361 	.word	0x0800c361
 800c39c:	0800c361 	.word	0x0800c361
 800c3a0:	0800c361 	.word	0x0800c361
 800c3a4:	0800c4e9 	.word	0x0800c4e9
 800c3a8:	0800c411 	.word	0x0800c411
 800c3ac:	0800c4a3 	.word	0x0800c4a3
 800c3b0:	0800c361 	.word	0x0800c361
 800c3b4:	0800c361 	.word	0x0800c361
 800c3b8:	0800c50b 	.word	0x0800c50b
 800c3bc:	0800c361 	.word	0x0800c361
 800c3c0:	0800c411 	.word	0x0800c411
 800c3c4:	0800c361 	.word	0x0800c361
 800c3c8:	0800c361 	.word	0x0800c361
 800c3cc:	0800c4ab 	.word	0x0800c4ab
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	1d1a      	adds	r2, r3, #4
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	602a      	str	r2, [r5, #0]
 800c3d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	e09f      	b.n	800c524 <_printf_i+0x1ec>
 800c3e4:	6820      	ldr	r0, [r4, #0]
 800c3e6:	682b      	ldr	r3, [r5, #0]
 800c3e8:	0607      	lsls	r7, r0, #24
 800c3ea:	f103 0104 	add.w	r1, r3, #4
 800c3ee:	6029      	str	r1, [r5, #0]
 800c3f0:	d501      	bpl.n	800c3f6 <_printf_i+0xbe>
 800c3f2:	681e      	ldr	r6, [r3, #0]
 800c3f4:	e003      	b.n	800c3fe <_printf_i+0xc6>
 800c3f6:	0646      	lsls	r6, r0, #25
 800c3f8:	d5fb      	bpl.n	800c3f2 <_printf_i+0xba>
 800c3fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c3fe:	2e00      	cmp	r6, #0
 800c400:	da03      	bge.n	800c40a <_printf_i+0xd2>
 800c402:	232d      	movs	r3, #45	; 0x2d
 800c404:	4276      	negs	r6, r6
 800c406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c40a:	485a      	ldr	r0, [pc, #360]	; (800c574 <_printf_i+0x23c>)
 800c40c:	230a      	movs	r3, #10
 800c40e:	e012      	b.n	800c436 <_printf_i+0xfe>
 800c410:	682b      	ldr	r3, [r5, #0]
 800c412:	6820      	ldr	r0, [r4, #0]
 800c414:	1d19      	adds	r1, r3, #4
 800c416:	6029      	str	r1, [r5, #0]
 800c418:	0605      	lsls	r5, r0, #24
 800c41a:	d501      	bpl.n	800c420 <_printf_i+0xe8>
 800c41c:	681e      	ldr	r6, [r3, #0]
 800c41e:	e002      	b.n	800c426 <_printf_i+0xee>
 800c420:	0641      	lsls	r1, r0, #25
 800c422:	d5fb      	bpl.n	800c41c <_printf_i+0xe4>
 800c424:	881e      	ldrh	r6, [r3, #0]
 800c426:	4853      	ldr	r0, [pc, #332]	; (800c574 <_printf_i+0x23c>)
 800c428:	2f6f      	cmp	r7, #111	; 0x6f
 800c42a:	bf0c      	ite	eq
 800c42c:	2308      	moveq	r3, #8
 800c42e:	230a      	movne	r3, #10
 800c430:	2100      	movs	r1, #0
 800c432:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c436:	6865      	ldr	r5, [r4, #4]
 800c438:	60a5      	str	r5, [r4, #8]
 800c43a:	2d00      	cmp	r5, #0
 800c43c:	bfa2      	ittt	ge
 800c43e:	6821      	ldrge	r1, [r4, #0]
 800c440:	f021 0104 	bicge.w	r1, r1, #4
 800c444:	6021      	strge	r1, [r4, #0]
 800c446:	b90e      	cbnz	r6, 800c44c <_printf_i+0x114>
 800c448:	2d00      	cmp	r5, #0
 800c44a:	d04b      	beq.n	800c4e4 <_printf_i+0x1ac>
 800c44c:	4615      	mov	r5, r2
 800c44e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c452:	fb03 6711 	mls	r7, r3, r1, r6
 800c456:	5dc7      	ldrb	r7, [r0, r7]
 800c458:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c45c:	4637      	mov	r7, r6
 800c45e:	42bb      	cmp	r3, r7
 800c460:	460e      	mov	r6, r1
 800c462:	d9f4      	bls.n	800c44e <_printf_i+0x116>
 800c464:	2b08      	cmp	r3, #8
 800c466:	d10b      	bne.n	800c480 <_printf_i+0x148>
 800c468:	6823      	ldr	r3, [r4, #0]
 800c46a:	07de      	lsls	r6, r3, #31
 800c46c:	d508      	bpl.n	800c480 <_printf_i+0x148>
 800c46e:	6923      	ldr	r3, [r4, #16]
 800c470:	6861      	ldr	r1, [r4, #4]
 800c472:	4299      	cmp	r1, r3
 800c474:	bfde      	ittt	le
 800c476:	2330      	movle	r3, #48	; 0x30
 800c478:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c47c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c480:	1b52      	subs	r2, r2, r5
 800c482:	6122      	str	r2, [r4, #16]
 800c484:	f8cd a000 	str.w	sl, [sp]
 800c488:	464b      	mov	r3, r9
 800c48a:	aa03      	add	r2, sp, #12
 800c48c:	4621      	mov	r1, r4
 800c48e:	4640      	mov	r0, r8
 800c490:	f7ff fee4 	bl	800c25c <_printf_common>
 800c494:	3001      	adds	r0, #1
 800c496:	d14a      	bne.n	800c52e <_printf_i+0x1f6>
 800c498:	f04f 30ff 	mov.w	r0, #4294967295
 800c49c:	b004      	add	sp, #16
 800c49e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a2:	6823      	ldr	r3, [r4, #0]
 800c4a4:	f043 0320 	orr.w	r3, r3, #32
 800c4a8:	6023      	str	r3, [r4, #0]
 800c4aa:	4833      	ldr	r0, [pc, #204]	; (800c578 <_printf_i+0x240>)
 800c4ac:	2778      	movs	r7, #120	; 0x78
 800c4ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c4b2:	6823      	ldr	r3, [r4, #0]
 800c4b4:	6829      	ldr	r1, [r5, #0]
 800c4b6:	061f      	lsls	r7, r3, #24
 800c4b8:	f851 6b04 	ldr.w	r6, [r1], #4
 800c4bc:	d402      	bmi.n	800c4c4 <_printf_i+0x18c>
 800c4be:	065f      	lsls	r7, r3, #25
 800c4c0:	bf48      	it	mi
 800c4c2:	b2b6      	uxthmi	r6, r6
 800c4c4:	07df      	lsls	r7, r3, #31
 800c4c6:	bf48      	it	mi
 800c4c8:	f043 0320 	orrmi.w	r3, r3, #32
 800c4cc:	6029      	str	r1, [r5, #0]
 800c4ce:	bf48      	it	mi
 800c4d0:	6023      	strmi	r3, [r4, #0]
 800c4d2:	b91e      	cbnz	r6, 800c4dc <_printf_i+0x1a4>
 800c4d4:	6823      	ldr	r3, [r4, #0]
 800c4d6:	f023 0320 	bic.w	r3, r3, #32
 800c4da:	6023      	str	r3, [r4, #0]
 800c4dc:	2310      	movs	r3, #16
 800c4de:	e7a7      	b.n	800c430 <_printf_i+0xf8>
 800c4e0:	4824      	ldr	r0, [pc, #144]	; (800c574 <_printf_i+0x23c>)
 800c4e2:	e7e4      	b.n	800c4ae <_printf_i+0x176>
 800c4e4:	4615      	mov	r5, r2
 800c4e6:	e7bd      	b.n	800c464 <_printf_i+0x12c>
 800c4e8:	682b      	ldr	r3, [r5, #0]
 800c4ea:	6826      	ldr	r6, [r4, #0]
 800c4ec:	6961      	ldr	r1, [r4, #20]
 800c4ee:	1d18      	adds	r0, r3, #4
 800c4f0:	6028      	str	r0, [r5, #0]
 800c4f2:	0635      	lsls	r5, r6, #24
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	d501      	bpl.n	800c4fc <_printf_i+0x1c4>
 800c4f8:	6019      	str	r1, [r3, #0]
 800c4fa:	e002      	b.n	800c502 <_printf_i+0x1ca>
 800c4fc:	0670      	lsls	r0, r6, #25
 800c4fe:	d5fb      	bpl.n	800c4f8 <_printf_i+0x1c0>
 800c500:	8019      	strh	r1, [r3, #0]
 800c502:	2300      	movs	r3, #0
 800c504:	6123      	str	r3, [r4, #16]
 800c506:	4615      	mov	r5, r2
 800c508:	e7bc      	b.n	800c484 <_printf_i+0x14c>
 800c50a:	682b      	ldr	r3, [r5, #0]
 800c50c:	1d1a      	adds	r2, r3, #4
 800c50e:	602a      	str	r2, [r5, #0]
 800c510:	681d      	ldr	r5, [r3, #0]
 800c512:	6862      	ldr	r2, [r4, #4]
 800c514:	2100      	movs	r1, #0
 800c516:	4628      	mov	r0, r5
 800c518:	f7f3 fee2 	bl	80002e0 <memchr>
 800c51c:	b108      	cbz	r0, 800c522 <_printf_i+0x1ea>
 800c51e:	1b40      	subs	r0, r0, r5
 800c520:	6060      	str	r0, [r4, #4]
 800c522:	6863      	ldr	r3, [r4, #4]
 800c524:	6123      	str	r3, [r4, #16]
 800c526:	2300      	movs	r3, #0
 800c528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c52c:	e7aa      	b.n	800c484 <_printf_i+0x14c>
 800c52e:	6923      	ldr	r3, [r4, #16]
 800c530:	462a      	mov	r2, r5
 800c532:	4649      	mov	r1, r9
 800c534:	4640      	mov	r0, r8
 800c536:	47d0      	blx	sl
 800c538:	3001      	adds	r0, #1
 800c53a:	d0ad      	beq.n	800c498 <_printf_i+0x160>
 800c53c:	6823      	ldr	r3, [r4, #0]
 800c53e:	079b      	lsls	r3, r3, #30
 800c540:	d413      	bmi.n	800c56a <_printf_i+0x232>
 800c542:	68e0      	ldr	r0, [r4, #12]
 800c544:	9b03      	ldr	r3, [sp, #12]
 800c546:	4298      	cmp	r0, r3
 800c548:	bfb8      	it	lt
 800c54a:	4618      	movlt	r0, r3
 800c54c:	e7a6      	b.n	800c49c <_printf_i+0x164>
 800c54e:	2301      	movs	r3, #1
 800c550:	4632      	mov	r2, r6
 800c552:	4649      	mov	r1, r9
 800c554:	4640      	mov	r0, r8
 800c556:	47d0      	blx	sl
 800c558:	3001      	adds	r0, #1
 800c55a:	d09d      	beq.n	800c498 <_printf_i+0x160>
 800c55c:	3501      	adds	r5, #1
 800c55e:	68e3      	ldr	r3, [r4, #12]
 800c560:	9903      	ldr	r1, [sp, #12]
 800c562:	1a5b      	subs	r3, r3, r1
 800c564:	42ab      	cmp	r3, r5
 800c566:	dcf2      	bgt.n	800c54e <_printf_i+0x216>
 800c568:	e7eb      	b.n	800c542 <_printf_i+0x20a>
 800c56a:	2500      	movs	r5, #0
 800c56c:	f104 0619 	add.w	r6, r4, #25
 800c570:	e7f5      	b.n	800c55e <_printf_i+0x226>
 800c572:	bf00      	nop
 800c574:	0800e836 	.word	0x0800e836
 800c578:	0800e847 	.word	0x0800e847

0800c57c <std>:
 800c57c:	2300      	movs	r3, #0
 800c57e:	b510      	push	{r4, lr}
 800c580:	4604      	mov	r4, r0
 800c582:	e9c0 3300 	strd	r3, r3, [r0]
 800c586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c58a:	6083      	str	r3, [r0, #8]
 800c58c:	8181      	strh	r1, [r0, #12]
 800c58e:	6643      	str	r3, [r0, #100]	; 0x64
 800c590:	81c2      	strh	r2, [r0, #14]
 800c592:	6183      	str	r3, [r0, #24]
 800c594:	4619      	mov	r1, r3
 800c596:	2208      	movs	r2, #8
 800c598:	305c      	adds	r0, #92	; 0x5c
 800c59a:	f000 f914 	bl	800c7c6 <memset>
 800c59e:	4b0d      	ldr	r3, [pc, #52]	; (800c5d4 <std+0x58>)
 800c5a0:	6263      	str	r3, [r4, #36]	; 0x24
 800c5a2:	4b0d      	ldr	r3, [pc, #52]	; (800c5d8 <std+0x5c>)
 800c5a4:	62a3      	str	r3, [r4, #40]	; 0x28
 800c5a6:	4b0d      	ldr	r3, [pc, #52]	; (800c5dc <std+0x60>)
 800c5a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c5aa:	4b0d      	ldr	r3, [pc, #52]	; (800c5e0 <std+0x64>)
 800c5ac:	6323      	str	r3, [r4, #48]	; 0x30
 800c5ae:	4b0d      	ldr	r3, [pc, #52]	; (800c5e4 <std+0x68>)
 800c5b0:	6224      	str	r4, [r4, #32]
 800c5b2:	429c      	cmp	r4, r3
 800c5b4:	d006      	beq.n	800c5c4 <std+0x48>
 800c5b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c5ba:	4294      	cmp	r4, r2
 800c5bc:	d002      	beq.n	800c5c4 <std+0x48>
 800c5be:	33d0      	adds	r3, #208	; 0xd0
 800c5c0:	429c      	cmp	r4, r3
 800c5c2:	d105      	bne.n	800c5d0 <std+0x54>
 800c5c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5cc:	f000 b996 	b.w	800c8fc <__retarget_lock_init_recursive>
 800c5d0:	bd10      	pop	{r4, pc}
 800c5d2:	bf00      	nop
 800c5d4:	0800c741 	.word	0x0800c741
 800c5d8:	0800c763 	.word	0x0800c763
 800c5dc:	0800c79b 	.word	0x0800c79b
 800c5e0:	0800c7bf 	.word	0x0800c7bf
 800c5e4:	2400212c 	.word	0x2400212c

0800c5e8 <stdio_exit_handler>:
 800c5e8:	4a02      	ldr	r2, [pc, #8]	; (800c5f4 <stdio_exit_handler+0xc>)
 800c5ea:	4903      	ldr	r1, [pc, #12]	; (800c5f8 <stdio_exit_handler+0x10>)
 800c5ec:	4803      	ldr	r0, [pc, #12]	; (800c5fc <stdio_exit_handler+0x14>)
 800c5ee:	f000 b869 	b.w	800c6c4 <_fwalk_sglue>
 800c5f2:	bf00      	nop
 800c5f4:	24000140 	.word	0x24000140
 800c5f8:	0800e04d 	.word	0x0800e04d
 800c5fc:	2400014c 	.word	0x2400014c

0800c600 <cleanup_stdio>:
 800c600:	6841      	ldr	r1, [r0, #4]
 800c602:	4b0c      	ldr	r3, [pc, #48]	; (800c634 <cleanup_stdio+0x34>)
 800c604:	4299      	cmp	r1, r3
 800c606:	b510      	push	{r4, lr}
 800c608:	4604      	mov	r4, r0
 800c60a:	d001      	beq.n	800c610 <cleanup_stdio+0x10>
 800c60c:	f001 fd1e 	bl	800e04c <_fflush_r>
 800c610:	68a1      	ldr	r1, [r4, #8]
 800c612:	4b09      	ldr	r3, [pc, #36]	; (800c638 <cleanup_stdio+0x38>)
 800c614:	4299      	cmp	r1, r3
 800c616:	d002      	beq.n	800c61e <cleanup_stdio+0x1e>
 800c618:	4620      	mov	r0, r4
 800c61a:	f001 fd17 	bl	800e04c <_fflush_r>
 800c61e:	68e1      	ldr	r1, [r4, #12]
 800c620:	4b06      	ldr	r3, [pc, #24]	; (800c63c <cleanup_stdio+0x3c>)
 800c622:	4299      	cmp	r1, r3
 800c624:	d004      	beq.n	800c630 <cleanup_stdio+0x30>
 800c626:	4620      	mov	r0, r4
 800c628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c62c:	f001 bd0e 	b.w	800e04c <_fflush_r>
 800c630:	bd10      	pop	{r4, pc}
 800c632:	bf00      	nop
 800c634:	2400212c 	.word	0x2400212c
 800c638:	24002194 	.word	0x24002194
 800c63c:	240021fc 	.word	0x240021fc

0800c640 <global_stdio_init.part.0>:
 800c640:	b510      	push	{r4, lr}
 800c642:	4b0b      	ldr	r3, [pc, #44]	; (800c670 <global_stdio_init.part.0+0x30>)
 800c644:	4c0b      	ldr	r4, [pc, #44]	; (800c674 <global_stdio_init.part.0+0x34>)
 800c646:	4a0c      	ldr	r2, [pc, #48]	; (800c678 <global_stdio_init.part.0+0x38>)
 800c648:	601a      	str	r2, [r3, #0]
 800c64a:	4620      	mov	r0, r4
 800c64c:	2200      	movs	r2, #0
 800c64e:	2104      	movs	r1, #4
 800c650:	f7ff ff94 	bl	800c57c <std>
 800c654:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c658:	2201      	movs	r2, #1
 800c65a:	2109      	movs	r1, #9
 800c65c:	f7ff ff8e 	bl	800c57c <std>
 800c660:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c664:	2202      	movs	r2, #2
 800c666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c66a:	2112      	movs	r1, #18
 800c66c:	f7ff bf86 	b.w	800c57c <std>
 800c670:	24002264 	.word	0x24002264
 800c674:	2400212c 	.word	0x2400212c
 800c678:	0800c5e9 	.word	0x0800c5e9

0800c67c <__sfp_lock_acquire>:
 800c67c:	4801      	ldr	r0, [pc, #4]	; (800c684 <__sfp_lock_acquire+0x8>)
 800c67e:	f000 b93e 	b.w	800c8fe <__retarget_lock_acquire_recursive>
 800c682:	bf00      	nop
 800c684:	2400226d 	.word	0x2400226d

0800c688 <__sfp_lock_release>:
 800c688:	4801      	ldr	r0, [pc, #4]	; (800c690 <__sfp_lock_release+0x8>)
 800c68a:	f000 b939 	b.w	800c900 <__retarget_lock_release_recursive>
 800c68e:	bf00      	nop
 800c690:	2400226d 	.word	0x2400226d

0800c694 <__sinit>:
 800c694:	b510      	push	{r4, lr}
 800c696:	4604      	mov	r4, r0
 800c698:	f7ff fff0 	bl	800c67c <__sfp_lock_acquire>
 800c69c:	6a23      	ldr	r3, [r4, #32]
 800c69e:	b11b      	cbz	r3, 800c6a8 <__sinit+0x14>
 800c6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6a4:	f7ff bff0 	b.w	800c688 <__sfp_lock_release>
 800c6a8:	4b04      	ldr	r3, [pc, #16]	; (800c6bc <__sinit+0x28>)
 800c6aa:	6223      	str	r3, [r4, #32]
 800c6ac:	4b04      	ldr	r3, [pc, #16]	; (800c6c0 <__sinit+0x2c>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d1f5      	bne.n	800c6a0 <__sinit+0xc>
 800c6b4:	f7ff ffc4 	bl	800c640 <global_stdio_init.part.0>
 800c6b8:	e7f2      	b.n	800c6a0 <__sinit+0xc>
 800c6ba:	bf00      	nop
 800c6bc:	0800c601 	.word	0x0800c601
 800c6c0:	24002264 	.word	0x24002264

0800c6c4 <_fwalk_sglue>:
 800c6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6c8:	4607      	mov	r7, r0
 800c6ca:	4688      	mov	r8, r1
 800c6cc:	4614      	mov	r4, r2
 800c6ce:	2600      	movs	r6, #0
 800c6d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6d4:	f1b9 0901 	subs.w	r9, r9, #1
 800c6d8:	d505      	bpl.n	800c6e6 <_fwalk_sglue+0x22>
 800c6da:	6824      	ldr	r4, [r4, #0]
 800c6dc:	2c00      	cmp	r4, #0
 800c6de:	d1f7      	bne.n	800c6d0 <_fwalk_sglue+0xc>
 800c6e0:	4630      	mov	r0, r6
 800c6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6e6:	89ab      	ldrh	r3, [r5, #12]
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d907      	bls.n	800c6fc <_fwalk_sglue+0x38>
 800c6ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c6f0:	3301      	adds	r3, #1
 800c6f2:	d003      	beq.n	800c6fc <_fwalk_sglue+0x38>
 800c6f4:	4629      	mov	r1, r5
 800c6f6:	4638      	mov	r0, r7
 800c6f8:	47c0      	blx	r8
 800c6fa:	4306      	orrs	r6, r0
 800c6fc:	3568      	adds	r5, #104	; 0x68
 800c6fe:	e7e9      	b.n	800c6d4 <_fwalk_sglue+0x10>

0800c700 <siprintf>:
 800c700:	b40e      	push	{r1, r2, r3}
 800c702:	b500      	push	{lr}
 800c704:	b09c      	sub	sp, #112	; 0x70
 800c706:	ab1d      	add	r3, sp, #116	; 0x74
 800c708:	9002      	str	r0, [sp, #8]
 800c70a:	9006      	str	r0, [sp, #24]
 800c70c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c710:	4809      	ldr	r0, [pc, #36]	; (800c738 <siprintf+0x38>)
 800c712:	9107      	str	r1, [sp, #28]
 800c714:	9104      	str	r1, [sp, #16]
 800c716:	4909      	ldr	r1, [pc, #36]	; (800c73c <siprintf+0x3c>)
 800c718:	f853 2b04 	ldr.w	r2, [r3], #4
 800c71c:	9105      	str	r1, [sp, #20]
 800c71e:	6800      	ldr	r0, [r0, #0]
 800c720:	9301      	str	r3, [sp, #4]
 800c722:	a902      	add	r1, sp, #8
 800c724:	f001 fb0e 	bl	800dd44 <_svfiprintf_r>
 800c728:	9b02      	ldr	r3, [sp, #8]
 800c72a:	2200      	movs	r2, #0
 800c72c:	701a      	strb	r2, [r3, #0]
 800c72e:	b01c      	add	sp, #112	; 0x70
 800c730:	f85d eb04 	ldr.w	lr, [sp], #4
 800c734:	b003      	add	sp, #12
 800c736:	4770      	bx	lr
 800c738:	24000198 	.word	0x24000198
 800c73c:	ffff0208 	.word	0xffff0208

0800c740 <__sread>:
 800c740:	b510      	push	{r4, lr}
 800c742:	460c      	mov	r4, r1
 800c744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c748:	f000 f87a 	bl	800c840 <_read_r>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	bfab      	itete	ge
 800c750:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c752:	89a3      	ldrhlt	r3, [r4, #12]
 800c754:	181b      	addge	r3, r3, r0
 800c756:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c75a:	bfac      	ite	ge
 800c75c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c75e:	81a3      	strhlt	r3, [r4, #12]
 800c760:	bd10      	pop	{r4, pc}

0800c762 <__swrite>:
 800c762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c766:	461f      	mov	r7, r3
 800c768:	898b      	ldrh	r3, [r1, #12]
 800c76a:	05db      	lsls	r3, r3, #23
 800c76c:	4605      	mov	r5, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	4616      	mov	r6, r2
 800c772:	d505      	bpl.n	800c780 <__swrite+0x1e>
 800c774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c778:	2302      	movs	r3, #2
 800c77a:	2200      	movs	r2, #0
 800c77c:	f000 f84e 	bl	800c81c <_lseek_r>
 800c780:	89a3      	ldrh	r3, [r4, #12]
 800c782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c786:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c78a:	81a3      	strh	r3, [r4, #12]
 800c78c:	4632      	mov	r2, r6
 800c78e:	463b      	mov	r3, r7
 800c790:	4628      	mov	r0, r5
 800c792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c796:	f000 b875 	b.w	800c884 <_write_r>

0800c79a <__sseek>:
 800c79a:	b510      	push	{r4, lr}
 800c79c:	460c      	mov	r4, r1
 800c79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a2:	f000 f83b 	bl	800c81c <_lseek_r>
 800c7a6:	1c43      	adds	r3, r0, #1
 800c7a8:	89a3      	ldrh	r3, [r4, #12]
 800c7aa:	bf15      	itete	ne
 800c7ac:	6560      	strne	r0, [r4, #84]	; 0x54
 800c7ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c7b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c7b6:	81a3      	strheq	r3, [r4, #12]
 800c7b8:	bf18      	it	ne
 800c7ba:	81a3      	strhne	r3, [r4, #12]
 800c7bc:	bd10      	pop	{r4, pc}

0800c7be <__sclose>:
 800c7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7c2:	f000 b81b 	b.w	800c7fc <_close_r>

0800c7c6 <memset>:
 800c7c6:	4402      	add	r2, r0
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d100      	bne.n	800c7d0 <memset+0xa>
 800c7ce:	4770      	bx	lr
 800c7d0:	f803 1b01 	strb.w	r1, [r3], #1
 800c7d4:	e7f9      	b.n	800c7ca <memset+0x4>

0800c7d6 <strcat>:
 800c7d6:	b510      	push	{r4, lr}
 800c7d8:	4602      	mov	r2, r0
 800c7da:	7814      	ldrb	r4, [r2, #0]
 800c7dc:	4613      	mov	r3, r2
 800c7de:	3201      	adds	r2, #1
 800c7e0:	2c00      	cmp	r4, #0
 800c7e2:	d1fa      	bne.n	800c7da <strcat+0x4>
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c7ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c7ee:	2a00      	cmp	r2, #0
 800c7f0:	d1f9      	bne.n	800c7e6 <strcat+0x10>
 800c7f2:	bd10      	pop	{r4, pc}

0800c7f4 <_localeconv_r>:
 800c7f4:	4800      	ldr	r0, [pc, #0]	; (800c7f8 <_localeconv_r+0x4>)
 800c7f6:	4770      	bx	lr
 800c7f8:	2400028c 	.word	0x2400028c

0800c7fc <_close_r>:
 800c7fc:	b538      	push	{r3, r4, r5, lr}
 800c7fe:	4d06      	ldr	r5, [pc, #24]	; (800c818 <_close_r+0x1c>)
 800c800:	2300      	movs	r3, #0
 800c802:	4604      	mov	r4, r0
 800c804:	4608      	mov	r0, r1
 800c806:	602b      	str	r3, [r5, #0]
 800c808:	f7f4 fc25 	bl	8001056 <_close>
 800c80c:	1c43      	adds	r3, r0, #1
 800c80e:	d102      	bne.n	800c816 <_close_r+0x1a>
 800c810:	682b      	ldr	r3, [r5, #0]
 800c812:	b103      	cbz	r3, 800c816 <_close_r+0x1a>
 800c814:	6023      	str	r3, [r4, #0]
 800c816:	bd38      	pop	{r3, r4, r5, pc}
 800c818:	24002268 	.word	0x24002268

0800c81c <_lseek_r>:
 800c81c:	b538      	push	{r3, r4, r5, lr}
 800c81e:	4d07      	ldr	r5, [pc, #28]	; (800c83c <_lseek_r+0x20>)
 800c820:	4604      	mov	r4, r0
 800c822:	4608      	mov	r0, r1
 800c824:	4611      	mov	r1, r2
 800c826:	2200      	movs	r2, #0
 800c828:	602a      	str	r2, [r5, #0]
 800c82a:	461a      	mov	r2, r3
 800c82c:	f7f4 fc3a 	bl	80010a4 <_lseek>
 800c830:	1c43      	adds	r3, r0, #1
 800c832:	d102      	bne.n	800c83a <_lseek_r+0x1e>
 800c834:	682b      	ldr	r3, [r5, #0]
 800c836:	b103      	cbz	r3, 800c83a <_lseek_r+0x1e>
 800c838:	6023      	str	r3, [r4, #0]
 800c83a:	bd38      	pop	{r3, r4, r5, pc}
 800c83c:	24002268 	.word	0x24002268

0800c840 <_read_r>:
 800c840:	b538      	push	{r3, r4, r5, lr}
 800c842:	4d07      	ldr	r5, [pc, #28]	; (800c860 <_read_r+0x20>)
 800c844:	4604      	mov	r4, r0
 800c846:	4608      	mov	r0, r1
 800c848:	4611      	mov	r1, r2
 800c84a:	2200      	movs	r2, #0
 800c84c:	602a      	str	r2, [r5, #0]
 800c84e:	461a      	mov	r2, r3
 800c850:	f7f4 fbc8 	bl	8000fe4 <_read>
 800c854:	1c43      	adds	r3, r0, #1
 800c856:	d102      	bne.n	800c85e <_read_r+0x1e>
 800c858:	682b      	ldr	r3, [r5, #0]
 800c85a:	b103      	cbz	r3, 800c85e <_read_r+0x1e>
 800c85c:	6023      	str	r3, [r4, #0]
 800c85e:	bd38      	pop	{r3, r4, r5, pc}
 800c860:	24002268 	.word	0x24002268

0800c864 <_sbrk_r>:
 800c864:	b538      	push	{r3, r4, r5, lr}
 800c866:	4d06      	ldr	r5, [pc, #24]	; (800c880 <_sbrk_r+0x1c>)
 800c868:	2300      	movs	r3, #0
 800c86a:	4604      	mov	r4, r0
 800c86c:	4608      	mov	r0, r1
 800c86e:	602b      	str	r3, [r5, #0]
 800c870:	f7f4 fc26 	bl	80010c0 <_sbrk>
 800c874:	1c43      	adds	r3, r0, #1
 800c876:	d102      	bne.n	800c87e <_sbrk_r+0x1a>
 800c878:	682b      	ldr	r3, [r5, #0]
 800c87a:	b103      	cbz	r3, 800c87e <_sbrk_r+0x1a>
 800c87c:	6023      	str	r3, [r4, #0]
 800c87e:	bd38      	pop	{r3, r4, r5, pc}
 800c880:	24002268 	.word	0x24002268

0800c884 <_write_r>:
 800c884:	b538      	push	{r3, r4, r5, lr}
 800c886:	4d07      	ldr	r5, [pc, #28]	; (800c8a4 <_write_r+0x20>)
 800c888:	4604      	mov	r4, r0
 800c88a:	4608      	mov	r0, r1
 800c88c:	4611      	mov	r1, r2
 800c88e:	2200      	movs	r2, #0
 800c890:	602a      	str	r2, [r5, #0]
 800c892:	461a      	mov	r2, r3
 800c894:	f7f4 fbc3 	bl	800101e <_write>
 800c898:	1c43      	adds	r3, r0, #1
 800c89a:	d102      	bne.n	800c8a2 <_write_r+0x1e>
 800c89c:	682b      	ldr	r3, [r5, #0]
 800c89e:	b103      	cbz	r3, 800c8a2 <_write_r+0x1e>
 800c8a0:	6023      	str	r3, [r4, #0]
 800c8a2:	bd38      	pop	{r3, r4, r5, pc}
 800c8a4:	24002268 	.word	0x24002268

0800c8a8 <__errno>:
 800c8a8:	4b01      	ldr	r3, [pc, #4]	; (800c8b0 <__errno+0x8>)
 800c8aa:	6818      	ldr	r0, [r3, #0]
 800c8ac:	4770      	bx	lr
 800c8ae:	bf00      	nop
 800c8b0:	24000198 	.word	0x24000198

0800c8b4 <__libc_init_array>:
 800c8b4:	b570      	push	{r4, r5, r6, lr}
 800c8b6:	4d0d      	ldr	r5, [pc, #52]	; (800c8ec <__libc_init_array+0x38>)
 800c8b8:	4c0d      	ldr	r4, [pc, #52]	; (800c8f0 <__libc_init_array+0x3c>)
 800c8ba:	1b64      	subs	r4, r4, r5
 800c8bc:	10a4      	asrs	r4, r4, #2
 800c8be:	2600      	movs	r6, #0
 800c8c0:	42a6      	cmp	r6, r4
 800c8c2:	d109      	bne.n	800c8d8 <__libc_init_array+0x24>
 800c8c4:	4d0b      	ldr	r5, [pc, #44]	; (800c8f4 <__libc_init_array+0x40>)
 800c8c6:	4c0c      	ldr	r4, [pc, #48]	; (800c8f8 <__libc_init_array+0x44>)
 800c8c8:	f001 ff54 	bl	800e774 <_init>
 800c8cc:	1b64      	subs	r4, r4, r5
 800c8ce:	10a4      	asrs	r4, r4, #2
 800c8d0:	2600      	movs	r6, #0
 800c8d2:	42a6      	cmp	r6, r4
 800c8d4:	d105      	bne.n	800c8e2 <__libc_init_array+0x2e>
 800c8d6:	bd70      	pop	{r4, r5, r6, pc}
 800c8d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8dc:	4798      	blx	r3
 800c8de:	3601      	adds	r6, #1
 800c8e0:	e7ee      	b.n	800c8c0 <__libc_init_array+0xc>
 800c8e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8e6:	4798      	blx	r3
 800c8e8:	3601      	adds	r6, #1
 800c8ea:	e7f2      	b.n	800c8d2 <__libc_init_array+0x1e>
 800c8ec:	0800eb94 	.word	0x0800eb94
 800c8f0:	0800eb94 	.word	0x0800eb94
 800c8f4:	0800eb94 	.word	0x0800eb94
 800c8f8:	0800eb98 	.word	0x0800eb98

0800c8fc <__retarget_lock_init_recursive>:
 800c8fc:	4770      	bx	lr

0800c8fe <__retarget_lock_acquire_recursive>:
 800c8fe:	4770      	bx	lr

0800c900 <__retarget_lock_release_recursive>:
 800c900:	4770      	bx	lr

0800c902 <strcpy>:
 800c902:	4603      	mov	r3, r0
 800c904:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c908:	f803 2b01 	strb.w	r2, [r3], #1
 800c90c:	2a00      	cmp	r2, #0
 800c90e:	d1f9      	bne.n	800c904 <strcpy+0x2>
 800c910:	4770      	bx	lr

0800c912 <quorem>:
 800c912:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c916:	6903      	ldr	r3, [r0, #16]
 800c918:	690c      	ldr	r4, [r1, #16]
 800c91a:	42a3      	cmp	r3, r4
 800c91c:	4607      	mov	r7, r0
 800c91e:	db7e      	blt.n	800ca1e <quorem+0x10c>
 800c920:	3c01      	subs	r4, #1
 800c922:	f101 0814 	add.w	r8, r1, #20
 800c926:	f100 0514 	add.w	r5, r0, #20
 800c92a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c92e:	9301      	str	r3, [sp, #4]
 800c930:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c934:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c938:	3301      	adds	r3, #1
 800c93a:	429a      	cmp	r2, r3
 800c93c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c940:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c944:	fbb2 f6f3 	udiv	r6, r2, r3
 800c948:	d331      	bcc.n	800c9ae <quorem+0x9c>
 800c94a:	f04f 0e00 	mov.w	lr, #0
 800c94e:	4640      	mov	r0, r8
 800c950:	46ac      	mov	ip, r5
 800c952:	46f2      	mov	sl, lr
 800c954:	f850 2b04 	ldr.w	r2, [r0], #4
 800c958:	b293      	uxth	r3, r2
 800c95a:	fb06 e303 	mla	r3, r6, r3, lr
 800c95e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c962:	0c1a      	lsrs	r2, r3, #16
 800c964:	b29b      	uxth	r3, r3
 800c966:	ebaa 0303 	sub.w	r3, sl, r3
 800c96a:	f8dc a000 	ldr.w	sl, [ip]
 800c96e:	fa13 f38a 	uxtah	r3, r3, sl
 800c972:	fb06 220e 	mla	r2, r6, lr, r2
 800c976:	9300      	str	r3, [sp, #0]
 800c978:	9b00      	ldr	r3, [sp, #0]
 800c97a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c97e:	b292      	uxth	r2, r2
 800c980:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c984:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c988:	f8bd 3000 	ldrh.w	r3, [sp]
 800c98c:	4581      	cmp	r9, r0
 800c98e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c992:	f84c 3b04 	str.w	r3, [ip], #4
 800c996:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c99a:	d2db      	bcs.n	800c954 <quorem+0x42>
 800c99c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c9a0:	b92b      	cbnz	r3, 800c9ae <quorem+0x9c>
 800c9a2:	9b01      	ldr	r3, [sp, #4]
 800c9a4:	3b04      	subs	r3, #4
 800c9a6:	429d      	cmp	r5, r3
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	d32c      	bcc.n	800ca06 <quorem+0xf4>
 800c9ac:	613c      	str	r4, [r7, #16]
 800c9ae:	4638      	mov	r0, r7
 800c9b0:	f001 f86e 	bl	800da90 <__mcmp>
 800c9b4:	2800      	cmp	r0, #0
 800c9b6:	db22      	blt.n	800c9fe <quorem+0xec>
 800c9b8:	3601      	adds	r6, #1
 800c9ba:	4629      	mov	r1, r5
 800c9bc:	2000      	movs	r0, #0
 800c9be:	f858 2b04 	ldr.w	r2, [r8], #4
 800c9c2:	f8d1 c000 	ldr.w	ip, [r1]
 800c9c6:	b293      	uxth	r3, r2
 800c9c8:	1ac3      	subs	r3, r0, r3
 800c9ca:	0c12      	lsrs	r2, r2, #16
 800c9cc:	fa13 f38c 	uxtah	r3, r3, ip
 800c9d0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c9d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9d8:	b29b      	uxth	r3, r3
 800c9da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9de:	45c1      	cmp	r9, r8
 800c9e0:	f841 3b04 	str.w	r3, [r1], #4
 800c9e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c9e8:	d2e9      	bcs.n	800c9be <quorem+0xac>
 800c9ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c9ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c9f2:	b922      	cbnz	r2, 800c9fe <quorem+0xec>
 800c9f4:	3b04      	subs	r3, #4
 800c9f6:	429d      	cmp	r5, r3
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	d30a      	bcc.n	800ca12 <quorem+0x100>
 800c9fc:	613c      	str	r4, [r7, #16]
 800c9fe:	4630      	mov	r0, r6
 800ca00:	b003      	add	sp, #12
 800ca02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca06:	6812      	ldr	r2, [r2, #0]
 800ca08:	3b04      	subs	r3, #4
 800ca0a:	2a00      	cmp	r2, #0
 800ca0c:	d1ce      	bne.n	800c9ac <quorem+0x9a>
 800ca0e:	3c01      	subs	r4, #1
 800ca10:	e7c9      	b.n	800c9a6 <quorem+0x94>
 800ca12:	6812      	ldr	r2, [r2, #0]
 800ca14:	3b04      	subs	r3, #4
 800ca16:	2a00      	cmp	r2, #0
 800ca18:	d1f0      	bne.n	800c9fc <quorem+0xea>
 800ca1a:	3c01      	subs	r4, #1
 800ca1c:	e7eb      	b.n	800c9f6 <quorem+0xe4>
 800ca1e:	2000      	movs	r0, #0
 800ca20:	e7ee      	b.n	800ca00 <quorem+0xee>
 800ca22:	0000      	movs	r0, r0
 800ca24:	0000      	movs	r0, r0
	...

0800ca28 <_dtoa_r>:
 800ca28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca2c:	ed2d 8b02 	vpush	{d8}
 800ca30:	69c5      	ldr	r5, [r0, #28]
 800ca32:	b091      	sub	sp, #68	; 0x44
 800ca34:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ca38:	ec59 8b10 	vmov	r8, r9, d0
 800ca3c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800ca3e:	9106      	str	r1, [sp, #24]
 800ca40:	4606      	mov	r6, r0
 800ca42:	9208      	str	r2, [sp, #32]
 800ca44:	930c      	str	r3, [sp, #48]	; 0x30
 800ca46:	b975      	cbnz	r5, 800ca66 <_dtoa_r+0x3e>
 800ca48:	2010      	movs	r0, #16
 800ca4a:	f7ff f8a1 	bl	800bb90 <malloc>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	61f0      	str	r0, [r6, #28]
 800ca52:	b920      	cbnz	r0, 800ca5e <_dtoa_r+0x36>
 800ca54:	4ba6      	ldr	r3, [pc, #664]	; (800ccf0 <_dtoa_r+0x2c8>)
 800ca56:	21ef      	movs	r1, #239	; 0xef
 800ca58:	48a6      	ldr	r0, [pc, #664]	; (800ccf4 <_dtoa_r+0x2cc>)
 800ca5a:	f001 fb47 	bl	800e0ec <__assert_func>
 800ca5e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ca62:	6005      	str	r5, [r0, #0]
 800ca64:	60c5      	str	r5, [r0, #12]
 800ca66:	69f3      	ldr	r3, [r6, #28]
 800ca68:	6819      	ldr	r1, [r3, #0]
 800ca6a:	b151      	cbz	r1, 800ca82 <_dtoa_r+0x5a>
 800ca6c:	685a      	ldr	r2, [r3, #4]
 800ca6e:	604a      	str	r2, [r1, #4]
 800ca70:	2301      	movs	r3, #1
 800ca72:	4093      	lsls	r3, r2
 800ca74:	608b      	str	r3, [r1, #8]
 800ca76:	4630      	mov	r0, r6
 800ca78:	f000 fdce 	bl	800d618 <_Bfree>
 800ca7c:	69f3      	ldr	r3, [r6, #28]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	601a      	str	r2, [r3, #0]
 800ca82:	f1b9 0300 	subs.w	r3, r9, #0
 800ca86:	bfbb      	ittet	lt
 800ca88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ca8c:	9303      	strlt	r3, [sp, #12]
 800ca8e:	2300      	movge	r3, #0
 800ca90:	2201      	movlt	r2, #1
 800ca92:	bfac      	ite	ge
 800ca94:	6023      	strge	r3, [r4, #0]
 800ca96:	6022      	strlt	r2, [r4, #0]
 800ca98:	4b97      	ldr	r3, [pc, #604]	; (800ccf8 <_dtoa_r+0x2d0>)
 800ca9a:	9c03      	ldr	r4, [sp, #12]
 800ca9c:	43a3      	bics	r3, r4
 800ca9e:	d11c      	bne.n	800cada <_dtoa_r+0xb2>
 800caa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800caa2:	f242 730f 	movw	r3, #9999	; 0x270f
 800caa6:	6013      	str	r3, [r2, #0]
 800caa8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800caac:	ea53 0308 	orrs.w	r3, r3, r8
 800cab0:	f000 84fb 	beq.w	800d4aa <_dtoa_r+0xa82>
 800cab4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cab6:	b963      	cbnz	r3, 800cad2 <_dtoa_r+0xaa>
 800cab8:	4b90      	ldr	r3, [pc, #576]	; (800ccfc <_dtoa_r+0x2d4>)
 800caba:	e020      	b.n	800cafe <_dtoa_r+0xd6>
 800cabc:	4b90      	ldr	r3, [pc, #576]	; (800cd00 <_dtoa_r+0x2d8>)
 800cabe:	9301      	str	r3, [sp, #4]
 800cac0:	3308      	adds	r3, #8
 800cac2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800cac4:	6013      	str	r3, [r2, #0]
 800cac6:	9801      	ldr	r0, [sp, #4]
 800cac8:	b011      	add	sp, #68	; 0x44
 800caca:	ecbd 8b02 	vpop	{d8}
 800cace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cad2:	4b8a      	ldr	r3, [pc, #552]	; (800ccfc <_dtoa_r+0x2d4>)
 800cad4:	9301      	str	r3, [sp, #4]
 800cad6:	3303      	adds	r3, #3
 800cad8:	e7f3      	b.n	800cac2 <_dtoa_r+0x9a>
 800cada:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cade:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cae6:	d10c      	bne.n	800cb02 <_dtoa_r+0xda>
 800cae8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800caea:	2301      	movs	r3, #1
 800caec:	6013      	str	r3, [r2, #0]
 800caee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f000 84d7 	beq.w	800d4a4 <_dtoa_r+0xa7c>
 800caf6:	4b83      	ldr	r3, [pc, #524]	; (800cd04 <_dtoa_r+0x2dc>)
 800caf8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800cafa:	6013      	str	r3, [r2, #0]
 800cafc:	3b01      	subs	r3, #1
 800cafe:	9301      	str	r3, [sp, #4]
 800cb00:	e7e1      	b.n	800cac6 <_dtoa_r+0x9e>
 800cb02:	aa0e      	add	r2, sp, #56	; 0x38
 800cb04:	a90f      	add	r1, sp, #60	; 0x3c
 800cb06:	4630      	mov	r0, r6
 800cb08:	eeb0 0b48 	vmov.f64	d0, d8
 800cb0c:	f001 f866 	bl	800dbdc <__d2b>
 800cb10:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800cb14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb16:	4605      	mov	r5, r0
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d046      	beq.n	800cbaa <_dtoa_r+0x182>
 800cb1c:	eeb0 7b48 	vmov.f64	d7, d8
 800cb20:	ee18 1a90 	vmov	r1, s17
 800cb24:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cb28:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800cb2c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800cb30:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cb34:	2000      	movs	r0, #0
 800cb36:	ee07 1a90 	vmov	s15, r1
 800cb3a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800cb3e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800ccd8 <_dtoa_r+0x2b0>
 800cb42:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cb46:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800cce0 <_dtoa_r+0x2b8>
 800cb4a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cb4e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800cce8 <_dtoa_r+0x2c0>
 800cb52:	ee07 3a90 	vmov	s15, r3
 800cb56:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cb5a:	eeb0 7b46 	vmov.f64	d7, d6
 800cb5e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cb62:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cb66:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb6e:	ee16 ba90 	vmov	fp, s13
 800cb72:	9009      	str	r0, [sp, #36]	; 0x24
 800cb74:	d508      	bpl.n	800cb88 <_dtoa_r+0x160>
 800cb76:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cb7a:	eeb4 6b47 	vcmp.f64	d6, d7
 800cb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb82:	bf18      	it	ne
 800cb84:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800cb88:	f1bb 0f16 	cmp.w	fp, #22
 800cb8c:	d82b      	bhi.n	800cbe6 <_dtoa_r+0x1be>
 800cb8e:	495e      	ldr	r1, [pc, #376]	; (800cd08 <_dtoa_r+0x2e0>)
 800cb90:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800cb94:	ed91 7b00 	vldr	d7, [r1]
 800cb98:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cb9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cba0:	d501      	bpl.n	800cba6 <_dtoa_r+0x17e>
 800cba2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cba6:	2100      	movs	r1, #0
 800cba8:	e01e      	b.n	800cbe8 <_dtoa_r+0x1c0>
 800cbaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbac:	4413      	add	r3, r2
 800cbae:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800cbb2:	2920      	cmp	r1, #32
 800cbb4:	bfc1      	itttt	gt
 800cbb6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800cbba:	408c      	lslgt	r4, r1
 800cbbc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800cbc0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800cbc4:	bfd6      	itet	le
 800cbc6:	f1c1 0120 	rsble	r1, r1, #32
 800cbca:	4321      	orrgt	r1, r4
 800cbcc:	fa08 f101 	lslle.w	r1, r8, r1
 800cbd0:	ee07 1a90 	vmov	s15, r1
 800cbd4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cbd8:	3b01      	subs	r3, #1
 800cbda:	ee17 1a90 	vmov	r1, s15
 800cbde:	2001      	movs	r0, #1
 800cbe0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800cbe4:	e7a7      	b.n	800cb36 <_dtoa_r+0x10e>
 800cbe6:	2101      	movs	r1, #1
 800cbe8:	1ad2      	subs	r2, r2, r3
 800cbea:	1e53      	subs	r3, r2, #1
 800cbec:	9305      	str	r3, [sp, #20]
 800cbee:	bf45      	ittet	mi
 800cbf0:	f1c2 0301 	rsbmi	r3, r2, #1
 800cbf4:	9304      	strmi	r3, [sp, #16]
 800cbf6:	2300      	movpl	r3, #0
 800cbf8:	2300      	movmi	r3, #0
 800cbfa:	bf4c      	ite	mi
 800cbfc:	9305      	strmi	r3, [sp, #20]
 800cbfe:	9304      	strpl	r3, [sp, #16]
 800cc00:	f1bb 0f00 	cmp.w	fp, #0
 800cc04:	910b      	str	r1, [sp, #44]	; 0x2c
 800cc06:	db18      	blt.n	800cc3a <_dtoa_r+0x212>
 800cc08:	9b05      	ldr	r3, [sp, #20]
 800cc0a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800cc0e:	445b      	add	r3, fp
 800cc10:	9305      	str	r3, [sp, #20]
 800cc12:	2300      	movs	r3, #0
 800cc14:	9a06      	ldr	r2, [sp, #24]
 800cc16:	2a09      	cmp	r2, #9
 800cc18:	d848      	bhi.n	800ccac <_dtoa_r+0x284>
 800cc1a:	2a05      	cmp	r2, #5
 800cc1c:	bfc4      	itt	gt
 800cc1e:	3a04      	subgt	r2, #4
 800cc20:	9206      	strgt	r2, [sp, #24]
 800cc22:	9a06      	ldr	r2, [sp, #24]
 800cc24:	f1a2 0202 	sub.w	r2, r2, #2
 800cc28:	bfcc      	ite	gt
 800cc2a:	2400      	movgt	r4, #0
 800cc2c:	2401      	movle	r4, #1
 800cc2e:	2a03      	cmp	r2, #3
 800cc30:	d847      	bhi.n	800ccc2 <_dtoa_r+0x29a>
 800cc32:	e8df f002 	tbb	[pc, r2]
 800cc36:	2d0b      	.short	0x2d0b
 800cc38:	392b      	.short	0x392b
 800cc3a:	9b04      	ldr	r3, [sp, #16]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	eba3 030b 	sub.w	r3, r3, fp
 800cc42:	9304      	str	r3, [sp, #16]
 800cc44:	920a      	str	r2, [sp, #40]	; 0x28
 800cc46:	f1cb 0300 	rsb	r3, fp, #0
 800cc4a:	e7e3      	b.n	800cc14 <_dtoa_r+0x1ec>
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	9207      	str	r2, [sp, #28]
 800cc50:	9a08      	ldr	r2, [sp, #32]
 800cc52:	2a00      	cmp	r2, #0
 800cc54:	dc38      	bgt.n	800ccc8 <_dtoa_r+0x2a0>
 800cc56:	f04f 0a01 	mov.w	sl, #1
 800cc5a:	46d1      	mov	r9, sl
 800cc5c:	4652      	mov	r2, sl
 800cc5e:	f8cd a020 	str.w	sl, [sp, #32]
 800cc62:	69f7      	ldr	r7, [r6, #28]
 800cc64:	2100      	movs	r1, #0
 800cc66:	2004      	movs	r0, #4
 800cc68:	f100 0c14 	add.w	ip, r0, #20
 800cc6c:	4594      	cmp	ip, r2
 800cc6e:	d930      	bls.n	800ccd2 <_dtoa_r+0x2aa>
 800cc70:	6079      	str	r1, [r7, #4]
 800cc72:	4630      	mov	r0, r6
 800cc74:	930d      	str	r3, [sp, #52]	; 0x34
 800cc76:	f000 fc8f 	bl	800d598 <_Balloc>
 800cc7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc7c:	9001      	str	r0, [sp, #4]
 800cc7e:	4602      	mov	r2, r0
 800cc80:	2800      	cmp	r0, #0
 800cc82:	d145      	bne.n	800cd10 <_dtoa_r+0x2e8>
 800cc84:	4b21      	ldr	r3, [pc, #132]	; (800cd0c <_dtoa_r+0x2e4>)
 800cc86:	f240 11af 	movw	r1, #431	; 0x1af
 800cc8a:	e6e5      	b.n	800ca58 <_dtoa_r+0x30>
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	e7de      	b.n	800cc4e <_dtoa_r+0x226>
 800cc90:	2200      	movs	r2, #0
 800cc92:	9207      	str	r2, [sp, #28]
 800cc94:	9a08      	ldr	r2, [sp, #32]
 800cc96:	eb0b 0a02 	add.w	sl, fp, r2
 800cc9a:	f10a 0901 	add.w	r9, sl, #1
 800cc9e:	464a      	mov	r2, r9
 800cca0:	2a01      	cmp	r2, #1
 800cca2:	bfb8      	it	lt
 800cca4:	2201      	movlt	r2, #1
 800cca6:	e7dc      	b.n	800cc62 <_dtoa_r+0x23a>
 800cca8:	2201      	movs	r2, #1
 800ccaa:	e7f2      	b.n	800cc92 <_dtoa_r+0x26a>
 800ccac:	2401      	movs	r4, #1
 800ccae:	2200      	movs	r2, #0
 800ccb0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800ccb4:	f04f 3aff 	mov.w	sl, #4294967295
 800ccb8:	2100      	movs	r1, #0
 800ccba:	46d1      	mov	r9, sl
 800ccbc:	2212      	movs	r2, #18
 800ccbe:	9108      	str	r1, [sp, #32]
 800ccc0:	e7cf      	b.n	800cc62 <_dtoa_r+0x23a>
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	9207      	str	r2, [sp, #28]
 800ccc6:	e7f5      	b.n	800ccb4 <_dtoa_r+0x28c>
 800ccc8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cccc:	46d1      	mov	r9, sl
 800ccce:	4652      	mov	r2, sl
 800ccd0:	e7c7      	b.n	800cc62 <_dtoa_r+0x23a>
 800ccd2:	3101      	adds	r1, #1
 800ccd4:	0040      	lsls	r0, r0, #1
 800ccd6:	e7c7      	b.n	800cc68 <_dtoa_r+0x240>
 800ccd8:	636f4361 	.word	0x636f4361
 800ccdc:	3fd287a7 	.word	0x3fd287a7
 800cce0:	8b60c8b3 	.word	0x8b60c8b3
 800cce4:	3fc68a28 	.word	0x3fc68a28
 800cce8:	509f79fb 	.word	0x509f79fb
 800ccec:	3fd34413 	.word	0x3fd34413
 800ccf0:	0800e865 	.word	0x0800e865
 800ccf4:	0800e87c 	.word	0x0800e87c
 800ccf8:	7ff00000 	.word	0x7ff00000
 800ccfc:	0800e861 	.word	0x0800e861
 800cd00:	0800e858 	.word	0x0800e858
 800cd04:	0800e835 	.word	0x0800e835
 800cd08:	0800e968 	.word	0x0800e968
 800cd0c:	0800e8d4 	.word	0x0800e8d4
 800cd10:	69f2      	ldr	r2, [r6, #28]
 800cd12:	9901      	ldr	r1, [sp, #4]
 800cd14:	6011      	str	r1, [r2, #0]
 800cd16:	f1b9 0f0e 	cmp.w	r9, #14
 800cd1a:	d86c      	bhi.n	800cdf6 <_dtoa_r+0x3ce>
 800cd1c:	2c00      	cmp	r4, #0
 800cd1e:	d06a      	beq.n	800cdf6 <_dtoa_r+0x3ce>
 800cd20:	f1bb 0f00 	cmp.w	fp, #0
 800cd24:	f340 80a0 	ble.w	800ce68 <_dtoa_r+0x440>
 800cd28:	4ac1      	ldr	r2, [pc, #772]	; (800d030 <_dtoa_r+0x608>)
 800cd2a:	f00b 010f 	and.w	r1, fp, #15
 800cd2e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800cd32:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cd36:	ed92 7b00 	vldr	d7, [r2]
 800cd3a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800cd3e:	f000 8087 	beq.w	800ce50 <_dtoa_r+0x428>
 800cd42:	49bc      	ldr	r1, [pc, #752]	; (800d034 <_dtoa_r+0x60c>)
 800cd44:	ed91 6b08 	vldr	d6, [r1, #32]
 800cd48:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800cd4c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800cd50:	f002 020f 	and.w	r2, r2, #15
 800cd54:	2103      	movs	r1, #3
 800cd56:	48b7      	ldr	r0, [pc, #732]	; (800d034 <_dtoa_r+0x60c>)
 800cd58:	2a00      	cmp	r2, #0
 800cd5a:	d17b      	bne.n	800ce54 <_dtoa_r+0x42c>
 800cd5c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cd60:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cd64:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cd68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd6e:	2a00      	cmp	r2, #0
 800cd70:	f000 80a0 	beq.w	800ceb4 <_dtoa_r+0x48c>
 800cd74:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800cd78:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cd7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd80:	f140 8098 	bpl.w	800ceb4 <_dtoa_r+0x48c>
 800cd84:	f1b9 0f00 	cmp.w	r9, #0
 800cd88:	f000 8094 	beq.w	800ceb4 <_dtoa_r+0x48c>
 800cd8c:	f1ba 0f00 	cmp.w	sl, #0
 800cd90:	dd2f      	ble.n	800cdf2 <_dtoa_r+0x3ca>
 800cd92:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800cd96:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cd9a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cd9e:	f10b 32ff 	add.w	r2, fp, #4294967295
 800cda2:	3101      	adds	r1, #1
 800cda4:	4654      	mov	r4, sl
 800cda6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cdaa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800cdae:	ee07 1a90 	vmov	s15, r1
 800cdb2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cdb6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800cdba:	ee15 7a90 	vmov	r7, s11
 800cdbe:	ec51 0b15 	vmov	r0, r1, d5
 800cdc2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800cdc6:	2c00      	cmp	r4, #0
 800cdc8:	d177      	bne.n	800ceba <_dtoa_r+0x492>
 800cdca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800cdce:	ee36 6b47 	vsub.f64	d6, d6, d7
 800cdd2:	ec41 0b17 	vmov	d7, r0, r1
 800cdd6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cdda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdde:	f300 826a 	bgt.w	800d2b6 <_dtoa_r+0x88e>
 800cde2:	eeb1 7b47 	vneg.f64	d7, d7
 800cde6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cdea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdee:	f100 8260 	bmi.w	800d2b2 <_dtoa_r+0x88a>
 800cdf2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cdf6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cdf8:	2a00      	cmp	r2, #0
 800cdfa:	f2c0 811d 	blt.w	800d038 <_dtoa_r+0x610>
 800cdfe:	f1bb 0f0e 	cmp.w	fp, #14
 800ce02:	f300 8119 	bgt.w	800d038 <_dtoa_r+0x610>
 800ce06:	4b8a      	ldr	r3, [pc, #552]	; (800d030 <_dtoa_r+0x608>)
 800ce08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ce0c:	ed93 6b00 	vldr	d6, [r3]
 800ce10:	9b08      	ldr	r3, [sp, #32]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	f280 80b7 	bge.w	800cf86 <_dtoa_r+0x55e>
 800ce18:	f1b9 0f00 	cmp.w	r9, #0
 800ce1c:	f300 80b3 	bgt.w	800cf86 <_dtoa_r+0x55e>
 800ce20:	f040 8246 	bne.w	800d2b0 <_dtoa_r+0x888>
 800ce24:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ce28:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ce2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ce30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ce34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce38:	464c      	mov	r4, r9
 800ce3a:	464f      	mov	r7, r9
 800ce3c:	f280 821c 	bge.w	800d278 <_dtoa_r+0x850>
 800ce40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ce44:	2331      	movs	r3, #49	; 0x31
 800ce46:	f808 3b01 	strb.w	r3, [r8], #1
 800ce4a:	f10b 0b01 	add.w	fp, fp, #1
 800ce4e:	e218      	b.n	800d282 <_dtoa_r+0x85a>
 800ce50:	2102      	movs	r1, #2
 800ce52:	e780      	b.n	800cd56 <_dtoa_r+0x32e>
 800ce54:	07d4      	lsls	r4, r2, #31
 800ce56:	d504      	bpl.n	800ce62 <_dtoa_r+0x43a>
 800ce58:	ed90 6b00 	vldr	d6, [r0]
 800ce5c:	3101      	adds	r1, #1
 800ce5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce62:	1052      	asrs	r2, r2, #1
 800ce64:	3008      	adds	r0, #8
 800ce66:	e777      	b.n	800cd58 <_dtoa_r+0x330>
 800ce68:	d022      	beq.n	800ceb0 <_dtoa_r+0x488>
 800ce6a:	f1cb 0200 	rsb	r2, fp, #0
 800ce6e:	4970      	ldr	r1, [pc, #448]	; (800d030 <_dtoa_r+0x608>)
 800ce70:	f002 000f 	and.w	r0, r2, #15
 800ce74:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ce78:	ed91 7b00 	vldr	d7, [r1]
 800ce7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800ce80:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce84:	486b      	ldr	r0, [pc, #428]	; (800d034 <_dtoa_r+0x60c>)
 800ce86:	1112      	asrs	r2, r2, #4
 800ce88:	2400      	movs	r4, #0
 800ce8a:	2102      	movs	r1, #2
 800ce8c:	b92a      	cbnz	r2, 800ce9a <_dtoa_r+0x472>
 800ce8e:	2c00      	cmp	r4, #0
 800ce90:	f43f af6a 	beq.w	800cd68 <_dtoa_r+0x340>
 800ce94:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce98:	e766      	b.n	800cd68 <_dtoa_r+0x340>
 800ce9a:	07d7      	lsls	r7, r2, #31
 800ce9c:	d505      	bpl.n	800ceaa <_dtoa_r+0x482>
 800ce9e:	ed90 6b00 	vldr	d6, [r0]
 800cea2:	3101      	adds	r1, #1
 800cea4:	2401      	movs	r4, #1
 800cea6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ceaa:	1052      	asrs	r2, r2, #1
 800ceac:	3008      	adds	r0, #8
 800ceae:	e7ed      	b.n	800ce8c <_dtoa_r+0x464>
 800ceb0:	2102      	movs	r1, #2
 800ceb2:	e759      	b.n	800cd68 <_dtoa_r+0x340>
 800ceb4:	465a      	mov	r2, fp
 800ceb6:	464c      	mov	r4, r9
 800ceb8:	e775      	b.n	800cda6 <_dtoa_r+0x37e>
 800ceba:	ec41 0b17 	vmov	d7, r0, r1
 800cebe:	495c      	ldr	r1, [pc, #368]	; (800d030 <_dtoa_r+0x608>)
 800cec0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800cec4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800cec8:	9901      	ldr	r1, [sp, #4]
 800ceca:	440c      	add	r4, r1
 800cecc:	9907      	ldr	r1, [sp, #28]
 800cece:	b351      	cbz	r1, 800cf26 <_dtoa_r+0x4fe>
 800ced0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ced4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ced8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cedc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800cee0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800cee4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800cee8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ceec:	ee14 1a90 	vmov	r1, s9
 800cef0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cef4:	3130      	adds	r1, #48	; 0x30
 800cef6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cefa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cefe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf02:	f808 1b01 	strb.w	r1, [r8], #1
 800cf06:	d439      	bmi.n	800cf7c <_dtoa_r+0x554>
 800cf08:	ee32 5b46 	vsub.f64	d5, d2, d6
 800cf0c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800cf10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf14:	d472      	bmi.n	800cffc <_dtoa_r+0x5d4>
 800cf16:	45a0      	cmp	r8, r4
 800cf18:	f43f af6b 	beq.w	800cdf2 <_dtoa_r+0x3ca>
 800cf1c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800cf20:	ee26 6b03 	vmul.f64	d6, d6, d3
 800cf24:	e7e0      	b.n	800cee8 <_dtoa_r+0x4c0>
 800cf26:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cf2a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800cf2e:	4620      	mov	r0, r4
 800cf30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800cf34:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800cf38:	ee14 1a90 	vmov	r1, s9
 800cf3c:	3130      	adds	r1, #48	; 0x30
 800cf3e:	f808 1b01 	strb.w	r1, [r8], #1
 800cf42:	45a0      	cmp	r8, r4
 800cf44:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cf48:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cf4c:	d118      	bne.n	800cf80 <_dtoa_r+0x558>
 800cf4e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800cf52:	ee37 4b05 	vadd.f64	d4, d7, d5
 800cf56:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800cf5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf5e:	dc4d      	bgt.n	800cffc <_dtoa_r+0x5d4>
 800cf60:	ee35 5b47 	vsub.f64	d5, d5, d7
 800cf64:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800cf68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf6c:	f57f af41 	bpl.w	800cdf2 <_dtoa_r+0x3ca>
 800cf70:	4680      	mov	r8, r0
 800cf72:	3801      	subs	r0, #1
 800cf74:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800cf78:	2b30      	cmp	r3, #48	; 0x30
 800cf7a:	d0f9      	beq.n	800cf70 <_dtoa_r+0x548>
 800cf7c:	4693      	mov	fp, r2
 800cf7e:	e02a      	b.n	800cfd6 <_dtoa_r+0x5ae>
 800cf80:	ee26 6b03 	vmul.f64	d6, d6, d3
 800cf84:	e7d6      	b.n	800cf34 <_dtoa_r+0x50c>
 800cf86:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf8a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800cf8e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cf92:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800cf96:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800cf9a:	ee15 3a10 	vmov	r3, s10
 800cf9e:	3330      	adds	r3, #48	; 0x30
 800cfa0:	f808 3b01 	strb.w	r3, [r8], #1
 800cfa4:	9b01      	ldr	r3, [sp, #4]
 800cfa6:	eba8 0303 	sub.w	r3, r8, r3
 800cfaa:	4599      	cmp	r9, r3
 800cfac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800cfb0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800cfb4:	d133      	bne.n	800d01e <_dtoa_r+0x5f6>
 800cfb6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800cfba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cfbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc2:	dc1a      	bgt.n	800cffa <_dtoa_r+0x5d2>
 800cfc4:	eeb4 7b46 	vcmp.f64	d7, d6
 800cfc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfcc:	d103      	bne.n	800cfd6 <_dtoa_r+0x5ae>
 800cfce:	ee15 3a10 	vmov	r3, s10
 800cfd2:	07d9      	lsls	r1, r3, #31
 800cfd4:	d411      	bmi.n	800cffa <_dtoa_r+0x5d2>
 800cfd6:	4629      	mov	r1, r5
 800cfd8:	4630      	mov	r0, r6
 800cfda:	f000 fb1d 	bl	800d618 <_Bfree>
 800cfde:	2300      	movs	r3, #0
 800cfe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cfe2:	f888 3000 	strb.w	r3, [r8]
 800cfe6:	f10b 0301 	add.w	r3, fp, #1
 800cfea:	6013      	str	r3, [r2, #0]
 800cfec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	f43f ad69 	beq.w	800cac6 <_dtoa_r+0x9e>
 800cff4:	f8c3 8000 	str.w	r8, [r3]
 800cff8:	e565      	b.n	800cac6 <_dtoa_r+0x9e>
 800cffa:	465a      	mov	r2, fp
 800cffc:	4643      	mov	r3, r8
 800cffe:	4698      	mov	r8, r3
 800d000:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800d004:	2939      	cmp	r1, #57	; 0x39
 800d006:	d106      	bne.n	800d016 <_dtoa_r+0x5ee>
 800d008:	9901      	ldr	r1, [sp, #4]
 800d00a:	4299      	cmp	r1, r3
 800d00c:	d1f7      	bne.n	800cffe <_dtoa_r+0x5d6>
 800d00e:	9801      	ldr	r0, [sp, #4]
 800d010:	2130      	movs	r1, #48	; 0x30
 800d012:	3201      	adds	r2, #1
 800d014:	7001      	strb	r1, [r0, #0]
 800d016:	7819      	ldrb	r1, [r3, #0]
 800d018:	3101      	adds	r1, #1
 800d01a:	7019      	strb	r1, [r3, #0]
 800d01c:	e7ae      	b.n	800cf7c <_dtoa_r+0x554>
 800d01e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d022:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d02a:	d1b2      	bne.n	800cf92 <_dtoa_r+0x56a>
 800d02c:	e7d3      	b.n	800cfd6 <_dtoa_r+0x5ae>
 800d02e:	bf00      	nop
 800d030:	0800e968 	.word	0x0800e968
 800d034:	0800e940 	.word	0x0800e940
 800d038:	9907      	ldr	r1, [sp, #28]
 800d03a:	2900      	cmp	r1, #0
 800d03c:	f000 80d0 	beq.w	800d1e0 <_dtoa_r+0x7b8>
 800d040:	9906      	ldr	r1, [sp, #24]
 800d042:	2901      	cmp	r1, #1
 800d044:	f300 80b4 	bgt.w	800d1b0 <_dtoa_r+0x788>
 800d048:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d04a:	2900      	cmp	r1, #0
 800d04c:	f000 80ac 	beq.w	800d1a8 <_dtoa_r+0x780>
 800d050:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d054:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d058:	461c      	mov	r4, r3
 800d05a:	9309      	str	r3, [sp, #36]	; 0x24
 800d05c:	9b04      	ldr	r3, [sp, #16]
 800d05e:	4413      	add	r3, r2
 800d060:	9304      	str	r3, [sp, #16]
 800d062:	9b05      	ldr	r3, [sp, #20]
 800d064:	2101      	movs	r1, #1
 800d066:	4413      	add	r3, r2
 800d068:	4630      	mov	r0, r6
 800d06a:	9305      	str	r3, [sp, #20]
 800d06c:	f000 fb8a 	bl	800d784 <__i2b>
 800d070:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d072:	4607      	mov	r7, r0
 800d074:	f1b8 0f00 	cmp.w	r8, #0
 800d078:	d00d      	beq.n	800d096 <_dtoa_r+0x66e>
 800d07a:	9a05      	ldr	r2, [sp, #20]
 800d07c:	2a00      	cmp	r2, #0
 800d07e:	dd0a      	ble.n	800d096 <_dtoa_r+0x66e>
 800d080:	4542      	cmp	r2, r8
 800d082:	9904      	ldr	r1, [sp, #16]
 800d084:	bfa8      	it	ge
 800d086:	4642      	movge	r2, r8
 800d088:	1a89      	subs	r1, r1, r2
 800d08a:	9104      	str	r1, [sp, #16]
 800d08c:	9905      	ldr	r1, [sp, #20]
 800d08e:	eba8 0802 	sub.w	r8, r8, r2
 800d092:	1a8a      	subs	r2, r1, r2
 800d094:	9205      	str	r2, [sp, #20]
 800d096:	b303      	cbz	r3, 800d0da <_dtoa_r+0x6b2>
 800d098:	9a07      	ldr	r2, [sp, #28]
 800d09a:	2a00      	cmp	r2, #0
 800d09c:	f000 80a5 	beq.w	800d1ea <_dtoa_r+0x7c2>
 800d0a0:	2c00      	cmp	r4, #0
 800d0a2:	dd13      	ble.n	800d0cc <_dtoa_r+0x6a4>
 800d0a4:	4639      	mov	r1, r7
 800d0a6:	4622      	mov	r2, r4
 800d0a8:	4630      	mov	r0, r6
 800d0aa:	930d      	str	r3, [sp, #52]	; 0x34
 800d0ac:	f000 fc2a 	bl	800d904 <__pow5mult>
 800d0b0:	462a      	mov	r2, r5
 800d0b2:	4601      	mov	r1, r0
 800d0b4:	4607      	mov	r7, r0
 800d0b6:	4630      	mov	r0, r6
 800d0b8:	f000 fb7a 	bl	800d7b0 <__multiply>
 800d0bc:	4629      	mov	r1, r5
 800d0be:	9009      	str	r0, [sp, #36]	; 0x24
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	f000 faa9 	bl	800d618 <_Bfree>
 800d0c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0ca:	4615      	mov	r5, r2
 800d0cc:	1b1a      	subs	r2, r3, r4
 800d0ce:	d004      	beq.n	800d0da <_dtoa_r+0x6b2>
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f000 fc16 	bl	800d904 <__pow5mult>
 800d0d8:	4605      	mov	r5, r0
 800d0da:	2101      	movs	r1, #1
 800d0dc:	4630      	mov	r0, r6
 800d0de:	f000 fb51 	bl	800d784 <__i2b>
 800d0e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	4604      	mov	r4, r0
 800d0e8:	f340 8081 	ble.w	800d1ee <_dtoa_r+0x7c6>
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	4601      	mov	r1, r0
 800d0f0:	4630      	mov	r0, r6
 800d0f2:	f000 fc07 	bl	800d904 <__pow5mult>
 800d0f6:	9b06      	ldr	r3, [sp, #24]
 800d0f8:	2b01      	cmp	r3, #1
 800d0fa:	4604      	mov	r4, r0
 800d0fc:	dd7a      	ble.n	800d1f4 <_dtoa_r+0x7cc>
 800d0fe:	2300      	movs	r3, #0
 800d100:	9309      	str	r3, [sp, #36]	; 0x24
 800d102:	6922      	ldr	r2, [r4, #16]
 800d104:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d108:	6910      	ldr	r0, [r2, #16]
 800d10a:	f000 faed 	bl	800d6e8 <__hi0bits>
 800d10e:	f1c0 0020 	rsb	r0, r0, #32
 800d112:	9b05      	ldr	r3, [sp, #20]
 800d114:	4418      	add	r0, r3
 800d116:	f010 001f 	ands.w	r0, r0, #31
 800d11a:	f000 8093 	beq.w	800d244 <_dtoa_r+0x81c>
 800d11e:	f1c0 0220 	rsb	r2, r0, #32
 800d122:	2a04      	cmp	r2, #4
 800d124:	f340 8085 	ble.w	800d232 <_dtoa_r+0x80a>
 800d128:	9b04      	ldr	r3, [sp, #16]
 800d12a:	f1c0 001c 	rsb	r0, r0, #28
 800d12e:	4403      	add	r3, r0
 800d130:	9304      	str	r3, [sp, #16]
 800d132:	9b05      	ldr	r3, [sp, #20]
 800d134:	4480      	add	r8, r0
 800d136:	4403      	add	r3, r0
 800d138:	9305      	str	r3, [sp, #20]
 800d13a:	9b04      	ldr	r3, [sp, #16]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	dd05      	ble.n	800d14c <_dtoa_r+0x724>
 800d140:	4629      	mov	r1, r5
 800d142:	461a      	mov	r2, r3
 800d144:	4630      	mov	r0, r6
 800d146:	f000 fc37 	bl	800d9b8 <__lshift>
 800d14a:	4605      	mov	r5, r0
 800d14c:	9b05      	ldr	r3, [sp, #20]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	dd05      	ble.n	800d15e <_dtoa_r+0x736>
 800d152:	4621      	mov	r1, r4
 800d154:	461a      	mov	r2, r3
 800d156:	4630      	mov	r0, r6
 800d158:	f000 fc2e 	bl	800d9b8 <__lshift>
 800d15c:	4604      	mov	r4, r0
 800d15e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d160:	2b00      	cmp	r3, #0
 800d162:	d071      	beq.n	800d248 <_dtoa_r+0x820>
 800d164:	4621      	mov	r1, r4
 800d166:	4628      	mov	r0, r5
 800d168:	f000 fc92 	bl	800da90 <__mcmp>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	da6b      	bge.n	800d248 <_dtoa_r+0x820>
 800d170:	2300      	movs	r3, #0
 800d172:	4629      	mov	r1, r5
 800d174:	220a      	movs	r2, #10
 800d176:	4630      	mov	r0, r6
 800d178:	f000 fa70 	bl	800d65c <__multadd>
 800d17c:	9b07      	ldr	r3, [sp, #28]
 800d17e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d182:	4605      	mov	r5, r0
 800d184:	2b00      	cmp	r3, #0
 800d186:	f000 8197 	beq.w	800d4b8 <_dtoa_r+0xa90>
 800d18a:	4639      	mov	r1, r7
 800d18c:	2300      	movs	r3, #0
 800d18e:	220a      	movs	r2, #10
 800d190:	4630      	mov	r0, r6
 800d192:	f000 fa63 	bl	800d65c <__multadd>
 800d196:	f1ba 0f00 	cmp.w	sl, #0
 800d19a:	4607      	mov	r7, r0
 800d19c:	f300 8093 	bgt.w	800d2c6 <_dtoa_r+0x89e>
 800d1a0:	9b06      	ldr	r3, [sp, #24]
 800d1a2:	2b02      	cmp	r3, #2
 800d1a4:	dc57      	bgt.n	800d256 <_dtoa_r+0x82e>
 800d1a6:	e08e      	b.n	800d2c6 <_dtoa_r+0x89e>
 800d1a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1aa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d1ae:	e751      	b.n	800d054 <_dtoa_r+0x62c>
 800d1b0:	f109 34ff 	add.w	r4, r9, #4294967295
 800d1b4:	42a3      	cmp	r3, r4
 800d1b6:	bfbf      	itttt	lt
 800d1b8:	1ae2      	sublt	r2, r4, r3
 800d1ba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d1bc:	189b      	addlt	r3, r3, r2
 800d1be:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d1c0:	bfae      	itee	ge
 800d1c2:	1b1c      	subge	r4, r3, r4
 800d1c4:	4623      	movlt	r3, r4
 800d1c6:	2400      	movlt	r4, #0
 800d1c8:	f1b9 0f00 	cmp.w	r9, #0
 800d1cc:	bfb5      	itete	lt
 800d1ce:	9a04      	ldrlt	r2, [sp, #16]
 800d1d0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800d1d4:	eba2 0809 	sublt.w	r8, r2, r9
 800d1d8:	464a      	movge	r2, r9
 800d1da:	bfb8      	it	lt
 800d1dc:	2200      	movlt	r2, #0
 800d1de:	e73c      	b.n	800d05a <_dtoa_r+0x632>
 800d1e0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d1e4:	9f07      	ldr	r7, [sp, #28]
 800d1e6:	461c      	mov	r4, r3
 800d1e8:	e744      	b.n	800d074 <_dtoa_r+0x64c>
 800d1ea:	461a      	mov	r2, r3
 800d1ec:	e770      	b.n	800d0d0 <_dtoa_r+0x6a8>
 800d1ee:	9b06      	ldr	r3, [sp, #24]
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	dc18      	bgt.n	800d226 <_dtoa_r+0x7fe>
 800d1f4:	9b02      	ldr	r3, [sp, #8]
 800d1f6:	b9b3      	cbnz	r3, 800d226 <_dtoa_r+0x7fe>
 800d1f8:	9b03      	ldr	r3, [sp, #12]
 800d1fa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d1fe:	b9a2      	cbnz	r2, 800d22a <_dtoa_r+0x802>
 800d200:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d204:	0d12      	lsrs	r2, r2, #20
 800d206:	0512      	lsls	r2, r2, #20
 800d208:	b18a      	cbz	r2, 800d22e <_dtoa_r+0x806>
 800d20a:	9b04      	ldr	r3, [sp, #16]
 800d20c:	3301      	adds	r3, #1
 800d20e:	9304      	str	r3, [sp, #16]
 800d210:	9b05      	ldr	r3, [sp, #20]
 800d212:	3301      	adds	r3, #1
 800d214:	9305      	str	r3, [sp, #20]
 800d216:	2301      	movs	r3, #1
 800d218:	9309      	str	r3, [sp, #36]	; 0x24
 800d21a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	f47f af70 	bne.w	800d102 <_dtoa_r+0x6da>
 800d222:	2001      	movs	r0, #1
 800d224:	e775      	b.n	800d112 <_dtoa_r+0x6ea>
 800d226:	2300      	movs	r3, #0
 800d228:	e7f6      	b.n	800d218 <_dtoa_r+0x7f0>
 800d22a:	9b02      	ldr	r3, [sp, #8]
 800d22c:	e7f4      	b.n	800d218 <_dtoa_r+0x7f0>
 800d22e:	9209      	str	r2, [sp, #36]	; 0x24
 800d230:	e7f3      	b.n	800d21a <_dtoa_r+0x7f2>
 800d232:	d082      	beq.n	800d13a <_dtoa_r+0x712>
 800d234:	9b04      	ldr	r3, [sp, #16]
 800d236:	321c      	adds	r2, #28
 800d238:	4413      	add	r3, r2
 800d23a:	9304      	str	r3, [sp, #16]
 800d23c:	9b05      	ldr	r3, [sp, #20]
 800d23e:	4490      	add	r8, r2
 800d240:	4413      	add	r3, r2
 800d242:	e779      	b.n	800d138 <_dtoa_r+0x710>
 800d244:	4602      	mov	r2, r0
 800d246:	e7f5      	b.n	800d234 <_dtoa_r+0x80c>
 800d248:	f1b9 0f00 	cmp.w	r9, #0
 800d24c:	dc36      	bgt.n	800d2bc <_dtoa_r+0x894>
 800d24e:	9b06      	ldr	r3, [sp, #24]
 800d250:	2b02      	cmp	r3, #2
 800d252:	dd33      	ble.n	800d2bc <_dtoa_r+0x894>
 800d254:	46ca      	mov	sl, r9
 800d256:	f1ba 0f00 	cmp.w	sl, #0
 800d25a:	d10d      	bne.n	800d278 <_dtoa_r+0x850>
 800d25c:	4621      	mov	r1, r4
 800d25e:	4653      	mov	r3, sl
 800d260:	2205      	movs	r2, #5
 800d262:	4630      	mov	r0, r6
 800d264:	f000 f9fa 	bl	800d65c <__multadd>
 800d268:	4601      	mov	r1, r0
 800d26a:	4604      	mov	r4, r0
 800d26c:	4628      	mov	r0, r5
 800d26e:	f000 fc0f 	bl	800da90 <__mcmp>
 800d272:	2800      	cmp	r0, #0
 800d274:	f73f ade4 	bgt.w	800ce40 <_dtoa_r+0x418>
 800d278:	9b08      	ldr	r3, [sp, #32]
 800d27a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d27e:	ea6f 0b03 	mvn.w	fp, r3
 800d282:	f04f 0900 	mov.w	r9, #0
 800d286:	4621      	mov	r1, r4
 800d288:	4630      	mov	r0, r6
 800d28a:	f000 f9c5 	bl	800d618 <_Bfree>
 800d28e:	2f00      	cmp	r7, #0
 800d290:	f43f aea1 	beq.w	800cfd6 <_dtoa_r+0x5ae>
 800d294:	f1b9 0f00 	cmp.w	r9, #0
 800d298:	d005      	beq.n	800d2a6 <_dtoa_r+0x87e>
 800d29a:	45b9      	cmp	r9, r7
 800d29c:	d003      	beq.n	800d2a6 <_dtoa_r+0x87e>
 800d29e:	4649      	mov	r1, r9
 800d2a0:	4630      	mov	r0, r6
 800d2a2:	f000 f9b9 	bl	800d618 <_Bfree>
 800d2a6:	4639      	mov	r1, r7
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	f000 f9b5 	bl	800d618 <_Bfree>
 800d2ae:	e692      	b.n	800cfd6 <_dtoa_r+0x5ae>
 800d2b0:	2400      	movs	r4, #0
 800d2b2:	4627      	mov	r7, r4
 800d2b4:	e7e0      	b.n	800d278 <_dtoa_r+0x850>
 800d2b6:	4693      	mov	fp, r2
 800d2b8:	4627      	mov	r7, r4
 800d2ba:	e5c1      	b.n	800ce40 <_dtoa_r+0x418>
 800d2bc:	9b07      	ldr	r3, [sp, #28]
 800d2be:	46ca      	mov	sl, r9
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	f000 8100 	beq.w	800d4c6 <_dtoa_r+0xa9e>
 800d2c6:	f1b8 0f00 	cmp.w	r8, #0
 800d2ca:	dd05      	ble.n	800d2d8 <_dtoa_r+0x8b0>
 800d2cc:	4639      	mov	r1, r7
 800d2ce:	4642      	mov	r2, r8
 800d2d0:	4630      	mov	r0, r6
 800d2d2:	f000 fb71 	bl	800d9b8 <__lshift>
 800d2d6:	4607      	mov	r7, r0
 800d2d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d05d      	beq.n	800d39a <_dtoa_r+0x972>
 800d2de:	6879      	ldr	r1, [r7, #4]
 800d2e0:	4630      	mov	r0, r6
 800d2e2:	f000 f959 	bl	800d598 <_Balloc>
 800d2e6:	4680      	mov	r8, r0
 800d2e8:	b928      	cbnz	r0, 800d2f6 <_dtoa_r+0x8ce>
 800d2ea:	4b82      	ldr	r3, [pc, #520]	; (800d4f4 <_dtoa_r+0xacc>)
 800d2ec:	4602      	mov	r2, r0
 800d2ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d2f2:	f7ff bbb1 	b.w	800ca58 <_dtoa_r+0x30>
 800d2f6:	693a      	ldr	r2, [r7, #16]
 800d2f8:	3202      	adds	r2, #2
 800d2fa:	0092      	lsls	r2, r2, #2
 800d2fc:	f107 010c 	add.w	r1, r7, #12
 800d300:	300c      	adds	r0, #12
 800d302:	f000 fee5 	bl	800e0d0 <memcpy>
 800d306:	2201      	movs	r2, #1
 800d308:	4641      	mov	r1, r8
 800d30a:	4630      	mov	r0, r6
 800d30c:	f000 fb54 	bl	800d9b8 <__lshift>
 800d310:	9b01      	ldr	r3, [sp, #4]
 800d312:	3301      	adds	r3, #1
 800d314:	9304      	str	r3, [sp, #16]
 800d316:	9b01      	ldr	r3, [sp, #4]
 800d318:	4453      	add	r3, sl
 800d31a:	9308      	str	r3, [sp, #32]
 800d31c:	9b02      	ldr	r3, [sp, #8]
 800d31e:	f003 0301 	and.w	r3, r3, #1
 800d322:	46b9      	mov	r9, r7
 800d324:	9307      	str	r3, [sp, #28]
 800d326:	4607      	mov	r7, r0
 800d328:	9b04      	ldr	r3, [sp, #16]
 800d32a:	4621      	mov	r1, r4
 800d32c:	3b01      	subs	r3, #1
 800d32e:	4628      	mov	r0, r5
 800d330:	9302      	str	r3, [sp, #8]
 800d332:	f7ff faee 	bl	800c912 <quorem>
 800d336:	4603      	mov	r3, r0
 800d338:	3330      	adds	r3, #48	; 0x30
 800d33a:	9005      	str	r0, [sp, #20]
 800d33c:	4649      	mov	r1, r9
 800d33e:	4628      	mov	r0, r5
 800d340:	9309      	str	r3, [sp, #36]	; 0x24
 800d342:	f000 fba5 	bl	800da90 <__mcmp>
 800d346:	463a      	mov	r2, r7
 800d348:	4682      	mov	sl, r0
 800d34a:	4621      	mov	r1, r4
 800d34c:	4630      	mov	r0, r6
 800d34e:	f000 fbbb 	bl	800dac8 <__mdiff>
 800d352:	68c2      	ldr	r2, [r0, #12]
 800d354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d356:	4680      	mov	r8, r0
 800d358:	bb0a      	cbnz	r2, 800d39e <_dtoa_r+0x976>
 800d35a:	4601      	mov	r1, r0
 800d35c:	4628      	mov	r0, r5
 800d35e:	f000 fb97 	bl	800da90 <__mcmp>
 800d362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d364:	4602      	mov	r2, r0
 800d366:	4641      	mov	r1, r8
 800d368:	4630      	mov	r0, r6
 800d36a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800d36e:	f000 f953 	bl	800d618 <_Bfree>
 800d372:	9b06      	ldr	r3, [sp, #24]
 800d374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d376:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d37a:	ea43 0102 	orr.w	r1, r3, r2
 800d37e:	9b07      	ldr	r3, [sp, #28]
 800d380:	4319      	orrs	r1, r3
 800d382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d384:	d10d      	bne.n	800d3a2 <_dtoa_r+0x97a>
 800d386:	2b39      	cmp	r3, #57	; 0x39
 800d388:	d029      	beq.n	800d3de <_dtoa_r+0x9b6>
 800d38a:	f1ba 0f00 	cmp.w	sl, #0
 800d38e:	dd01      	ble.n	800d394 <_dtoa_r+0x96c>
 800d390:	9b05      	ldr	r3, [sp, #20]
 800d392:	3331      	adds	r3, #49	; 0x31
 800d394:	9a02      	ldr	r2, [sp, #8]
 800d396:	7013      	strb	r3, [r2, #0]
 800d398:	e775      	b.n	800d286 <_dtoa_r+0x85e>
 800d39a:	4638      	mov	r0, r7
 800d39c:	e7b8      	b.n	800d310 <_dtoa_r+0x8e8>
 800d39e:	2201      	movs	r2, #1
 800d3a0:	e7e1      	b.n	800d366 <_dtoa_r+0x93e>
 800d3a2:	f1ba 0f00 	cmp.w	sl, #0
 800d3a6:	db06      	blt.n	800d3b6 <_dtoa_r+0x98e>
 800d3a8:	9906      	ldr	r1, [sp, #24]
 800d3aa:	ea41 0a0a 	orr.w	sl, r1, sl
 800d3ae:	9907      	ldr	r1, [sp, #28]
 800d3b0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800d3b4:	d120      	bne.n	800d3f8 <_dtoa_r+0x9d0>
 800d3b6:	2a00      	cmp	r2, #0
 800d3b8:	ddec      	ble.n	800d394 <_dtoa_r+0x96c>
 800d3ba:	4629      	mov	r1, r5
 800d3bc:	2201      	movs	r2, #1
 800d3be:	4630      	mov	r0, r6
 800d3c0:	9304      	str	r3, [sp, #16]
 800d3c2:	f000 faf9 	bl	800d9b8 <__lshift>
 800d3c6:	4621      	mov	r1, r4
 800d3c8:	4605      	mov	r5, r0
 800d3ca:	f000 fb61 	bl	800da90 <__mcmp>
 800d3ce:	2800      	cmp	r0, #0
 800d3d0:	9b04      	ldr	r3, [sp, #16]
 800d3d2:	dc02      	bgt.n	800d3da <_dtoa_r+0x9b2>
 800d3d4:	d1de      	bne.n	800d394 <_dtoa_r+0x96c>
 800d3d6:	07da      	lsls	r2, r3, #31
 800d3d8:	d5dc      	bpl.n	800d394 <_dtoa_r+0x96c>
 800d3da:	2b39      	cmp	r3, #57	; 0x39
 800d3dc:	d1d8      	bne.n	800d390 <_dtoa_r+0x968>
 800d3de:	9a02      	ldr	r2, [sp, #8]
 800d3e0:	2339      	movs	r3, #57	; 0x39
 800d3e2:	7013      	strb	r3, [r2, #0]
 800d3e4:	4643      	mov	r3, r8
 800d3e6:	4698      	mov	r8, r3
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800d3ee:	2a39      	cmp	r2, #57	; 0x39
 800d3f0:	d051      	beq.n	800d496 <_dtoa_r+0xa6e>
 800d3f2:	3201      	adds	r2, #1
 800d3f4:	701a      	strb	r2, [r3, #0]
 800d3f6:	e746      	b.n	800d286 <_dtoa_r+0x85e>
 800d3f8:	2a00      	cmp	r2, #0
 800d3fa:	dd03      	ble.n	800d404 <_dtoa_r+0x9dc>
 800d3fc:	2b39      	cmp	r3, #57	; 0x39
 800d3fe:	d0ee      	beq.n	800d3de <_dtoa_r+0x9b6>
 800d400:	3301      	adds	r3, #1
 800d402:	e7c7      	b.n	800d394 <_dtoa_r+0x96c>
 800d404:	9a04      	ldr	r2, [sp, #16]
 800d406:	9908      	ldr	r1, [sp, #32]
 800d408:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d40c:	428a      	cmp	r2, r1
 800d40e:	d02b      	beq.n	800d468 <_dtoa_r+0xa40>
 800d410:	4629      	mov	r1, r5
 800d412:	2300      	movs	r3, #0
 800d414:	220a      	movs	r2, #10
 800d416:	4630      	mov	r0, r6
 800d418:	f000 f920 	bl	800d65c <__multadd>
 800d41c:	45b9      	cmp	r9, r7
 800d41e:	4605      	mov	r5, r0
 800d420:	f04f 0300 	mov.w	r3, #0
 800d424:	f04f 020a 	mov.w	r2, #10
 800d428:	4649      	mov	r1, r9
 800d42a:	4630      	mov	r0, r6
 800d42c:	d107      	bne.n	800d43e <_dtoa_r+0xa16>
 800d42e:	f000 f915 	bl	800d65c <__multadd>
 800d432:	4681      	mov	r9, r0
 800d434:	4607      	mov	r7, r0
 800d436:	9b04      	ldr	r3, [sp, #16]
 800d438:	3301      	adds	r3, #1
 800d43a:	9304      	str	r3, [sp, #16]
 800d43c:	e774      	b.n	800d328 <_dtoa_r+0x900>
 800d43e:	f000 f90d 	bl	800d65c <__multadd>
 800d442:	4639      	mov	r1, r7
 800d444:	4681      	mov	r9, r0
 800d446:	2300      	movs	r3, #0
 800d448:	220a      	movs	r2, #10
 800d44a:	4630      	mov	r0, r6
 800d44c:	f000 f906 	bl	800d65c <__multadd>
 800d450:	4607      	mov	r7, r0
 800d452:	e7f0      	b.n	800d436 <_dtoa_r+0xa0e>
 800d454:	f1ba 0f00 	cmp.w	sl, #0
 800d458:	9a01      	ldr	r2, [sp, #4]
 800d45a:	bfcc      	ite	gt
 800d45c:	46d0      	movgt	r8, sl
 800d45e:	f04f 0801 	movle.w	r8, #1
 800d462:	4490      	add	r8, r2
 800d464:	f04f 0900 	mov.w	r9, #0
 800d468:	4629      	mov	r1, r5
 800d46a:	2201      	movs	r2, #1
 800d46c:	4630      	mov	r0, r6
 800d46e:	9302      	str	r3, [sp, #8]
 800d470:	f000 faa2 	bl	800d9b8 <__lshift>
 800d474:	4621      	mov	r1, r4
 800d476:	4605      	mov	r5, r0
 800d478:	f000 fb0a 	bl	800da90 <__mcmp>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	dcb1      	bgt.n	800d3e4 <_dtoa_r+0x9bc>
 800d480:	d102      	bne.n	800d488 <_dtoa_r+0xa60>
 800d482:	9b02      	ldr	r3, [sp, #8]
 800d484:	07db      	lsls	r3, r3, #31
 800d486:	d4ad      	bmi.n	800d3e4 <_dtoa_r+0x9bc>
 800d488:	4643      	mov	r3, r8
 800d48a:	4698      	mov	r8, r3
 800d48c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d490:	2a30      	cmp	r2, #48	; 0x30
 800d492:	d0fa      	beq.n	800d48a <_dtoa_r+0xa62>
 800d494:	e6f7      	b.n	800d286 <_dtoa_r+0x85e>
 800d496:	9a01      	ldr	r2, [sp, #4]
 800d498:	429a      	cmp	r2, r3
 800d49a:	d1a4      	bne.n	800d3e6 <_dtoa_r+0x9be>
 800d49c:	f10b 0b01 	add.w	fp, fp, #1
 800d4a0:	2331      	movs	r3, #49	; 0x31
 800d4a2:	e778      	b.n	800d396 <_dtoa_r+0x96e>
 800d4a4:	4b14      	ldr	r3, [pc, #80]	; (800d4f8 <_dtoa_r+0xad0>)
 800d4a6:	f7ff bb2a 	b.w	800cafe <_dtoa_r+0xd6>
 800d4aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	f47f ab05 	bne.w	800cabc <_dtoa_r+0x94>
 800d4b2:	4b12      	ldr	r3, [pc, #72]	; (800d4fc <_dtoa_r+0xad4>)
 800d4b4:	f7ff bb23 	b.w	800cafe <_dtoa_r+0xd6>
 800d4b8:	f1ba 0f00 	cmp.w	sl, #0
 800d4bc:	dc03      	bgt.n	800d4c6 <_dtoa_r+0xa9e>
 800d4be:	9b06      	ldr	r3, [sp, #24]
 800d4c0:	2b02      	cmp	r3, #2
 800d4c2:	f73f aec8 	bgt.w	800d256 <_dtoa_r+0x82e>
 800d4c6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d4ca:	4621      	mov	r1, r4
 800d4cc:	4628      	mov	r0, r5
 800d4ce:	f7ff fa20 	bl	800c912 <quorem>
 800d4d2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d4d6:	f808 3b01 	strb.w	r3, [r8], #1
 800d4da:	9a01      	ldr	r2, [sp, #4]
 800d4dc:	eba8 0202 	sub.w	r2, r8, r2
 800d4e0:	4592      	cmp	sl, r2
 800d4e2:	ddb7      	ble.n	800d454 <_dtoa_r+0xa2c>
 800d4e4:	4629      	mov	r1, r5
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	220a      	movs	r2, #10
 800d4ea:	4630      	mov	r0, r6
 800d4ec:	f000 f8b6 	bl	800d65c <__multadd>
 800d4f0:	4605      	mov	r5, r0
 800d4f2:	e7ea      	b.n	800d4ca <_dtoa_r+0xaa2>
 800d4f4:	0800e8d4 	.word	0x0800e8d4
 800d4f8:	0800e834 	.word	0x0800e834
 800d4fc:	0800e858 	.word	0x0800e858

0800d500 <_free_r>:
 800d500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d502:	2900      	cmp	r1, #0
 800d504:	d044      	beq.n	800d590 <_free_r+0x90>
 800d506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d50a:	9001      	str	r0, [sp, #4]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	f1a1 0404 	sub.w	r4, r1, #4
 800d512:	bfb8      	it	lt
 800d514:	18e4      	addlt	r4, r4, r3
 800d516:	f7fe fbeb 	bl	800bcf0 <__malloc_lock>
 800d51a:	4a1e      	ldr	r2, [pc, #120]	; (800d594 <_free_r+0x94>)
 800d51c:	9801      	ldr	r0, [sp, #4]
 800d51e:	6813      	ldr	r3, [r2, #0]
 800d520:	b933      	cbnz	r3, 800d530 <_free_r+0x30>
 800d522:	6063      	str	r3, [r4, #4]
 800d524:	6014      	str	r4, [r2, #0]
 800d526:	b003      	add	sp, #12
 800d528:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d52c:	f7fe bbe6 	b.w	800bcfc <__malloc_unlock>
 800d530:	42a3      	cmp	r3, r4
 800d532:	d908      	bls.n	800d546 <_free_r+0x46>
 800d534:	6825      	ldr	r5, [r4, #0]
 800d536:	1961      	adds	r1, r4, r5
 800d538:	428b      	cmp	r3, r1
 800d53a:	bf01      	itttt	eq
 800d53c:	6819      	ldreq	r1, [r3, #0]
 800d53e:	685b      	ldreq	r3, [r3, #4]
 800d540:	1949      	addeq	r1, r1, r5
 800d542:	6021      	streq	r1, [r4, #0]
 800d544:	e7ed      	b.n	800d522 <_free_r+0x22>
 800d546:	461a      	mov	r2, r3
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	b10b      	cbz	r3, 800d550 <_free_r+0x50>
 800d54c:	42a3      	cmp	r3, r4
 800d54e:	d9fa      	bls.n	800d546 <_free_r+0x46>
 800d550:	6811      	ldr	r1, [r2, #0]
 800d552:	1855      	adds	r5, r2, r1
 800d554:	42a5      	cmp	r5, r4
 800d556:	d10b      	bne.n	800d570 <_free_r+0x70>
 800d558:	6824      	ldr	r4, [r4, #0]
 800d55a:	4421      	add	r1, r4
 800d55c:	1854      	adds	r4, r2, r1
 800d55e:	42a3      	cmp	r3, r4
 800d560:	6011      	str	r1, [r2, #0]
 800d562:	d1e0      	bne.n	800d526 <_free_r+0x26>
 800d564:	681c      	ldr	r4, [r3, #0]
 800d566:	685b      	ldr	r3, [r3, #4]
 800d568:	6053      	str	r3, [r2, #4]
 800d56a:	440c      	add	r4, r1
 800d56c:	6014      	str	r4, [r2, #0]
 800d56e:	e7da      	b.n	800d526 <_free_r+0x26>
 800d570:	d902      	bls.n	800d578 <_free_r+0x78>
 800d572:	230c      	movs	r3, #12
 800d574:	6003      	str	r3, [r0, #0]
 800d576:	e7d6      	b.n	800d526 <_free_r+0x26>
 800d578:	6825      	ldr	r5, [r4, #0]
 800d57a:	1961      	adds	r1, r4, r5
 800d57c:	428b      	cmp	r3, r1
 800d57e:	bf04      	itt	eq
 800d580:	6819      	ldreq	r1, [r3, #0]
 800d582:	685b      	ldreq	r3, [r3, #4]
 800d584:	6063      	str	r3, [r4, #4]
 800d586:	bf04      	itt	eq
 800d588:	1949      	addeq	r1, r1, r5
 800d58a:	6021      	streq	r1, [r4, #0]
 800d58c:	6054      	str	r4, [r2, #4]
 800d58e:	e7ca      	b.n	800d526 <_free_r+0x26>
 800d590:	b003      	add	sp, #12
 800d592:	bd30      	pop	{r4, r5, pc}
 800d594:	24002124 	.word	0x24002124

0800d598 <_Balloc>:
 800d598:	b570      	push	{r4, r5, r6, lr}
 800d59a:	69c6      	ldr	r6, [r0, #28]
 800d59c:	4604      	mov	r4, r0
 800d59e:	460d      	mov	r5, r1
 800d5a0:	b976      	cbnz	r6, 800d5c0 <_Balloc+0x28>
 800d5a2:	2010      	movs	r0, #16
 800d5a4:	f7fe faf4 	bl	800bb90 <malloc>
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	61e0      	str	r0, [r4, #28]
 800d5ac:	b920      	cbnz	r0, 800d5b8 <_Balloc+0x20>
 800d5ae:	4b18      	ldr	r3, [pc, #96]	; (800d610 <_Balloc+0x78>)
 800d5b0:	4818      	ldr	r0, [pc, #96]	; (800d614 <_Balloc+0x7c>)
 800d5b2:	216b      	movs	r1, #107	; 0x6b
 800d5b4:	f000 fd9a 	bl	800e0ec <__assert_func>
 800d5b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d5bc:	6006      	str	r6, [r0, #0]
 800d5be:	60c6      	str	r6, [r0, #12]
 800d5c0:	69e6      	ldr	r6, [r4, #28]
 800d5c2:	68f3      	ldr	r3, [r6, #12]
 800d5c4:	b183      	cbz	r3, 800d5e8 <_Balloc+0x50>
 800d5c6:	69e3      	ldr	r3, [r4, #28]
 800d5c8:	68db      	ldr	r3, [r3, #12]
 800d5ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5ce:	b9b8      	cbnz	r0, 800d600 <_Balloc+0x68>
 800d5d0:	2101      	movs	r1, #1
 800d5d2:	fa01 f605 	lsl.w	r6, r1, r5
 800d5d6:	1d72      	adds	r2, r6, #5
 800d5d8:	0092      	lsls	r2, r2, #2
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f000 fda4 	bl	800e128 <_calloc_r>
 800d5e0:	b160      	cbz	r0, 800d5fc <_Balloc+0x64>
 800d5e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5e6:	e00e      	b.n	800d606 <_Balloc+0x6e>
 800d5e8:	2221      	movs	r2, #33	; 0x21
 800d5ea:	2104      	movs	r1, #4
 800d5ec:	4620      	mov	r0, r4
 800d5ee:	f000 fd9b 	bl	800e128 <_calloc_r>
 800d5f2:	69e3      	ldr	r3, [r4, #28]
 800d5f4:	60f0      	str	r0, [r6, #12]
 800d5f6:	68db      	ldr	r3, [r3, #12]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d1e4      	bne.n	800d5c6 <_Balloc+0x2e>
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	bd70      	pop	{r4, r5, r6, pc}
 800d600:	6802      	ldr	r2, [r0, #0]
 800d602:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d606:	2300      	movs	r3, #0
 800d608:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d60c:	e7f7      	b.n	800d5fe <_Balloc+0x66>
 800d60e:	bf00      	nop
 800d610:	0800e865 	.word	0x0800e865
 800d614:	0800e8e5 	.word	0x0800e8e5

0800d618 <_Bfree>:
 800d618:	b570      	push	{r4, r5, r6, lr}
 800d61a:	69c6      	ldr	r6, [r0, #28]
 800d61c:	4605      	mov	r5, r0
 800d61e:	460c      	mov	r4, r1
 800d620:	b976      	cbnz	r6, 800d640 <_Bfree+0x28>
 800d622:	2010      	movs	r0, #16
 800d624:	f7fe fab4 	bl	800bb90 <malloc>
 800d628:	4602      	mov	r2, r0
 800d62a:	61e8      	str	r0, [r5, #28]
 800d62c:	b920      	cbnz	r0, 800d638 <_Bfree+0x20>
 800d62e:	4b09      	ldr	r3, [pc, #36]	; (800d654 <_Bfree+0x3c>)
 800d630:	4809      	ldr	r0, [pc, #36]	; (800d658 <_Bfree+0x40>)
 800d632:	218f      	movs	r1, #143	; 0x8f
 800d634:	f000 fd5a 	bl	800e0ec <__assert_func>
 800d638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d63c:	6006      	str	r6, [r0, #0]
 800d63e:	60c6      	str	r6, [r0, #12]
 800d640:	b13c      	cbz	r4, 800d652 <_Bfree+0x3a>
 800d642:	69eb      	ldr	r3, [r5, #28]
 800d644:	6862      	ldr	r2, [r4, #4]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d64c:	6021      	str	r1, [r4, #0]
 800d64e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d652:	bd70      	pop	{r4, r5, r6, pc}
 800d654:	0800e865 	.word	0x0800e865
 800d658:	0800e8e5 	.word	0x0800e8e5

0800d65c <__multadd>:
 800d65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d660:	690d      	ldr	r5, [r1, #16]
 800d662:	4607      	mov	r7, r0
 800d664:	460c      	mov	r4, r1
 800d666:	461e      	mov	r6, r3
 800d668:	f101 0c14 	add.w	ip, r1, #20
 800d66c:	2000      	movs	r0, #0
 800d66e:	f8dc 3000 	ldr.w	r3, [ip]
 800d672:	b299      	uxth	r1, r3
 800d674:	fb02 6101 	mla	r1, r2, r1, r6
 800d678:	0c1e      	lsrs	r6, r3, #16
 800d67a:	0c0b      	lsrs	r3, r1, #16
 800d67c:	fb02 3306 	mla	r3, r2, r6, r3
 800d680:	b289      	uxth	r1, r1
 800d682:	3001      	adds	r0, #1
 800d684:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d688:	4285      	cmp	r5, r0
 800d68a:	f84c 1b04 	str.w	r1, [ip], #4
 800d68e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d692:	dcec      	bgt.n	800d66e <__multadd+0x12>
 800d694:	b30e      	cbz	r6, 800d6da <__multadd+0x7e>
 800d696:	68a3      	ldr	r3, [r4, #8]
 800d698:	42ab      	cmp	r3, r5
 800d69a:	dc19      	bgt.n	800d6d0 <__multadd+0x74>
 800d69c:	6861      	ldr	r1, [r4, #4]
 800d69e:	4638      	mov	r0, r7
 800d6a0:	3101      	adds	r1, #1
 800d6a2:	f7ff ff79 	bl	800d598 <_Balloc>
 800d6a6:	4680      	mov	r8, r0
 800d6a8:	b928      	cbnz	r0, 800d6b6 <__multadd+0x5a>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	4b0c      	ldr	r3, [pc, #48]	; (800d6e0 <__multadd+0x84>)
 800d6ae:	480d      	ldr	r0, [pc, #52]	; (800d6e4 <__multadd+0x88>)
 800d6b0:	21ba      	movs	r1, #186	; 0xba
 800d6b2:	f000 fd1b 	bl	800e0ec <__assert_func>
 800d6b6:	6922      	ldr	r2, [r4, #16]
 800d6b8:	3202      	adds	r2, #2
 800d6ba:	f104 010c 	add.w	r1, r4, #12
 800d6be:	0092      	lsls	r2, r2, #2
 800d6c0:	300c      	adds	r0, #12
 800d6c2:	f000 fd05 	bl	800e0d0 <memcpy>
 800d6c6:	4621      	mov	r1, r4
 800d6c8:	4638      	mov	r0, r7
 800d6ca:	f7ff ffa5 	bl	800d618 <_Bfree>
 800d6ce:	4644      	mov	r4, r8
 800d6d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6d4:	3501      	adds	r5, #1
 800d6d6:	615e      	str	r6, [r3, #20]
 800d6d8:	6125      	str	r5, [r4, #16]
 800d6da:	4620      	mov	r0, r4
 800d6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e0:	0800e8d4 	.word	0x0800e8d4
 800d6e4:	0800e8e5 	.word	0x0800e8e5

0800d6e8 <__hi0bits>:
 800d6e8:	0c03      	lsrs	r3, r0, #16
 800d6ea:	041b      	lsls	r3, r3, #16
 800d6ec:	b9d3      	cbnz	r3, 800d724 <__hi0bits+0x3c>
 800d6ee:	0400      	lsls	r0, r0, #16
 800d6f0:	2310      	movs	r3, #16
 800d6f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d6f6:	bf04      	itt	eq
 800d6f8:	0200      	lsleq	r0, r0, #8
 800d6fa:	3308      	addeq	r3, #8
 800d6fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d700:	bf04      	itt	eq
 800d702:	0100      	lsleq	r0, r0, #4
 800d704:	3304      	addeq	r3, #4
 800d706:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d70a:	bf04      	itt	eq
 800d70c:	0080      	lsleq	r0, r0, #2
 800d70e:	3302      	addeq	r3, #2
 800d710:	2800      	cmp	r0, #0
 800d712:	db05      	blt.n	800d720 <__hi0bits+0x38>
 800d714:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d718:	f103 0301 	add.w	r3, r3, #1
 800d71c:	bf08      	it	eq
 800d71e:	2320      	moveq	r3, #32
 800d720:	4618      	mov	r0, r3
 800d722:	4770      	bx	lr
 800d724:	2300      	movs	r3, #0
 800d726:	e7e4      	b.n	800d6f2 <__hi0bits+0xa>

0800d728 <__lo0bits>:
 800d728:	6803      	ldr	r3, [r0, #0]
 800d72a:	f013 0207 	ands.w	r2, r3, #7
 800d72e:	d00c      	beq.n	800d74a <__lo0bits+0x22>
 800d730:	07d9      	lsls	r1, r3, #31
 800d732:	d422      	bmi.n	800d77a <__lo0bits+0x52>
 800d734:	079a      	lsls	r2, r3, #30
 800d736:	bf49      	itett	mi
 800d738:	085b      	lsrmi	r3, r3, #1
 800d73a:	089b      	lsrpl	r3, r3, #2
 800d73c:	6003      	strmi	r3, [r0, #0]
 800d73e:	2201      	movmi	r2, #1
 800d740:	bf5c      	itt	pl
 800d742:	6003      	strpl	r3, [r0, #0]
 800d744:	2202      	movpl	r2, #2
 800d746:	4610      	mov	r0, r2
 800d748:	4770      	bx	lr
 800d74a:	b299      	uxth	r1, r3
 800d74c:	b909      	cbnz	r1, 800d752 <__lo0bits+0x2a>
 800d74e:	0c1b      	lsrs	r3, r3, #16
 800d750:	2210      	movs	r2, #16
 800d752:	b2d9      	uxtb	r1, r3
 800d754:	b909      	cbnz	r1, 800d75a <__lo0bits+0x32>
 800d756:	3208      	adds	r2, #8
 800d758:	0a1b      	lsrs	r3, r3, #8
 800d75a:	0719      	lsls	r1, r3, #28
 800d75c:	bf04      	itt	eq
 800d75e:	091b      	lsreq	r3, r3, #4
 800d760:	3204      	addeq	r2, #4
 800d762:	0799      	lsls	r1, r3, #30
 800d764:	bf04      	itt	eq
 800d766:	089b      	lsreq	r3, r3, #2
 800d768:	3202      	addeq	r2, #2
 800d76a:	07d9      	lsls	r1, r3, #31
 800d76c:	d403      	bmi.n	800d776 <__lo0bits+0x4e>
 800d76e:	085b      	lsrs	r3, r3, #1
 800d770:	f102 0201 	add.w	r2, r2, #1
 800d774:	d003      	beq.n	800d77e <__lo0bits+0x56>
 800d776:	6003      	str	r3, [r0, #0]
 800d778:	e7e5      	b.n	800d746 <__lo0bits+0x1e>
 800d77a:	2200      	movs	r2, #0
 800d77c:	e7e3      	b.n	800d746 <__lo0bits+0x1e>
 800d77e:	2220      	movs	r2, #32
 800d780:	e7e1      	b.n	800d746 <__lo0bits+0x1e>
	...

0800d784 <__i2b>:
 800d784:	b510      	push	{r4, lr}
 800d786:	460c      	mov	r4, r1
 800d788:	2101      	movs	r1, #1
 800d78a:	f7ff ff05 	bl	800d598 <_Balloc>
 800d78e:	4602      	mov	r2, r0
 800d790:	b928      	cbnz	r0, 800d79e <__i2b+0x1a>
 800d792:	4b05      	ldr	r3, [pc, #20]	; (800d7a8 <__i2b+0x24>)
 800d794:	4805      	ldr	r0, [pc, #20]	; (800d7ac <__i2b+0x28>)
 800d796:	f240 1145 	movw	r1, #325	; 0x145
 800d79a:	f000 fca7 	bl	800e0ec <__assert_func>
 800d79e:	2301      	movs	r3, #1
 800d7a0:	6144      	str	r4, [r0, #20]
 800d7a2:	6103      	str	r3, [r0, #16]
 800d7a4:	bd10      	pop	{r4, pc}
 800d7a6:	bf00      	nop
 800d7a8:	0800e8d4 	.word	0x0800e8d4
 800d7ac:	0800e8e5 	.word	0x0800e8e5

0800d7b0 <__multiply>:
 800d7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b4:	4691      	mov	r9, r2
 800d7b6:	690a      	ldr	r2, [r1, #16]
 800d7b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	bfb8      	it	lt
 800d7c0:	460b      	movlt	r3, r1
 800d7c2:	460c      	mov	r4, r1
 800d7c4:	bfbc      	itt	lt
 800d7c6:	464c      	movlt	r4, r9
 800d7c8:	4699      	movlt	r9, r3
 800d7ca:	6927      	ldr	r7, [r4, #16]
 800d7cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d7d0:	68a3      	ldr	r3, [r4, #8]
 800d7d2:	6861      	ldr	r1, [r4, #4]
 800d7d4:	eb07 060a 	add.w	r6, r7, sl
 800d7d8:	42b3      	cmp	r3, r6
 800d7da:	b085      	sub	sp, #20
 800d7dc:	bfb8      	it	lt
 800d7de:	3101      	addlt	r1, #1
 800d7e0:	f7ff feda 	bl	800d598 <_Balloc>
 800d7e4:	b930      	cbnz	r0, 800d7f4 <__multiply+0x44>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	4b44      	ldr	r3, [pc, #272]	; (800d8fc <__multiply+0x14c>)
 800d7ea:	4845      	ldr	r0, [pc, #276]	; (800d900 <__multiply+0x150>)
 800d7ec:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d7f0:	f000 fc7c 	bl	800e0ec <__assert_func>
 800d7f4:	f100 0514 	add.w	r5, r0, #20
 800d7f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d7fc:	462b      	mov	r3, r5
 800d7fe:	2200      	movs	r2, #0
 800d800:	4543      	cmp	r3, r8
 800d802:	d321      	bcc.n	800d848 <__multiply+0x98>
 800d804:	f104 0314 	add.w	r3, r4, #20
 800d808:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d80c:	f109 0314 	add.w	r3, r9, #20
 800d810:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d814:	9202      	str	r2, [sp, #8]
 800d816:	1b3a      	subs	r2, r7, r4
 800d818:	3a15      	subs	r2, #21
 800d81a:	f022 0203 	bic.w	r2, r2, #3
 800d81e:	3204      	adds	r2, #4
 800d820:	f104 0115 	add.w	r1, r4, #21
 800d824:	428f      	cmp	r7, r1
 800d826:	bf38      	it	cc
 800d828:	2204      	movcc	r2, #4
 800d82a:	9201      	str	r2, [sp, #4]
 800d82c:	9a02      	ldr	r2, [sp, #8]
 800d82e:	9303      	str	r3, [sp, #12]
 800d830:	429a      	cmp	r2, r3
 800d832:	d80c      	bhi.n	800d84e <__multiply+0x9e>
 800d834:	2e00      	cmp	r6, #0
 800d836:	dd03      	ble.n	800d840 <__multiply+0x90>
 800d838:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d05b      	beq.n	800d8f8 <__multiply+0x148>
 800d840:	6106      	str	r6, [r0, #16]
 800d842:	b005      	add	sp, #20
 800d844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d848:	f843 2b04 	str.w	r2, [r3], #4
 800d84c:	e7d8      	b.n	800d800 <__multiply+0x50>
 800d84e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d852:	f1ba 0f00 	cmp.w	sl, #0
 800d856:	d024      	beq.n	800d8a2 <__multiply+0xf2>
 800d858:	f104 0e14 	add.w	lr, r4, #20
 800d85c:	46a9      	mov	r9, r5
 800d85e:	f04f 0c00 	mov.w	ip, #0
 800d862:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d866:	f8d9 1000 	ldr.w	r1, [r9]
 800d86a:	fa1f fb82 	uxth.w	fp, r2
 800d86e:	b289      	uxth	r1, r1
 800d870:	fb0a 110b 	mla	r1, sl, fp, r1
 800d874:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d878:	f8d9 2000 	ldr.w	r2, [r9]
 800d87c:	4461      	add	r1, ip
 800d87e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d882:	fb0a c20b 	mla	r2, sl, fp, ip
 800d886:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d88a:	b289      	uxth	r1, r1
 800d88c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d890:	4577      	cmp	r7, lr
 800d892:	f849 1b04 	str.w	r1, [r9], #4
 800d896:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d89a:	d8e2      	bhi.n	800d862 <__multiply+0xb2>
 800d89c:	9a01      	ldr	r2, [sp, #4]
 800d89e:	f845 c002 	str.w	ip, [r5, r2]
 800d8a2:	9a03      	ldr	r2, [sp, #12]
 800d8a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	f1b9 0f00 	cmp.w	r9, #0
 800d8ae:	d021      	beq.n	800d8f4 <__multiply+0x144>
 800d8b0:	6829      	ldr	r1, [r5, #0]
 800d8b2:	f104 0c14 	add.w	ip, r4, #20
 800d8b6:	46ae      	mov	lr, r5
 800d8b8:	f04f 0a00 	mov.w	sl, #0
 800d8bc:	f8bc b000 	ldrh.w	fp, [ip]
 800d8c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d8c4:	fb09 220b 	mla	r2, r9, fp, r2
 800d8c8:	4452      	add	r2, sl
 800d8ca:	b289      	uxth	r1, r1
 800d8cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d8d0:	f84e 1b04 	str.w	r1, [lr], #4
 800d8d4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d8d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d8dc:	f8be 1000 	ldrh.w	r1, [lr]
 800d8e0:	fb09 110a 	mla	r1, r9, sl, r1
 800d8e4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d8e8:	4567      	cmp	r7, ip
 800d8ea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d8ee:	d8e5      	bhi.n	800d8bc <__multiply+0x10c>
 800d8f0:	9a01      	ldr	r2, [sp, #4]
 800d8f2:	50a9      	str	r1, [r5, r2]
 800d8f4:	3504      	adds	r5, #4
 800d8f6:	e799      	b.n	800d82c <__multiply+0x7c>
 800d8f8:	3e01      	subs	r6, #1
 800d8fa:	e79b      	b.n	800d834 <__multiply+0x84>
 800d8fc:	0800e8d4 	.word	0x0800e8d4
 800d900:	0800e8e5 	.word	0x0800e8e5

0800d904 <__pow5mult>:
 800d904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d908:	4615      	mov	r5, r2
 800d90a:	f012 0203 	ands.w	r2, r2, #3
 800d90e:	4606      	mov	r6, r0
 800d910:	460f      	mov	r7, r1
 800d912:	d007      	beq.n	800d924 <__pow5mult+0x20>
 800d914:	4c25      	ldr	r4, [pc, #148]	; (800d9ac <__pow5mult+0xa8>)
 800d916:	3a01      	subs	r2, #1
 800d918:	2300      	movs	r3, #0
 800d91a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d91e:	f7ff fe9d 	bl	800d65c <__multadd>
 800d922:	4607      	mov	r7, r0
 800d924:	10ad      	asrs	r5, r5, #2
 800d926:	d03d      	beq.n	800d9a4 <__pow5mult+0xa0>
 800d928:	69f4      	ldr	r4, [r6, #28]
 800d92a:	b97c      	cbnz	r4, 800d94c <__pow5mult+0x48>
 800d92c:	2010      	movs	r0, #16
 800d92e:	f7fe f92f 	bl	800bb90 <malloc>
 800d932:	4602      	mov	r2, r0
 800d934:	61f0      	str	r0, [r6, #28]
 800d936:	b928      	cbnz	r0, 800d944 <__pow5mult+0x40>
 800d938:	4b1d      	ldr	r3, [pc, #116]	; (800d9b0 <__pow5mult+0xac>)
 800d93a:	481e      	ldr	r0, [pc, #120]	; (800d9b4 <__pow5mult+0xb0>)
 800d93c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d940:	f000 fbd4 	bl	800e0ec <__assert_func>
 800d944:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d948:	6004      	str	r4, [r0, #0]
 800d94a:	60c4      	str	r4, [r0, #12]
 800d94c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d950:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d954:	b94c      	cbnz	r4, 800d96a <__pow5mult+0x66>
 800d956:	f240 2171 	movw	r1, #625	; 0x271
 800d95a:	4630      	mov	r0, r6
 800d95c:	f7ff ff12 	bl	800d784 <__i2b>
 800d960:	2300      	movs	r3, #0
 800d962:	f8c8 0008 	str.w	r0, [r8, #8]
 800d966:	4604      	mov	r4, r0
 800d968:	6003      	str	r3, [r0, #0]
 800d96a:	f04f 0900 	mov.w	r9, #0
 800d96e:	07eb      	lsls	r3, r5, #31
 800d970:	d50a      	bpl.n	800d988 <__pow5mult+0x84>
 800d972:	4639      	mov	r1, r7
 800d974:	4622      	mov	r2, r4
 800d976:	4630      	mov	r0, r6
 800d978:	f7ff ff1a 	bl	800d7b0 <__multiply>
 800d97c:	4639      	mov	r1, r7
 800d97e:	4680      	mov	r8, r0
 800d980:	4630      	mov	r0, r6
 800d982:	f7ff fe49 	bl	800d618 <_Bfree>
 800d986:	4647      	mov	r7, r8
 800d988:	106d      	asrs	r5, r5, #1
 800d98a:	d00b      	beq.n	800d9a4 <__pow5mult+0xa0>
 800d98c:	6820      	ldr	r0, [r4, #0]
 800d98e:	b938      	cbnz	r0, 800d9a0 <__pow5mult+0x9c>
 800d990:	4622      	mov	r2, r4
 800d992:	4621      	mov	r1, r4
 800d994:	4630      	mov	r0, r6
 800d996:	f7ff ff0b 	bl	800d7b0 <__multiply>
 800d99a:	6020      	str	r0, [r4, #0]
 800d99c:	f8c0 9000 	str.w	r9, [r0]
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	e7e4      	b.n	800d96e <__pow5mult+0x6a>
 800d9a4:	4638      	mov	r0, r7
 800d9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9aa:	bf00      	nop
 800d9ac:	0800ea30 	.word	0x0800ea30
 800d9b0:	0800e865 	.word	0x0800e865
 800d9b4:	0800e8e5 	.word	0x0800e8e5

0800d9b8 <__lshift>:
 800d9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9bc:	460c      	mov	r4, r1
 800d9be:	6849      	ldr	r1, [r1, #4]
 800d9c0:	6923      	ldr	r3, [r4, #16]
 800d9c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d9c6:	68a3      	ldr	r3, [r4, #8]
 800d9c8:	4607      	mov	r7, r0
 800d9ca:	4691      	mov	r9, r2
 800d9cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d9d0:	f108 0601 	add.w	r6, r8, #1
 800d9d4:	42b3      	cmp	r3, r6
 800d9d6:	db0b      	blt.n	800d9f0 <__lshift+0x38>
 800d9d8:	4638      	mov	r0, r7
 800d9da:	f7ff fddd 	bl	800d598 <_Balloc>
 800d9de:	4605      	mov	r5, r0
 800d9e0:	b948      	cbnz	r0, 800d9f6 <__lshift+0x3e>
 800d9e2:	4602      	mov	r2, r0
 800d9e4:	4b28      	ldr	r3, [pc, #160]	; (800da88 <__lshift+0xd0>)
 800d9e6:	4829      	ldr	r0, [pc, #164]	; (800da8c <__lshift+0xd4>)
 800d9e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d9ec:	f000 fb7e 	bl	800e0ec <__assert_func>
 800d9f0:	3101      	adds	r1, #1
 800d9f2:	005b      	lsls	r3, r3, #1
 800d9f4:	e7ee      	b.n	800d9d4 <__lshift+0x1c>
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	f100 0114 	add.w	r1, r0, #20
 800d9fc:	f100 0210 	add.w	r2, r0, #16
 800da00:	4618      	mov	r0, r3
 800da02:	4553      	cmp	r3, sl
 800da04:	db33      	blt.n	800da6e <__lshift+0xb6>
 800da06:	6920      	ldr	r0, [r4, #16]
 800da08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da0c:	f104 0314 	add.w	r3, r4, #20
 800da10:	f019 091f 	ands.w	r9, r9, #31
 800da14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da1c:	d02b      	beq.n	800da76 <__lshift+0xbe>
 800da1e:	f1c9 0e20 	rsb	lr, r9, #32
 800da22:	468a      	mov	sl, r1
 800da24:	2200      	movs	r2, #0
 800da26:	6818      	ldr	r0, [r3, #0]
 800da28:	fa00 f009 	lsl.w	r0, r0, r9
 800da2c:	4310      	orrs	r0, r2
 800da2e:	f84a 0b04 	str.w	r0, [sl], #4
 800da32:	f853 2b04 	ldr.w	r2, [r3], #4
 800da36:	459c      	cmp	ip, r3
 800da38:	fa22 f20e 	lsr.w	r2, r2, lr
 800da3c:	d8f3      	bhi.n	800da26 <__lshift+0x6e>
 800da3e:	ebac 0304 	sub.w	r3, ip, r4
 800da42:	3b15      	subs	r3, #21
 800da44:	f023 0303 	bic.w	r3, r3, #3
 800da48:	3304      	adds	r3, #4
 800da4a:	f104 0015 	add.w	r0, r4, #21
 800da4e:	4584      	cmp	ip, r0
 800da50:	bf38      	it	cc
 800da52:	2304      	movcc	r3, #4
 800da54:	50ca      	str	r2, [r1, r3]
 800da56:	b10a      	cbz	r2, 800da5c <__lshift+0xa4>
 800da58:	f108 0602 	add.w	r6, r8, #2
 800da5c:	3e01      	subs	r6, #1
 800da5e:	4638      	mov	r0, r7
 800da60:	612e      	str	r6, [r5, #16]
 800da62:	4621      	mov	r1, r4
 800da64:	f7ff fdd8 	bl	800d618 <_Bfree>
 800da68:	4628      	mov	r0, r5
 800da6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800da72:	3301      	adds	r3, #1
 800da74:	e7c5      	b.n	800da02 <__lshift+0x4a>
 800da76:	3904      	subs	r1, #4
 800da78:	f853 2b04 	ldr.w	r2, [r3], #4
 800da7c:	f841 2f04 	str.w	r2, [r1, #4]!
 800da80:	459c      	cmp	ip, r3
 800da82:	d8f9      	bhi.n	800da78 <__lshift+0xc0>
 800da84:	e7ea      	b.n	800da5c <__lshift+0xa4>
 800da86:	bf00      	nop
 800da88:	0800e8d4 	.word	0x0800e8d4
 800da8c:	0800e8e5 	.word	0x0800e8e5

0800da90 <__mcmp>:
 800da90:	b530      	push	{r4, r5, lr}
 800da92:	6902      	ldr	r2, [r0, #16]
 800da94:	690c      	ldr	r4, [r1, #16]
 800da96:	1b12      	subs	r2, r2, r4
 800da98:	d10e      	bne.n	800dab8 <__mcmp+0x28>
 800da9a:	f100 0314 	add.w	r3, r0, #20
 800da9e:	3114      	adds	r1, #20
 800daa0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800daa4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800daa8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800daac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dab0:	42a5      	cmp	r5, r4
 800dab2:	d003      	beq.n	800dabc <__mcmp+0x2c>
 800dab4:	d305      	bcc.n	800dac2 <__mcmp+0x32>
 800dab6:	2201      	movs	r2, #1
 800dab8:	4610      	mov	r0, r2
 800daba:	bd30      	pop	{r4, r5, pc}
 800dabc:	4283      	cmp	r3, r0
 800dabe:	d3f3      	bcc.n	800daa8 <__mcmp+0x18>
 800dac0:	e7fa      	b.n	800dab8 <__mcmp+0x28>
 800dac2:	f04f 32ff 	mov.w	r2, #4294967295
 800dac6:	e7f7      	b.n	800dab8 <__mcmp+0x28>

0800dac8 <__mdiff>:
 800dac8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	460c      	mov	r4, r1
 800dace:	4606      	mov	r6, r0
 800dad0:	4611      	mov	r1, r2
 800dad2:	4620      	mov	r0, r4
 800dad4:	4690      	mov	r8, r2
 800dad6:	f7ff ffdb 	bl	800da90 <__mcmp>
 800dada:	1e05      	subs	r5, r0, #0
 800dadc:	d110      	bne.n	800db00 <__mdiff+0x38>
 800dade:	4629      	mov	r1, r5
 800dae0:	4630      	mov	r0, r6
 800dae2:	f7ff fd59 	bl	800d598 <_Balloc>
 800dae6:	b930      	cbnz	r0, 800daf6 <__mdiff+0x2e>
 800dae8:	4b3a      	ldr	r3, [pc, #232]	; (800dbd4 <__mdiff+0x10c>)
 800daea:	4602      	mov	r2, r0
 800daec:	f240 2137 	movw	r1, #567	; 0x237
 800daf0:	4839      	ldr	r0, [pc, #228]	; (800dbd8 <__mdiff+0x110>)
 800daf2:	f000 fafb 	bl	800e0ec <__assert_func>
 800daf6:	2301      	movs	r3, #1
 800daf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dafc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db00:	bfa4      	itt	ge
 800db02:	4643      	movge	r3, r8
 800db04:	46a0      	movge	r8, r4
 800db06:	4630      	mov	r0, r6
 800db08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800db0c:	bfa6      	itte	ge
 800db0e:	461c      	movge	r4, r3
 800db10:	2500      	movge	r5, #0
 800db12:	2501      	movlt	r5, #1
 800db14:	f7ff fd40 	bl	800d598 <_Balloc>
 800db18:	b920      	cbnz	r0, 800db24 <__mdiff+0x5c>
 800db1a:	4b2e      	ldr	r3, [pc, #184]	; (800dbd4 <__mdiff+0x10c>)
 800db1c:	4602      	mov	r2, r0
 800db1e:	f240 2145 	movw	r1, #581	; 0x245
 800db22:	e7e5      	b.n	800daf0 <__mdiff+0x28>
 800db24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800db28:	6926      	ldr	r6, [r4, #16]
 800db2a:	60c5      	str	r5, [r0, #12]
 800db2c:	f104 0914 	add.w	r9, r4, #20
 800db30:	f108 0514 	add.w	r5, r8, #20
 800db34:	f100 0e14 	add.w	lr, r0, #20
 800db38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800db3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800db40:	f108 0210 	add.w	r2, r8, #16
 800db44:	46f2      	mov	sl, lr
 800db46:	2100      	movs	r1, #0
 800db48:	f859 3b04 	ldr.w	r3, [r9], #4
 800db4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800db50:	fa11 f88b 	uxtah	r8, r1, fp
 800db54:	b299      	uxth	r1, r3
 800db56:	0c1b      	lsrs	r3, r3, #16
 800db58:	eba8 0801 	sub.w	r8, r8, r1
 800db5c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800db60:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800db64:	fa1f f888 	uxth.w	r8, r8
 800db68:	1419      	asrs	r1, r3, #16
 800db6a:	454e      	cmp	r6, r9
 800db6c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800db70:	f84a 3b04 	str.w	r3, [sl], #4
 800db74:	d8e8      	bhi.n	800db48 <__mdiff+0x80>
 800db76:	1b33      	subs	r3, r6, r4
 800db78:	3b15      	subs	r3, #21
 800db7a:	f023 0303 	bic.w	r3, r3, #3
 800db7e:	3304      	adds	r3, #4
 800db80:	3415      	adds	r4, #21
 800db82:	42a6      	cmp	r6, r4
 800db84:	bf38      	it	cc
 800db86:	2304      	movcc	r3, #4
 800db88:	441d      	add	r5, r3
 800db8a:	4473      	add	r3, lr
 800db8c:	469e      	mov	lr, r3
 800db8e:	462e      	mov	r6, r5
 800db90:	4566      	cmp	r6, ip
 800db92:	d30e      	bcc.n	800dbb2 <__mdiff+0xea>
 800db94:	f10c 0203 	add.w	r2, ip, #3
 800db98:	1b52      	subs	r2, r2, r5
 800db9a:	f022 0203 	bic.w	r2, r2, #3
 800db9e:	3d03      	subs	r5, #3
 800dba0:	45ac      	cmp	ip, r5
 800dba2:	bf38      	it	cc
 800dba4:	2200      	movcc	r2, #0
 800dba6:	4413      	add	r3, r2
 800dba8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800dbac:	b17a      	cbz	r2, 800dbce <__mdiff+0x106>
 800dbae:	6107      	str	r7, [r0, #16]
 800dbb0:	e7a4      	b.n	800dafc <__mdiff+0x34>
 800dbb2:	f856 8b04 	ldr.w	r8, [r6], #4
 800dbb6:	fa11 f288 	uxtah	r2, r1, r8
 800dbba:	1414      	asrs	r4, r2, #16
 800dbbc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dbc0:	b292      	uxth	r2, r2
 800dbc2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dbc6:	f84e 2b04 	str.w	r2, [lr], #4
 800dbca:	1421      	asrs	r1, r4, #16
 800dbcc:	e7e0      	b.n	800db90 <__mdiff+0xc8>
 800dbce:	3f01      	subs	r7, #1
 800dbd0:	e7ea      	b.n	800dba8 <__mdiff+0xe0>
 800dbd2:	bf00      	nop
 800dbd4:	0800e8d4 	.word	0x0800e8d4
 800dbd8:	0800e8e5 	.word	0x0800e8e5

0800dbdc <__d2b>:
 800dbdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dbe0:	460f      	mov	r7, r1
 800dbe2:	2101      	movs	r1, #1
 800dbe4:	ec59 8b10 	vmov	r8, r9, d0
 800dbe8:	4616      	mov	r6, r2
 800dbea:	f7ff fcd5 	bl	800d598 <_Balloc>
 800dbee:	4604      	mov	r4, r0
 800dbf0:	b930      	cbnz	r0, 800dc00 <__d2b+0x24>
 800dbf2:	4602      	mov	r2, r0
 800dbf4:	4b24      	ldr	r3, [pc, #144]	; (800dc88 <__d2b+0xac>)
 800dbf6:	4825      	ldr	r0, [pc, #148]	; (800dc8c <__d2b+0xb0>)
 800dbf8:	f240 310f 	movw	r1, #783	; 0x30f
 800dbfc:	f000 fa76 	bl	800e0ec <__assert_func>
 800dc00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc08:	bb2d      	cbnz	r5, 800dc56 <__d2b+0x7a>
 800dc0a:	9301      	str	r3, [sp, #4]
 800dc0c:	f1b8 0300 	subs.w	r3, r8, #0
 800dc10:	d026      	beq.n	800dc60 <__d2b+0x84>
 800dc12:	4668      	mov	r0, sp
 800dc14:	9300      	str	r3, [sp, #0]
 800dc16:	f7ff fd87 	bl	800d728 <__lo0bits>
 800dc1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc1e:	b1e8      	cbz	r0, 800dc5c <__d2b+0x80>
 800dc20:	f1c0 0320 	rsb	r3, r0, #32
 800dc24:	fa02 f303 	lsl.w	r3, r2, r3
 800dc28:	430b      	orrs	r3, r1
 800dc2a:	40c2      	lsrs	r2, r0
 800dc2c:	6163      	str	r3, [r4, #20]
 800dc2e:	9201      	str	r2, [sp, #4]
 800dc30:	9b01      	ldr	r3, [sp, #4]
 800dc32:	61a3      	str	r3, [r4, #24]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	bf14      	ite	ne
 800dc38:	2202      	movne	r2, #2
 800dc3a:	2201      	moveq	r2, #1
 800dc3c:	6122      	str	r2, [r4, #16]
 800dc3e:	b1bd      	cbz	r5, 800dc70 <__d2b+0x94>
 800dc40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dc44:	4405      	add	r5, r0
 800dc46:	603d      	str	r5, [r7, #0]
 800dc48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dc4c:	6030      	str	r0, [r6, #0]
 800dc4e:	4620      	mov	r0, r4
 800dc50:	b003      	add	sp, #12
 800dc52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc5a:	e7d6      	b.n	800dc0a <__d2b+0x2e>
 800dc5c:	6161      	str	r1, [r4, #20]
 800dc5e:	e7e7      	b.n	800dc30 <__d2b+0x54>
 800dc60:	a801      	add	r0, sp, #4
 800dc62:	f7ff fd61 	bl	800d728 <__lo0bits>
 800dc66:	9b01      	ldr	r3, [sp, #4]
 800dc68:	6163      	str	r3, [r4, #20]
 800dc6a:	3020      	adds	r0, #32
 800dc6c:	2201      	movs	r2, #1
 800dc6e:	e7e5      	b.n	800dc3c <__d2b+0x60>
 800dc70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dc78:	6038      	str	r0, [r7, #0]
 800dc7a:	6918      	ldr	r0, [r3, #16]
 800dc7c:	f7ff fd34 	bl	800d6e8 <__hi0bits>
 800dc80:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc84:	e7e2      	b.n	800dc4c <__d2b+0x70>
 800dc86:	bf00      	nop
 800dc88:	0800e8d4 	.word	0x0800e8d4
 800dc8c:	0800e8e5 	.word	0x0800e8e5

0800dc90 <__ssputs_r>:
 800dc90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc94:	688e      	ldr	r6, [r1, #8]
 800dc96:	461f      	mov	r7, r3
 800dc98:	42be      	cmp	r6, r7
 800dc9a:	680b      	ldr	r3, [r1, #0]
 800dc9c:	4682      	mov	sl, r0
 800dc9e:	460c      	mov	r4, r1
 800dca0:	4690      	mov	r8, r2
 800dca2:	d82c      	bhi.n	800dcfe <__ssputs_r+0x6e>
 800dca4:	898a      	ldrh	r2, [r1, #12]
 800dca6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dcaa:	d026      	beq.n	800dcfa <__ssputs_r+0x6a>
 800dcac:	6965      	ldr	r5, [r4, #20]
 800dcae:	6909      	ldr	r1, [r1, #16]
 800dcb0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dcb4:	eba3 0901 	sub.w	r9, r3, r1
 800dcb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcbc:	1c7b      	adds	r3, r7, #1
 800dcbe:	444b      	add	r3, r9
 800dcc0:	106d      	asrs	r5, r5, #1
 800dcc2:	429d      	cmp	r5, r3
 800dcc4:	bf38      	it	cc
 800dcc6:	461d      	movcc	r5, r3
 800dcc8:	0553      	lsls	r3, r2, #21
 800dcca:	d527      	bpl.n	800dd1c <__ssputs_r+0x8c>
 800dccc:	4629      	mov	r1, r5
 800dcce:	f7fd ff8f 	bl	800bbf0 <_malloc_r>
 800dcd2:	4606      	mov	r6, r0
 800dcd4:	b360      	cbz	r0, 800dd30 <__ssputs_r+0xa0>
 800dcd6:	6921      	ldr	r1, [r4, #16]
 800dcd8:	464a      	mov	r2, r9
 800dcda:	f000 f9f9 	bl	800e0d0 <memcpy>
 800dcde:	89a3      	ldrh	r3, [r4, #12]
 800dce0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dce8:	81a3      	strh	r3, [r4, #12]
 800dcea:	6126      	str	r6, [r4, #16]
 800dcec:	6165      	str	r5, [r4, #20]
 800dcee:	444e      	add	r6, r9
 800dcf0:	eba5 0509 	sub.w	r5, r5, r9
 800dcf4:	6026      	str	r6, [r4, #0]
 800dcf6:	60a5      	str	r5, [r4, #8]
 800dcf8:	463e      	mov	r6, r7
 800dcfa:	42be      	cmp	r6, r7
 800dcfc:	d900      	bls.n	800dd00 <__ssputs_r+0x70>
 800dcfe:	463e      	mov	r6, r7
 800dd00:	6820      	ldr	r0, [r4, #0]
 800dd02:	4632      	mov	r2, r6
 800dd04:	4641      	mov	r1, r8
 800dd06:	f000 f9c9 	bl	800e09c <memmove>
 800dd0a:	68a3      	ldr	r3, [r4, #8]
 800dd0c:	1b9b      	subs	r3, r3, r6
 800dd0e:	60a3      	str	r3, [r4, #8]
 800dd10:	6823      	ldr	r3, [r4, #0]
 800dd12:	4433      	add	r3, r6
 800dd14:	6023      	str	r3, [r4, #0]
 800dd16:	2000      	movs	r0, #0
 800dd18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1c:	462a      	mov	r2, r5
 800dd1e:	f000 fa2b 	bl	800e178 <_realloc_r>
 800dd22:	4606      	mov	r6, r0
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d1e0      	bne.n	800dcea <__ssputs_r+0x5a>
 800dd28:	6921      	ldr	r1, [r4, #16]
 800dd2a:	4650      	mov	r0, sl
 800dd2c:	f7ff fbe8 	bl	800d500 <_free_r>
 800dd30:	230c      	movs	r3, #12
 800dd32:	f8ca 3000 	str.w	r3, [sl]
 800dd36:	89a3      	ldrh	r3, [r4, #12]
 800dd38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd3c:	81a3      	strh	r3, [r4, #12]
 800dd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd42:	e7e9      	b.n	800dd18 <__ssputs_r+0x88>

0800dd44 <_svfiprintf_r>:
 800dd44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd48:	4698      	mov	r8, r3
 800dd4a:	898b      	ldrh	r3, [r1, #12]
 800dd4c:	061b      	lsls	r3, r3, #24
 800dd4e:	b09d      	sub	sp, #116	; 0x74
 800dd50:	4607      	mov	r7, r0
 800dd52:	460d      	mov	r5, r1
 800dd54:	4614      	mov	r4, r2
 800dd56:	d50e      	bpl.n	800dd76 <_svfiprintf_r+0x32>
 800dd58:	690b      	ldr	r3, [r1, #16]
 800dd5a:	b963      	cbnz	r3, 800dd76 <_svfiprintf_r+0x32>
 800dd5c:	2140      	movs	r1, #64	; 0x40
 800dd5e:	f7fd ff47 	bl	800bbf0 <_malloc_r>
 800dd62:	6028      	str	r0, [r5, #0]
 800dd64:	6128      	str	r0, [r5, #16]
 800dd66:	b920      	cbnz	r0, 800dd72 <_svfiprintf_r+0x2e>
 800dd68:	230c      	movs	r3, #12
 800dd6a:	603b      	str	r3, [r7, #0]
 800dd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd70:	e0d0      	b.n	800df14 <_svfiprintf_r+0x1d0>
 800dd72:	2340      	movs	r3, #64	; 0x40
 800dd74:	616b      	str	r3, [r5, #20]
 800dd76:	2300      	movs	r3, #0
 800dd78:	9309      	str	r3, [sp, #36]	; 0x24
 800dd7a:	2320      	movs	r3, #32
 800dd7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd80:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd84:	2330      	movs	r3, #48	; 0x30
 800dd86:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800df2c <_svfiprintf_r+0x1e8>
 800dd8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd8e:	f04f 0901 	mov.w	r9, #1
 800dd92:	4623      	mov	r3, r4
 800dd94:	469a      	mov	sl, r3
 800dd96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd9a:	b10a      	cbz	r2, 800dda0 <_svfiprintf_r+0x5c>
 800dd9c:	2a25      	cmp	r2, #37	; 0x25
 800dd9e:	d1f9      	bne.n	800dd94 <_svfiprintf_r+0x50>
 800dda0:	ebba 0b04 	subs.w	fp, sl, r4
 800dda4:	d00b      	beq.n	800ddbe <_svfiprintf_r+0x7a>
 800dda6:	465b      	mov	r3, fp
 800dda8:	4622      	mov	r2, r4
 800ddaa:	4629      	mov	r1, r5
 800ddac:	4638      	mov	r0, r7
 800ddae:	f7ff ff6f 	bl	800dc90 <__ssputs_r>
 800ddb2:	3001      	adds	r0, #1
 800ddb4:	f000 80a9 	beq.w	800df0a <_svfiprintf_r+0x1c6>
 800ddb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ddba:	445a      	add	r2, fp
 800ddbc:	9209      	str	r2, [sp, #36]	; 0x24
 800ddbe:	f89a 3000 	ldrb.w	r3, [sl]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	f000 80a1 	beq.w	800df0a <_svfiprintf_r+0x1c6>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	f04f 32ff 	mov.w	r2, #4294967295
 800ddce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ddd2:	f10a 0a01 	add.w	sl, sl, #1
 800ddd6:	9304      	str	r3, [sp, #16]
 800ddd8:	9307      	str	r3, [sp, #28]
 800ddda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddde:	931a      	str	r3, [sp, #104]	; 0x68
 800dde0:	4654      	mov	r4, sl
 800dde2:	2205      	movs	r2, #5
 800dde4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dde8:	4850      	ldr	r0, [pc, #320]	; (800df2c <_svfiprintf_r+0x1e8>)
 800ddea:	f7f2 fa79 	bl	80002e0 <memchr>
 800ddee:	9a04      	ldr	r2, [sp, #16]
 800ddf0:	b9d8      	cbnz	r0, 800de2a <_svfiprintf_r+0xe6>
 800ddf2:	06d0      	lsls	r0, r2, #27
 800ddf4:	bf44      	itt	mi
 800ddf6:	2320      	movmi	r3, #32
 800ddf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddfc:	0711      	lsls	r1, r2, #28
 800ddfe:	bf44      	itt	mi
 800de00:	232b      	movmi	r3, #43	; 0x2b
 800de02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800de06:	f89a 3000 	ldrb.w	r3, [sl]
 800de0a:	2b2a      	cmp	r3, #42	; 0x2a
 800de0c:	d015      	beq.n	800de3a <_svfiprintf_r+0xf6>
 800de0e:	9a07      	ldr	r2, [sp, #28]
 800de10:	4654      	mov	r4, sl
 800de12:	2000      	movs	r0, #0
 800de14:	f04f 0c0a 	mov.w	ip, #10
 800de18:	4621      	mov	r1, r4
 800de1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de1e:	3b30      	subs	r3, #48	; 0x30
 800de20:	2b09      	cmp	r3, #9
 800de22:	d94d      	bls.n	800dec0 <_svfiprintf_r+0x17c>
 800de24:	b1b0      	cbz	r0, 800de54 <_svfiprintf_r+0x110>
 800de26:	9207      	str	r2, [sp, #28]
 800de28:	e014      	b.n	800de54 <_svfiprintf_r+0x110>
 800de2a:	eba0 0308 	sub.w	r3, r0, r8
 800de2e:	fa09 f303 	lsl.w	r3, r9, r3
 800de32:	4313      	orrs	r3, r2
 800de34:	9304      	str	r3, [sp, #16]
 800de36:	46a2      	mov	sl, r4
 800de38:	e7d2      	b.n	800dde0 <_svfiprintf_r+0x9c>
 800de3a:	9b03      	ldr	r3, [sp, #12]
 800de3c:	1d19      	adds	r1, r3, #4
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	9103      	str	r1, [sp, #12]
 800de42:	2b00      	cmp	r3, #0
 800de44:	bfbb      	ittet	lt
 800de46:	425b      	neglt	r3, r3
 800de48:	f042 0202 	orrlt.w	r2, r2, #2
 800de4c:	9307      	strge	r3, [sp, #28]
 800de4e:	9307      	strlt	r3, [sp, #28]
 800de50:	bfb8      	it	lt
 800de52:	9204      	strlt	r2, [sp, #16]
 800de54:	7823      	ldrb	r3, [r4, #0]
 800de56:	2b2e      	cmp	r3, #46	; 0x2e
 800de58:	d10c      	bne.n	800de74 <_svfiprintf_r+0x130>
 800de5a:	7863      	ldrb	r3, [r4, #1]
 800de5c:	2b2a      	cmp	r3, #42	; 0x2a
 800de5e:	d134      	bne.n	800deca <_svfiprintf_r+0x186>
 800de60:	9b03      	ldr	r3, [sp, #12]
 800de62:	1d1a      	adds	r2, r3, #4
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	9203      	str	r2, [sp, #12]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	bfb8      	it	lt
 800de6c:	f04f 33ff 	movlt.w	r3, #4294967295
 800de70:	3402      	adds	r4, #2
 800de72:	9305      	str	r3, [sp, #20]
 800de74:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800df3c <_svfiprintf_r+0x1f8>
 800de78:	7821      	ldrb	r1, [r4, #0]
 800de7a:	2203      	movs	r2, #3
 800de7c:	4650      	mov	r0, sl
 800de7e:	f7f2 fa2f 	bl	80002e0 <memchr>
 800de82:	b138      	cbz	r0, 800de94 <_svfiprintf_r+0x150>
 800de84:	9b04      	ldr	r3, [sp, #16]
 800de86:	eba0 000a 	sub.w	r0, r0, sl
 800de8a:	2240      	movs	r2, #64	; 0x40
 800de8c:	4082      	lsls	r2, r0
 800de8e:	4313      	orrs	r3, r2
 800de90:	3401      	adds	r4, #1
 800de92:	9304      	str	r3, [sp, #16]
 800de94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de98:	4825      	ldr	r0, [pc, #148]	; (800df30 <_svfiprintf_r+0x1ec>)
 800de9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de9e:	2206      	movs	r2, #6
 800dea0:	f7f2 fa1e 	bl	80002e0 <memchr>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d038      	beq.n	800df1a <_svfiprintf_r+0x1d6>
 800dea8:	4b22      	ldr	r3, [pc, #136]	; (800df34 <_svfiprintf_r+0x1f0>)
 800deaa:	bb1b      	cbnz	r3, 800def4 <_svfiprintf_r+0x1b0>
 800deac:	9b03      	ldr	r3, [sp, #12]
 800deae:	3307      	adds	r3, #7
 800deb0:	f023 0307 	bic.w	r3, r3, #7
 800deb4:	3308      	adds	r3, #8
 800deb6:	9303      	str	r3, [sp, #12]
 800deb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deba:	4433      	add	r3, r6
 800debc:	9309      	str	r3, [sp, #36]	; 0x24
 800debe:	e768      	b.n	800dd92 <_svfiprintf_r+0x4e>
 800dec0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dec4:	460c      	mov	r4, r1
 800dec6:	2001      	movs	r0, #1
 800dec8:	e7a6      	b.n	800de18 <_svfiprintf_r+0xd4>
 800deca:	2300      	movs	r3, #0
 800decc:	3401      	adds	r4, #1
 800dece:	9305      	str	r3, [sp, #20]
 800ded0:	4619      	mov	r1, r3
 800ded2:	f04f 0c0a 	mov.w	ip, #10
 800ded6:	4620      	mov	r0, r4
 800ded8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dedc:	3a30      	subs	r2, #48	; 0x30
 800dede:	2a09      	cmp	r2, #9
 800dee0:	d903      	bls.n	800deea <_svfiprintf_r+0x1a6>
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d0c6      	beq.n	800de74 <_svfiprintf_r+0x130>
 800dee6:	9105      	str	r1, [sp, #20]
 800dee8:	e7c4      	b.n	800de74 <_svfiprintf_r+0x130>
 800deea:	fb0c 2101 	mla	r1, ip, r1, r2
 800deee:	4604      	mov	r4, r0
 800def0:	2301      	movs	r3, #1
 800def2:	e7f0      	b.n	800ded6 <_svfiprintf_r+0x192>
 800def4:	ab03      	add	r3, sp, #12
 800def6:	9300      	str	r3, [sp, #0]
 800def8:	462a      	mov	r2, r5
 800defa:	4b0f      	ldr	r3, [pc, #60]	; (800df38 <_svfiprintf_r+0x1f4>)
 800defc:	a904      	add	r1, sp, #16
 800defe:	4638      	mov	r0, r7
 800df00:	f7fd ff92 	bl	800be28 <_printf_float>
 800df04:	1c42      	adds	r2, r0, #1
 800df06:	4606      	mov	r6, r0
 800df08:	d1d6      	bne.n	800deb8 <_svfiprintf_r+0x174>
 800df0a:	89ab      	ldrh	r3, [r5, #12]
 800df0c:	065b      	lsls	r3, r3, #25
 800df0e:	f53f af2d 	bmi.w	800dd6c <_svfiprintf_r+0x28>
 800df12:	9809      	ldr	r0, [sp, #36]	; 0x24
 800df14:	b01d      	add	sp, #116	; 0x74
 800df16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df1a:	ab03      	add	r3, sp, #12
 800df1c:	9300      	str	r3, [sp, #0]
 800df1e:	462a      	mov	r2, r5
 800df20:	4b05      	ldr	r3, [pc, #20]	; (800df38 <_svfiprintf_r+0x1f4>)
 800df22:	a904      	add	r1, sp, #16
 800df24:	4638      	mov	r0, r7
 800df26:	f7fe fa07 	bl	800c338 <_printf_i>
 800df2a:	e7eb      	b.n	800df04 <_svfiprintf_r+0x1c0>
 800df2c:	0800ea3c 	.word	0x0800ea3c
 800df30:	0800ea46 	.word	0x0800ea46
 800df34:	0800be29 	.word	0x0800be29
 800df38:	0800dc91 	.word	0x0800dc91
 800df3c:	0800ea42 	.word	0x0800ea42

0800df40 <__sflush_r>:
 800df40:	898a      	ldrh	r2, [r1, #12]
 800df42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df46:	4605      	mov	r5, r0
 800df48:	0710      	lsls	r0, r2, #28
 800df4a:	460c      	mov	r4, r1
 800df4c:	d458      	bmi.n	800e000 <__sflush_r+0xc0>
 800df4e:	684b      	ldr	r3, [r1, #4]
 800df50:	2b00      	cmp	r3, #0
 800df52:	dc05      	bgt.n	800df60 <__sflush_r+0x20>
 800df54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800df56:	2b00      	cmp	r3, #0
 800df58:	dc02      	bgt.n	800df60 <__sflush_r+0x20>
 800df5a:	2000      	movs	r0, #0
 800df5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df62:	2e00      	cmp	r6, #0
 800df64:	d0f9      	beq.n	800df5a <__sflush_r+0x1a>
 800df66:	2300      	movs	r3, #0
 800df68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df6c:	682f      	ldr	r7, [r5, #0]
 800df6e:	6a21      	ldr	r1, [r4, #32]
 800df70:	602b      	str	r3, [r5, #0]
 800df72:	d032      	beq.n	800dfda <__sflush_r+0x9a>
 800df74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df76:	89a3      	ldrh	r3, [r4, #12]
 800df78:	075a      	lsls	r2, r3, #29
 800df7a:	d505      	bpl.n	800df88 <__sflush_r+0x48>
 800df7c:	6863      	ldr	r3, [r4, #4]
 800df7e:	1ac0      	subs	r0, r0, r3
 800df80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df82:	b10b      	cbz	r3, 800df88 <__sflush_r+0x48>
 800df84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800df86:	1ac0      	subs	r0, r0, r3
 800df88:	2300      	movs	r3, #0
 800df8a:	4602      	mov	r2, r0
 800df8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df8e:	6a21      	ldr	r1, [r4, #32]
 800df90:	4628      	mov	r0, r5
 800df92:	47b0      	blx	r6
 800df94:	1c43      	adds	r3, r0, #1
 800df96:	89a3      	ldrh	r3, [r4, #12]
 800df98:	d106      	bne.n	800dfa8 <__sflush_r+0x68>
 800df9a:	6829      	ldr	r1, [r5, #0]
 800df9c:	291d      	cmp	r1, #29
 800df9e:	d82b      	bhi.n	800dff8 <__sflush_r+0xb8>
 800dfa0:	4a29      	ldr	r2, [pc, #164]	; (800e048 <__sflush_r+0x108>)
 800dfa2:	410a      	asrs	r2, r1
 800dfa4:	07d6      	lsls	r6, r2, #31
 800dfa6:	d427      	bmi.n	800dff8 <__sflush_r+0xb8>
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	6062      	str	r2, [r4, #4]
 800dfac:	04d9      	lsls	r1, r3, #19
 800dfae:	6922      	ldr	r2, [r4, #16]
 800dfb0:	6022      	str	r2, [r4, #0]
 800dfb2:	d504      	bpl.n	800dfbe <__sflush_r+0x7e>
 800dfb4:	1c42      	adds	r2, r0, #1
 800dfb6:	d101      	bne.n	800dfbc <__sflush_r+0x7c>
 800dfb8:	682b      	ldr	r3, [r5, #0]
 800dfba:	b903      	cbnz	r3, 800dfbe <__sflush_r+0x7e>
 800dfbc:	6560      	str	r0, [r4, #84]	; 0x54
 800dfbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfc0:	602f      	str	r7, [r5, #0]
 800dfc2:	2900      	cmp	r1, #0
 800dfc4:	d0c9      	beq.n	800df5a <__sflush_r+0x1a>
 800dfc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfca:	4299      	cmp	r1, r3
 800dfcc:	d002      	beq.n	800dfd4 <__sflush_r+0x94>
 800dfce:	4628      	mov	r0, r5
 800dfd0:	f7ff fa96 	bl	800d500 <_free_r>
 800dfd4:	2000      	movs	r0, #0
 800dfd6:	6360      	str	r0, [r4, #52]	; 0x34
 800dfd8:	e7c0      	b.n	800df5c <__sflush_r+0x1c>
 800dfda:	2301      	movs	r3, #1
 800dfdc:	4628      	mov	r0, r5
 800dfde:	47b0      	blx	r6
 800dfe0:	1c41      	adds	r1, r0, #1
 800dfe2:	d1c8      	bne.n	800df76 <__sflush_r+0x36>
 800dfe4:	682b      	ldr	r3, [r5, #0]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d0c5      	beq.n	800df76 <__sflush_r+0x36>
 800dfea:	2b1d      	cmp	r3, #29
 800dfec:	d001      	beq.n	800dff2 <__sflush_r+0xb2>
 800dfee:	2b16      	cmp	r3, #22
 800dff0:	d101      	bne.n	800dff6 <__sflush_r+0xb6>
 800dff2:	602f      	str	r7, [r5, #0]
 800dff4:	e7b1      	b.n	800df5a <__sflush_r+0x1a>
 800dff6:	89a3      	ldrh	r3, [r4, #12]
 800dff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dffc:	81a3      	strh	r3, [r4, #12]
 800dffe:	e7ad      	b.n	800df5c <__sflush_r+0x1c>
 800e000:	690f      	ldr	r7, [r1, #16]
 800e002:	2f00      	cmp	r7, #0
 800e004:	d0a9      	beq.n	800df5a <__sflush_r+0x1a>
 800e006:	0793      	lsls	r3, r2, #30
 800e008:	680e      	ldr	r6, [r1, #0]
 800e00a:	bf08      	it	eq
 800e00c:	694b      	ldreq	r3, [r1, #20]
 800e00e:	600f      	str	r7, [r1, #0]
 800e010:	bf18      	it	ne
 800e012:	2300      	movne	r3, #0
 800e014:	eba6 0807 	sub.w	r8, r6, r7
 800e018:	608b      	str	r3, [r1, #8]
 800e01a:	f1b8 0f00 	cmp.w	r8, #0
 800e01e:	dd9c      	ble.n	800df5a <__sflush_r+0x1a>
 800e020:	6a21      	ldr	r1, [r4, #32]
 800e022:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e024:	4643      	mov	r3, r8
 800e026:	463a      	mov	r2, r7
 800e028:	4628      	mov	r0, r5
 800e02a:	47b0      	blx	r6
 800e02c:	2800      	cmp	r0, #0
 800e02e:	dc06      	bgt.n	800e03e <__sflush_r+0xfe>
 800e030:	89a3      	ldrh	r3, [r4, #12]
 800e032:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e036:	81a3      	strh	r3, [r4, #12]
 800e038:	f04f 30ff 	mov.w	r0, #4294967295
 800e03c:	e78e      	b.n	800df5c <__sflush_r+0x1c>
 800e03e:	4407      	add	r7, r0
 800e040:	eba8 0800 	sub.w	r8, r8, r0
 800e044:	e7e9      	b.n	800e01a <__sflush_r+0xda>
 800e046:	bf00      	nop
 800e048:	dfbffffe 	.word	0xdfbffffe

0800e04c <_fflush_r>:
 800e04c:	b538      	push	{r3, r4, r5, lr}
 800e04e:	690b      	ldr	r3, [r1, #16]
 800e050:	4605      	mov	r5, r0
 800e052:	460c      	mov	r4, r1
 800e054:	b913      	cbnz	r3, 800e05c <_fflush_r+0x10>
 800e056:	2500      	movs	r5, #0
 800e058:	4628      	mov	r0, r5
 800e05a:	bd38      	pop	{r3, r4, r5, pc}
 800e05c:	b118      	cbz	r0, 800e066 <_fflush_r+0x1a>
 800e05e:	6a03      	ldr	r3, [r0, #32]
 800e060:	b90b      	cbnz	r3, 800e066 <_fflush_r+0x1a>
 800e062:	f7fe fb17 	bl	800c694 <__sinit>
 800e066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d0f3      	beq.n	800e056 <_fflush_r+0xa>
 800e06e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e070:	07d0      	lsls	r0, r2, #31
 800e072:	d404      	bmi.n	800e07e <_fflush_r+0x32>
 800e074:	0599      	lsls	r1, r3, #22
 800e076:	d402      	bmi.n	800e07e <_fflush_r+0x32>
 800e078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e07a:	f7fe fc40 	bl	800c8fe <__retarget_lock_acquire_recursive>
 800e07e:	4628      	mov	r0, r5
 800e080:	4621      	mov	r1, r4
 800e082:	f7ff ff5d 	bl	800df40 <__sflush_r>
 800e086:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e088:	07da      	lsls	r2, r3, #31
 800e08a:	4605      	mov	r5, r0
 800e08c:	d4e4      	bmi.n	800e058 <_fflush_r+0xc>
 800e08e:	89a3      	ldrh	r3, [r4, #12]
 800e090:	059b      	lsls	r3, r3, #22
 800e092:	d4e1      	bmi.n	800e058 <_fflush_r+0xc>
 800e094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e096:	f7fe fc33 	bl	800c900 <__retarget_lock_release_recursive>
 800e09a:	e7dd      	b.n	800e058 <_fflush_r+0xc>

0800e09c <memmove>:
 800e09c:	4288      	cmp	r0, r1
 800e09e:	b510      	push	{r4, lr}
 800e0a0:	eb01 0402 	add.w	r4, r1, r2
 800e0a4:	d902      	bls.n	800e0ac <memmove+0x10>
 800e0a6:	4284      	cmp	r4, r0
 800e0a8:	4623      	mov	r3, r4
 800e0aa:	d807      	bhi.n	800e0bc <memmove+0x20>
 800e0ac:	1e43      	subs	r3, r0, #1
 800e0ae:	42a1      	cmp	r1, r4
 800e0b0:	d008      	beq.n	800e0c4 <memmove+0x28>
 800e0b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0ba:	e7f8      	b.n	800e0ae <memmove+0x12>
 800e0bc:	4402      	add	r2, r0
 800e0be:	4601      	mov	r1, r0
 800e0c0:	428a      	cmp	r2, r1
 800e0c2:	d100      	bne.n	800e0c6 <memmove+0x2a>
 800e0c4:	bd10      	pop	{r4, pc}
 800e0c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0ce:	e7f7      	b.n	800e0c0 <memmove+0x24>

0800e0d0 <memcpy>:
 800e0d0:	440a      	add	r2, r1
 800e0d2:	4291      	cmp	r1, r2
 800e0d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800e0d8:	d100      	bne.n	800e0dc <memcpy+0xc>
 800e0da:	4770      	bx	lr
 800e0dc:	b510      	push	{r4, lr}
 800e0de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0e6:	4291      	cmp	r1, r2
 800e0e8:	d1f9      	bne.n	800e0de <memcpy+0xe>
 800e0ea:	bd10      	pop	{r4, pc}

0800e0ec <__assert_func>:
 800e0ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0ee:	4614      	mov	r4, r2
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	4b09      	ldr	r3, [pc, #36]	; (800e118 <__assert_func+0x2c>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4605      	mov	r5, r0
 800e0f8:	68d8      	ldr	r0, [r3, #12]
 800e0fa:	b14c      	cbz	r4, 800e110 <__assert_func+0x24>
 800e0fc:	4b07      	ldr	r3, [pc, #28]	; (800e11c <__assert_func+0x30>)
 800e0fe:	9100      	str	r1, [sp, #0]
 800e100:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e104:	4906      	ldr	r1, [pc, #24]	; (800e120 <__assert_func+0x34>)
 800e106:	462b      	mov	r3, r5
 800e108:	f000 f872 	bl	800e1f0 <fiprintf>
 800e10c:	f000 f882 	bl	800e214 <abort>
 800e110:	4b04      	ldr	r3, [pc, #16]	; (800e124 <__assert_func+0x38>)
 800e112:	461c      	mov	r4, r3
 800e114:	e7f3      	b.n	800e0fe <__assert_func+0x12>
 800e116:	bf00      	nop
 800e118:	24000198 	.word	0x24000198
 800e11c:	0800ea57 	.word	0x0800ea57
 800e120:	0800ea64 	.word	0x0800ea64
 800e124:	0800ea92 	.word	0x0800ea92

0800e128 <_calloc_r>:
 800e128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e12a:	fba1 2402 	umull	r2, r4, r1, r2
 800e12e:	b94c      	cbnz	r4, 800e144 <_calloc_r+0x1c>
 800e130:	4611      	mov	r1, r2
 800e132:	9201      	str	r2, [sp, #4]
 800e134:	f7fd fd5c 	bl	800bbf0 <_malloc_r>
 800e138:	9a01      	ldr	r2, [sp, #4]
 800e13a:	4605      	mov	r5, r0
 800e13c:	b930      	cbnz	r0, 800e14c <_calloc_r+0x24>
 800e13e:	4628      	mov	r0, r5
 800e140:	b003      	add	sp, #12
 800e142:	bd30      	pop	{r4, r5, pc}
 800e144:	220c      	movs	r2, #12
 800e146:	6002      	str	r2, [r0, #0]
 800e148:	2500      	movs	r5, #0
 800e14a:	e7f8      	b.n	800e13e <_calloc_r+0x16>
 800e14c:	4621      	mov	r1, r4
 800e14e:	f7fe fb3a 	bl	800c7c6 <memset>
 800e152:	e7f4      	b.n	800e13e <_calloc_r+0x16>

0800e154 <__ascii_mbtowc>:
 800e154:	b082      	sub	sp, #8
 800e156:	b901      	cbnz	r1, 800e15a <__ascii_mbtowc+0x6>
 800e158:	a901      	add	r1, sp, #4
 800e15a:	b142      	cbz	r2, 800e16e <__ascii_mbtowc+0x1a>
 800e15c:	b14b      	cbz	r3, 800e172 <__ascii_mbtowc+0x1e>
 800e15e:	7813      	ldrb	r3, [r2, #0]
 800e160:	600b      	str	r3, [r1, #0]
 800e162:	7812      	ldrb	r2, [r2, #0]
 800e164:	1e10      	subs	r0, r2, #0
 800e166:	bf18      	it	ne
 800e168:	2001      	movne	r0, #1
 800e16a:	b002      	add	sp, #8
 800e16c:	4770      	bx	lr
 800e16e:	4610      	mov	r0, r2
 800e170:	e7fb      	b.n	800e16a <__ascii_mbtowc+0x16>
 800e172:	f06f 0001 	mvn.w	r0, #1
 800e176:	e7f8      	b.n	800e16a <__ascii_mbtowc+0x16>

0800e178 <_realloc_r>:
 800e178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e17c:	4680      	mov	r8, r0
 800e17e:	4614      	mov	r4, r2
 800e180:	460e      	mov	r6, r1
 800e182:	b921      	cbnz	r1, 800e18e <_realloc_r+0x16>
 800e184:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e188:	4611      	mov	r1, r2
 800e18a:	f7fd bd31 	b.w	800bbf0 <_malloc_r>
 800e18e:	b92a      	cbnz	r2, 800e19c <_realloc_r+0x24>
 800e190:	f7ff f9b6 	bl	800d500 <_free_r>
 800e194:	4625      	mov	r5, r4
 800e196:	4628      	mov	r0, r5
 800e198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e19c:	f000 f841 	bl	800e222 <_malloc_usable_size_r>
 800e1a0:	4284      	cmp	r4, r0
 800e1a2:	4607      	mov	r7, r0
 800e1a4:	d802      	bhi.n	800e1ac <_realloc_r+0x34>
 800e1a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e1aa:	d812      	bhi.n	800e1d2 <_realloc_r+0x5a>
 800e1ac:	4621      	mov	r1, r4
 800e1ae:	4640      	mov	r0, r8
 800e1b0:	f7fd fd1e 	bl	800bbf0 <_malloc_r>
 800e1b4:	4605      	mov	r5, r0
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	d0ed      	beq.n	800e196 <_realloc_r+0x1e>
 800e1ba:	42bc      	cmp	r4, r7
 800e1bc:	4622      	mov	r2, r4
 800e1be:	4631      	mov	r1, r6
 800e1c0:	bf28      	it	cs
 800e1c2:	463a      	movcs	r2, r7
 800e1c4:	f7ff ff84 	bl	800e0d0 <memcpy>
 800e1c8:	4631      	mov	r1, r6
 800e1ca:	4640      	mov	r0, r8
 800e1cc:	f7ff f998 	bl	800d500 <_free_r>
 800e1d0:	e7e1      	b.n	800e196 <_realloc_r+0x1e>
 800e1d2:	4635      	mov	r5, r6
 800e1d4:	e7df      	b.n	800e196 <_realloc_r+0x1e>

0800e1d6 <__ascii_wctomb>:
 800e1d6:	b149      	cbz	r1, 800e1ec <__ascii_wctomb+0x16>
 800e1d8:	2aff      	cmp	r2, #255	; 0xff
 800e1da:	bf85      	ittet	hi
 800e1dc:	238a      	movhi	r3, #138	; 0x8a
 800e1de:	6003      	strhi	r3, [r0, #0]
 800e1e0:	700a      	strbls	r2, [r1, #0]
 800e1e2:	f04f 30ff 	movhi.w	r0, #4294967295
 800e1e6:	bf98      	it	ls
 800e1e8:	2001      	movls	r0, #1
 800e1ea:	4770      	bx	lr
 800e1ec:	4608      	mov	r0, r1
 800e1ee:	4770      	bx	lr

0800e1f0 <fiprintf>:
 800e1f0:	b40e      	push	{r1, r2, r3}
 800e1f2:	b503      	push	{r0, r1, lr}
 800e1f4:	4601      	mov	r1, r0
 800e1f6:	ab03      	add	r3, sp, #12
 800e1f8:	4805      	ldr	r0, [pc, #20]	; (800e210 <fiprintf+0x20>)
 800e1fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1fe:	6800      	ldr	r0, [r0, #0]
 800e200:	9301      	str	r3, [sp, #4]
 800e202:	f000 f83f 	bl	800e284 <_vfiprintf_r>
 800e206:	b002      	add	sp, #8
 800e208:	f85d eb04 	ldr.w	lr, [sp], #4
 800e20c:	b003      	add	sp, #12
 800e20e:	4770      	bx	lr
 800e210:	24000198 	.word	0x24000198

0800e214 <abort>:
 800e214:	b508      	push	{r3, lr}
 800e216:	2006      	movs	r0, #6
 800e218:	f000 fa0c 	bl	800e634 <raise>
 800e21c:	2001      	movs	r0, #1
 800e21e:	f7f2 fed7 	bl	8000fd0 <_exit>

0800e222 <_malloc_usable_size_r>:
 800e222:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e226:	1f18      	subs	r0, r3, #4
 800e228:	2b00      	cmp	r3, #0
 800e22a:	bfbc      	itt	lt
 800e22c:	580b      	ldrlt	r3, [r1, r0]
 800e22e:	18c0      	addlt	r0, r0, r3
 800e230:	4770      	bx	lr

0800e232 <__sfputc_r>:
 800e232:	6893      	ldr	r3, [r2, #8]
 800e234:	3b01      	subs	r3, #1
 800e236:	2b00      	cmp	r3, #0
 800e238:	b410      	push	{r4}
 800e23a:	6093      	str	r3, [r2, #8]
 800e23c:	da08      	bge.n	800e250 <__sfputc_r+0x1e>
 800e23e:	6994      	ldr	r4, [r2, #24]
 800e240:	42a3      	cmp	r3, r4
 800e242:	db01      	blt.n	800e248 <__sfputc_r+0x16>
 800e244:	290a      	cmp	r1, #10
 800e246:	d103      	bne.n	800e250 <__sfputc_r+0x1e>
 800e248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e24c:	f000 b934 	b.w	800e4b8 <__swbuf_r>
 800e250:	6813      	ldr	r3, [r2, #0]
 800e252:	1c58      	adds	r0, r3, #1
 800e254:	6010      	str	r0, [r2, #0]
 800e256:	7019      	strb	r1, [r3, #0]
 800e258:	4608      	mov	r0, r1
 800e25a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e25e:	4770      	bx	lr

0800e260 <__sfputs_r>:
 800e260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e262:	4606      	mov	r6, r0
 800e264:	460f      	mov	r7, r1
 800e266:	4614      	mov	r4, r2
 800e268:	18d5      	adds	r5, r2, r3
 800e26a:	42ac      	cmp	r4, r5
 800e26c:	d101      	bne.n	800e272 <__sfputs_r+0x12>
 800e26e:	2000      	movs	r0, #0
 800e270:	e007      	b.n	800e282 <__sfputs_r+0x22>
 800e272:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e276:	463a      	mov	r2, r7
 800e278:	4630      	mov	r0, r6
 800e27a:	f7ff ffda 	bl	800e232 <__sfputc_r>
 800e27e:	1c43      	adds	r3, r0, #1
 800e280:	d1f3      	bne.n	800e26a <__sfputs_r+0xa>
 800e282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e284 <_vfiprintf_r>:
 800e284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e288:	460d      	mov	r5, r1
 800e28a:	b09d      	sub	sp, #116	; 0x74
 800e28c:	4614      	mov	r4, r2
 800e28e:	4698      	mov	r8, r3
 800e290:	4606      	mov	r6, r0
 800e292:	b118      	cbz	r0, 800e29c <_vfiprintf_r+0x18>
 800e294:	6a03      	ldr	r3, [r0, #32]
 800e296:	b90b      	cbnz	r3, 800e29c <_vfiprintf_r+0x18>
 800e298:	f7fe f9fc 	bl	800c694 <__sinit>
 800e29c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e29e:	07d9      	lsls	r1, r3, #31
 800e2a0:	d405      	bmi.n	800e2ae <_vfiprintf_r+0x2a>
 800e2a2:	89ab      	ldrh	r3, [r5, #12]
 800e2a4:	059a      	lsls	r2, r3, #22
 800e2a6:	d402      	bmi.n	800e2ae <_vfiprintf_r+0x2a>
 800e2a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2aa:	f7fe fb28 	bl	800c8fe <__retarget_lock_acquire_recursive>
 800e2ae:	89ab      	ldrh	r3, [r5, #12]
 800e2b0:	071b      	lsls	r3, r3, #28
 800e2b2:	d501      	bpl.n	800e2b8 <_vfiprintf_r+0x34>
 800e2b4:	692b      	ldr	r3, [r5, #16]
 800e2b6:	b99b      	cbnz	r3, 800e2e0 <_vfiprintf_r+0x5c>
 800e2b8:	4629      	mov	r1, r5
 800e2ba:	4630      	mov	r0, r6
 800e2bc:	f000 f93a 	bl	800e534 <__swsetup_r>
 800e2c0:	b170      	cbz	r0, 800e2e0 <_vfiprintf_r+0x5c>
 800e2c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2c4:	07dc      	lsls	r4, r3, #31
 800e2c6:	d504      	bpl.n	800e2d2 <_vfiprintf_r+0x4e>
 800e2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e2cc:	b01d      	add	sp, #116	; 0x74
 800e2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d2:	89ab      	ldrh	r3, [r5, #12]
 800e2d4:	0598      	lsls	r0, r3, #22
 800e2d6:	d4f7      	bmi.n	800e2c8 <_vfiprintf_r+0x44>
 800e2d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2da:	f7fe fb11 	bl	800c900 <__retarget_lock_release_recursive>
 800e2de:	e7f3      	b.n	800e2c8 <_vfiprintf_r+0x44>
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	9309      	str	r3, [sp, #36]	; 0x24
 800e2e4:	2320      	movs	r3, #32
 800e2e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2ee:	2330      	movs	r3, #48	; 0x30
 800e2f0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e4a4 <_vfiprintf_r+0x220>
 800e2f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2f8:	f04f 0901 	mov.w	r9, #1
 800e2fc:	4623      	mov	r3, r4
 800e2fe:	469a      	mov	sl, r3
 800e300:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e304:	b10a      	cbz	r2, 800e30a <_vfiprintf_r+0x86>
 800e306:	2a25      	cmp	r2, #37	; 0x25
 800e308:	d1f9      	bne.n	800e2fe <_vfiprintf_r+0x7a>
 800e30a:	ebba 0b04 	subs.w	fp, sl, r4
 800e30e:	d00b      	beq.n	800e328 <_vfiprintf_r+0xa4>
 800e310:	465b      	mov	r3, fp
 800e312:	4622      	mov	r2, r4
 800e314:	4629      	mov	r1, r5
 800e316:	4630      	mov	r0, r6
 800e318:	f7ff ffa2 	bl	800e260 <__sfputs_r>
 800e31c:	3001      	adds	r0, #1
 800e31e:	f000 80a9 	beq.w	800e474 <_vfiprintf_r+0x1f0>
 800e322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e324:	445a      	add	r2, fp
 800e326:	9209      	str	r2, [sp, #36]	; 0x24
 800e328:	f89a 3000 	ldrb.w	r3, [sl]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f000 80a1 	beq.w	800e474 <_vfiprintf_r+0x1f0>
 800e332:	2300      	movs	r3, #0
 800e334:	f04f 32ff 	mov.w	r2, #4294967295
 800e338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e33c:	f10a 0a01 	add.w	sl, sl, #1
 800e340:	9304      	str	r3, [sp, #16]
 800e342:	9307      	str	r3, [sp, #28]
 800e344:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e348:	931a      	str	r3, [sp, #104]	; 0x68
 800e34a:	4654      	mov	r4, sl
 800e34c:	2205      	movs	r2, #5
 800e34e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e352:	4854      	ldr	r0, [pc, #336]	; (800e4a4 <_vfiprintf_r+0x220>)
 800e354:	f7f1 ffc4 	bl	80002e0 <memchr>
 800e358:	9a04      	ldr	r2, [sp, #16]
 800e35a:	b9d8      	cbnz	r0, 800e394 <_vfiprintf_r+0x110>
 800e35c:	06d1      	lsls	r1, r2, #27
 800e35e:	bf44      	itt	mi
 800e360:	2320      	movmi	r3, #32
 800e362:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e366:	0713      	lsls	r3, r2, #28
 800e368:	bf44      	itt	mi
 800e36a:	232b      	movmi	r3, #43	; 0x2b
 800e36c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e370:	f89a 3000 	ldrb.w	r3, [sl]
 800e374:	2b2a      	cmp	r3, #42	; 0x2a
 800e376:	d015      	beq.n	800e3a4 <_vfiprintf_r+0x120>
 800e378:	9a07      	ldr	r2, [sp, #28]
 800e37a:	4654      	mov	r4, sl
 800e37c:	2000      	movs	r0, #0
 800e37e:	f04f 0c0a 	mov.w	ip, #10
 800e382:	4621      	mov	r1, r4
 800e384:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e388:	3b30      	subs	r3, #48	; 0x30
 800e38a:	2b09      	cmp	r3, #9
 800e38c:	d94d      	bls.n	800e42a <_vfiprintf_r+0x1a6>
 800e38e:	b1b0      	cbz	r0, 800e3be <_vfiprintf_r+0x13a>
 800e390:	9207      	str	r2, [sp, #28]
 800e392:	e014      	b.n	800e3be <_vfiprintf_r+0x13a>
 800e394:	eba0 0308 	sub.w	r3, r0, r8
 800e398:	fa09 f303 	lsl.w	r3, r9, r3
 800e39c:	4313      	orrs	r3, r2
 800e39e:	9304      	str	r3, [sp, #16]
 800e3a0:	46a2      	mov	sl, r4
 800e3a2:	e7d2      	b.n	800e34a <_vfiprintf_r+0xc6>
 800e3a4:	9b03      	ldr	r3, [sp, #12]
 800e3a6:	1d19      	adds	r1, r3, #4
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	9103      	str	r1, [sp, #12]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	bfbb      	ittet	lt
 800e3b0:	425b      	neglt	r3, r3
 800e3b2:	f042 0202 	orrlt.w	r2, r2, #2
 800e3b6:	9307      	strge	r3, [sp, #28]
 800e3b8:	9307      	strlt	r3, [sp, #28]
 800e3ba:	bfb8      	it	lt
 800e3bc:	9204      	strlt	r2, [sp, #16]
 800e3be:	7823      	ldrb	r3, [r4, #0]
 800e3c0:	2b2e      	cmp	r3, #46	; 0x2e
 800e3c2:	d10c      	bne.n	800e3de <_vfiprintf_r+0x15a>
 800e3c4:	7863      	ldrb	r3, [r4, #1]
 800e3c6:	2b2a      	cmp	r3, #42	; 0x2a
 800e3c8:	d134      	bne.n	800e434 <_vfiprintf_r+0x1b0>
 800e3ca:	9b03      	ldr	r3, [sp, #12]
 800e3cc:	1d1a      	adds	r2, r3, #4
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	9203      	str	r2, [sp, #12]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	bfb8      	it	lt
 800e3d6:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3da:	3402      	adds	r4, #2
 800e3dc:	9305      	str	r3, [sp, #20]
 800e3de:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e4b4 <_vfiprintf_r+0x230>
 800e3e2:	7821      	ldrb	r1, [r4, #0]
 800e3e4:	2203      	movs	r2, #3
 800e3e6:	4650      	mov	r0, sl
 800e3e8:	f7f1 ff7a 	bl	80002e0 <memchr>
 800e3ec:	b138      	cbz	r0, 800e3fe <_vfiprintf_r+0x17a>
 800e3ee:	9b04      	ldr	r3, [sp, #16]
 800e3f0:	eba0 000a 	sub.w	r0, r0, sl
 800e3f4:	2240      	movs	r2, #64	; 0x40
 800e3f6:	4082      	lsls	r2, r0
 800e3f8:	4313      	orrs	r3, r2
 800e3fa:	3401      	adds	r4, #1
 800e3fc:	9304      	str	r3, [sp, #16]
 800e3fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e402:	4829      	ldr	r0, [pc, #164]	; (800e4a8 <_vfiprintf_r+0x224>)
 800e404:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e408:	2206      	movs	r2, #6
 800e40a:	f7f1 ff69 	bl	80002e0 <memchr>
 800e40e:	2800      	cmp	r0, #0
 800e410:	d03f      	beq.n	800e492 <_vfiprintf_r+0x20e>
 800e412:	4b26      	ldr	r3, [pc, #152]	; (800e4ac <_vfiprintf_r+0x228>)
 800e414:	bb1b      	cbnz	r3, 800e45e <_vfiprintf_r+0x1da>
 800e416:	9b03      	ldr	r3, [sp, #12]
 800e418:	3307      	adds	r3, #7
 800e41a:	f023 0307 	bic.w	r3, r3, #7
 800e41e:	3308      	adds	r3, #8
 800e420:	9303      	str	r3, [sp, #12]
 800e422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e424:	443b      	add	r3, r7
 800e426:	9309      	str	r3, [sp, #36]	; 0x24
 800e428:	e768      	b.n	800e2fc <_vfiprintf_r+0x78>
 800e42a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e42e:	460c      	mov	r4, r1
 800e430:	2001      	movs	r0, #1
 800e432:	e7a6      	b.n	800e382 <_vfiprintf_r+0xfe>
 800e434:	2300      	movs	r3, #0
 800e436:	3401      	adds	r4, #1
 800e438:	9305      	str	r3, [sp, #20]
 800e43a:	4619      	mov	r1, r3
 800e43c:	f04f 0c0a 	mov.w	ip, #10
 800e440:	4620      	mov	r0, r4
 800e442:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e446:	3a30      	subs	r2, #48	; 0x30
 800e448:	2a09      	cmp	r2, #9
 800e44a:	d903      	bls.n	800e454 <_vfiprintf_r+0x1d0>
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d0c6      	beq.n	800e3de <_vfiprintf_r+0x15a>
 800e450:	9105      	str	r1, [sp, #20]
 800e452:	e7c4      	b.n	800e3de <_vfiprintf_r+0x15a>
 800e454:	fb0c 2101 	mla	r1, ip, r1, r2
 800e458:	4604      	mov	r4, r0
 800e45a:	2301      	movs	r3, #1
 800e45c:	e7f0      	b.n	800e440 <_vfiprintf_r+0x1bc>
 800e45e:	ab03      	add	r3, sp, #12
 800e460:	9300      	str	r3, [sp, #0]
 800e462:	462a      	mov	r2, r5
 800e464:	4b12      	ldr	r3, [pc, #72]	; (800e4b0 <_vfiprintf_r+0x22c>)
 800e466:	a904      	add	r1, sp, #16
 800e468:	4630      	mov	r0, r6
 800e46a:	f7fd fcdd 	bl	800be28 <_printf_float>
 800e46e:	4607      	mov	r7, r0
 800e470:	1c78      	adds	r0, r7, #1
 800e472:	d1d6      	bne.n	800e422 <_vfiprintf_r+0x19e>
 800e474:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e476:	07d9      	lsls	r1, r3, #31
 800e478:	d405      	bmi.n	800e486 <_vfiprintf_r+0x202>
 800e47a:	89ab      	ldrh	r3, [r5, #12]
 800e47c:	059a      	lsls	r2, r3, #22
 800e47e:	d402      	bmi.n	800e486 <_vfiprintf_r+0x202>
 800e480:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e482:	f7fe fa3d 	bl	800c900 <__retarget_lock_release_recursive>
 800e486:	89ab      	ldrh	r3, [r5, #12]
 800e488:	065b      	lsls	r3, r3, #25
 800e48a:	f53f af1d 	bmi.w	800e2c8 <_vfiprintf_r+0x44>
 800e48e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e490:	e71c      	b.n	800e2cc <_vfiprintf_r+0x48>
 800e492:	ab03      	add	r3, sp, #12
 800e494:	9300      	str	r3, [sp, #0]
 800e496:	462a      	mov	r2, r5
 800e498:	4b05      	ldr	r3, [pc, #20]	; (800e4b0 <_vfiprintf_r+0x22c>)
 800e49a:	a904      	add	r1, sp, #16
 800e49c:	4630      	mov	r0, r6
 800e49e:	f7fd ff4b 	bl	800c338 <_printf_i>
 800e4a2:	e7e4      	b.n	800e46e <_vfiprintf_r+0x1ea>
 800e4a4:	0800ea3c 	.word	0x0800ea3c
 800e4a8:	0800ea46 	.word	0x0800ea46
 800e4ac:	0800be29 	.word	0x0800be29
 800e4b0:	0800e261 	.word	0x0800e261
 800e4b4:	0800ea42 	.word	0x0800ea42

0800e4b8 <__swbuf_r>:
 800e4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ba:	460e      	mov	r6, r1
 800e4bc:	4614      	mov	r4, r2
 800e4be:	4605      	mov	r5, r0
 800e4c0:	b118      	cbz	r0, 800e4ca <__swbuf_r+0x12>
 800e4c2:	6a03      	ldr	r3, [r0, #32]
 800e4c4:	b90b      	cbnz	r3, 800e4ca <__swbuf_r+0x12>
 800e4c6:	f7fe f8e5 	bl	800c694 <__sinit>
 800e4ca:	69a3      	ldr	r3, [r4, #24]
 800e4cc:	60a3      	str	r3, [r4, #8]
 800e4ce:	89a3      	ldrh	r3, [r4, #12]
 800e4d0:	071a      	lsls	r2, r3, #28
 800e4d2:	d525      	bpl.n	800e520 <__swbuf_r+0x68>
 800e4d4:	6923      	ldr	r3, [r4, #16]
 800e4d6:	b31b      	cbz	r3, 800e520 <__swbuf_r+0x68>
 800e4d8:	6823      	ldr	r3, [r4, #0]
 800e4da:	6922      	ldr	r2, [r4, #16]
 800e4dc:	1a98      	subs	r0, r3, r2
 800e4de:	6963      	ldr	r3, [r4, #20]
 800e4e0:	b2f6      	uxtb	r6, r6
 800e4e2:	4283      	cmp	r3, r0
 800e4e4:	4637      	mov	r7, r6
 800e4e6:	dc04      	bgt.n	800e4f2 <__swbuf_r+0x3a>
 800e4e8:	4621      	mov	r1, r4
 800e4ea:	4628      	mov	r0, r5
 800e4ec:	f7ff fdae 	bl	800e04c <_fflush_r>
 800e4f0:	b9e0      	cbnz	r0, 800e52c <__swbuf_r+0x74>
 800e4f2:	68a3      	ldr	r3, [r4, #8]
 800e4f4:	3b01      	subs	r3, #1
 800e4f6:	60a3      	str	r3, [r4, #8]
 800e4f8:	6823      	ldr	r3, [r4, #0]
 800e4fa:	1c5a      	adds	r2, r3, #1
 800e4fc:	6022      	str	r2, [r4, #0]
 800e4fe:	701e      	strb	r6, [r3, #0]
 800e500:	6962      	ldr	r2, [r4, #20]
 800e502:	1c43      	adds	r3, r0, #1
 800e504:	429a      	cmp	r2, r3
 800e506:	d004      	beq.n	800e512 <__swbuf_r+0x5a>
 800e508:	89a3      	ldrh	r3, [r4, #12]
 800e50a:	07db      	lsls	r3, r3, #31
 800e50c:	d506      	bpl.n	800e51c <__swbuf_r+0x64>
 800e50e:	2e0a      	cmp	r6, #10
 800e510:	d104      	bne.n	800e51c <__swbuf_r+0x64>
 800e512:	4621      	mov	r1, r4
 800e514:	4628      	mov	r0, r5
 800e516:	f7ff fd99 	bl	800e04c <_fflush_r>
 800e51a:	b938      	cbnz	r0, 800e52c <__swbuf_r+0x74>
 800e51c:	4638      	mov	r0, r7
 800e51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e520:	4621      	mov	r1, r4
 800e522:	4628      	mov	r0, r5
 800e524:	f000 f806 	bl	800e534 <__swsetup_r>
 800e528:	2800      	cmp	r0, #0
 800e52a:	d0d5      	beq.n	800e4d8 <__swbuf_r+0x20>
 800e52c:	f04f 37ff 	mov.w	r7, #4294967295
 800e530:	e7f4      	b.n	800e51c <__swbuf_r+0x64>
	...

0800e534 <__swsetup_r>:
 800e534:	b538      	push	{r3, r4, r5, lr}
 800e536:	4b2a      	ldr	r3, [pc, #168]	; (800e5e0 <__swsetup_r+0xac>)
 800e538:	4605      	mov	r5, r0
 800e53a:	6818      	ldr	r0, [r3, #0]
 800e53c:	460c      	mov	r4, r1
 800e53e:	b118      	cbz	r0, 800e548 <__swsetup_r+0x14>
 800e540:	6a03      	ldr	r3, [r0, #32]
 800e542:	b90b      	cbnz	r3, 800e548 <__swsetup_r+0x14>
 800e544:	f7fe f8a6 	bl	800c694 <__sinit>
 800e548:	89a3      	ldrh	r3, [r4, #12]
 800e54a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e54e:	0718      	lsls	r0, r3, #28
 800e550:	d422      	bmi.n	800e598 <__swsetup_r+0x64>
 800e552:	06d9      	lsls	r1, r3, #27
 800e554:	d407      	bmi.n	800e566 <__swsetup_r+0x32>
 800e556:	2309      	movs	r3, #9
 800e558:	602b      	str	r3, [r5, #0]
 800e55a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e55e:	81a3      	strh	r3, [r4, #12]
 800e560:	f04f 30ff 	mov.w	r0, #4294967295
 800e564:	e034      	b.n	800e5d0 <__swsetup_r+0x9c>
 800e566:	0758      	lsls	r0, r3, #29
 800e568:	d512      	bpl.n	800e590 <__swsetup_r+0x5c>
 800e56a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e56c:	b141      	cbz	r1, 800e580 <__swsetup_r+0x4c>
 800e56e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e572:	4299      	cmp	r1, r3
 800e574:	d002      	beq.n	800e57c <__swsetup_r+0x48>
 800e576:	4628      	mov	r0, r5
 800e578:	f7fe ffc2 	bl	800d500 <_free_r>
 800e57c:	2300      	movs	r3, #0
 800e57e:	6363      	str	r3, [r4, #52]	; 0x34
 800e580:	89a3      	ldrh	r3, [r4, #12]
 800e582:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e586:	81a3      	strh	r3, [r4, #12]
 800e588:	2300      	movs	r3, #0
 800e58a:	6063      	str	r3, [r4, #4]
 800e58c:	6923      	ldr	r3, [r4, #16]
 800e58e:	6023      	str	r3, [r4, #0]
 800e590:	89a3      	ldrh	r3, [r4, #12]
 800e592:	f043 0308 	orr.w	r3, r3, #8
 800e596:	81a3      	strh	r3, [r4, #12]
 800e598:	6923      	ldr	r3, [r4, #16]
 800e59a:	b94b      	cbnz	r3, 800e5b0 <__swsetup_r+0x7c>
 800e59c:	89a3      	ldrh	r3, [r4, #12]
 800e59e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e5a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e5a6:	d003      	beq.n	800e5b0 <__swsetup_r+0x7c>
 800e5a8:	4621      	mov	r1, r4
 800e5aa:	4628      	mov	r0, r5
 800e5ac:	f000 f884 	bl	800e6b8 <__smakebuf_r>
 800e5b0:	89a0      	ldrh	r0, [r4, #12]
 800e5b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5b6:	f010 0301 	ands.w	r3, r0, #1
 800e5ba:	d00a      	beq.n	800e5d2 <__swsetup_r+0x9e>
 800e5bc:	2300      	movs	r3, #0
 800e5be:	60a3      	str	r3, [r4, #8]
 800e5c0:	6963      	ldr	r3, [r4, #20]
 800e5c2:	425b      	negs	r3, r3
 800e5c4:	61a3      	str	r3, [r4, #24]
 800e5c6:	6923      	ldr	r3, [r4, #16]
 800e5c8:	b943      	cbnz	r3, 800e5dc <__swsetup_r+0xa8>
 800e5ca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e5ce:	d1c4      	bne.n	800e55a <__swsetup_r+0x26>
 800e5d0:	bd38      	pop	{r3, r4, r5, pc}
 800e5d2:	0781      	lsls	r1, r0, #30
 800e5d4:	bf58      	it	pl
 800e5d6:	6963      	ldrpl	r3, [r4, #20]
 800e5d8:	60a3      	str	r3, [r4, #8]
 800e5da:	e7f4      	b.n	800e5c6 <__swsetup_r+0x92>
 800e5dc:	2000      	movs	r0, #0
 800e5de:	e7f7      	b.n	800e5d0 <__swsetup_r+0x9c>
 800e5e0:	24000198 	.word	0x24000198

0800e5e4 <_raise_r>:
 800e5e4:	291f      	cmp	r1, #31
 800e5e6:	b538      	push	{r3, r4, r5, lr}
 800e5e8:	4604      	mov	r4, r0
 800e5ea:	460d      	mov	r5, r1
 800e5ec:	d904      	bls.n	800e5f8 <_raise_r+0x14>
 800e5ee:	2316      	movs	r3, #22
 800e5f0:	6003      	str	r3, [r0, #0]
 800e5f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e5f6:	bd38      	pop	{r3, r4, r5, pc}
 800e5f8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e5fa:	b112      	cbz	r2, 800e602 <_raise_r+0x1e>
 800e5fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e600:	b94b      	cbnz	r3, 800e616 <_raise_r+0x32>
 800e602:	4620      	mov	r0, r4
 800e604:	f000 f830 	bl	800e668 <_getpid_r>
 800e608:	462a      	mov	r2, r5
 800e60a:	4601      	mov	r1, r0
 800e60c:	4620      	mov	r0, r4
 800e60e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e612:	f000 b817 	b.w	800e644 <_kill_r>
 800e616:	2b01      	cmp	r3, #1
 800e618:	d00a      	beq.n	800e630 <_raise_r+0x4c>
 800e61a:	1c59      	adds	r1, r3, #1
 800e61c:	d103      	bne.n	800e626 <_raise_r+0x42>
 800e61e:	2316      	movs	r3, #22
 800e620:	6003      	str	r3, [r0, #0]
 800e622:	2001      	movs	r0, #1
 800e624:	e7e7      	b.n	800e5f6 <_raise_r+0x12>
 800e626:	2400      	movs	r4, #0
 800e628:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e62c:	4628      	mov	r0, r5
 800e62e:	4798      	blx	r3
 800e630:	2000      	movs	r0, #0
 800e632:	e7e0      	b.n	800e5f6 <_raise_r+0x12>

0800e634 <raise>:
 800e634:	4b02      	ldr	r3, [pc, #8]	; (800e640 <raise+0xc>)
 800e636:	4601      	mov	r1, r0
 800e638:	6818      	ldr	r0, [r3, #0]
 800e63a:	f7ff bfd3 	b.w	800e5e4 <_raise_r>
 800e63e:	bf00      	nop
 800e640:	24000198 	.word	0x24000198

0800e644 <_kill_r>:
 800e644:	b538      	push	{r3, r4, r5, lr}
 800e646:	4d07      	ldr	r5, [pc, #28]	; (800e664 <_kill_r+0x20>)
 800e648:	2300      	movs	r3, #0
 800e64a:	4604      	mov	r4, r0
 800e64c:	4608      	mov	r0, r1
 800e64e:	4611      	mov	r1, r2
 800e650:	602b      	str	r3, [r5, #0]
 800e652:	f7f2 fcad 	bl	8000fb0 <_kill>
 800e656:	1c43      	adds	r3, r0, #1
 800e658:	d102      	bne.n	800e660 <_kill_r+0x1c>
 800e65a:	682b      	ldr	r3, [r5, #0]
 800e65c:	b103      	cbz	r3, 800e660 <_kill_r+0x1c>
 800e65e:	6023      	str	r3, [r4, #0]
 800e660:	bd38      	pop	{r3, r4, r5, pc}
 800e662:	bf00      	nop
 800e664:	24002268 	.word	0x24002268

0800e668 <_getpid_r>:
 800e668:	f7f2 bc9a 	b.w	8000fa0 <_getpid>

0800e66c <__swhatbuf_r>:
 800e66c:	b570      	push	{r4, r5, r6, lr}
 800e66e:	460c      	mov	r4, r1
 800e670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e674:	2900      	cmp	r1, #0
 800e676:	b096      	sub	sp, #88	; 0x58
 800e678:	4615      	mov	r5, r2
 800e67a:	461e      	mov	r6, r3
 800e67c:	da0d      	bge.n	800e69a <__swhatbuf_r+0x2e>
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e684:	f04f 0100 	mov.w	r1, #0
 800e688:	bf0c      	ite	eq
 800e68a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e68e:	2340      	movne	r3, #64	; 0x40
 800e690:	2000      	movs	r0, #0
 800e692:	6031      	str	r1, [r6, #0]
 800e694:	602b      	str	r3, [r5, #0]
 800e696:	b016      	add	sp, #88	; 0x58
 800e698:	bd70      	pop	{r4, r5, r6, pc}
 800e69a:	466a      	mov	r2, sp
 800e69c:	f000 f848 	bl	800e730 <_fstat_r>
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	dbec      	blt.n	800e67e <__swhatbuf_r+0x12>
 800e6a4:	9901      	ldr	r1, [sp, #4]
 800e6a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e6aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e6ae:	4259      	negs	r1, r3
 800e6b0:	4159      	adcs	r1, r3
 800e6b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6b6:	e7eb      	b.n	800e690 <__swhatbuf_r+0x24>

0800e6b8 <__smakebuf_r>:
 800e6b8:	898b      	ldrh	r3, [r1, #12]
 800e6ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e6bc:	079d      	lsls	r5, r3, #30
 800e6be:	4606      	mov	r6, r0
 800e6c0:	460c      	mov	r4, r1
 800e6c2:	d507      	bpl.n	800e6d4 <__smakebuf_r+0x1c>
 800e6c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e6c8:	6023      	str	r3, [r4, #0]
 800e6ca:	6123      	str	r3, [r4, #16]
 800e6cc:	2301      	movs	r3, #1
 800e6ce:	6163      	str	r3, [r4, #20]
 800e6d0:	b002      	add	sp, #8
 800e6d2:	bd70      	pop	{r4, r5, r6, pc}
 800e6d4:	ab01      	add	r3, sp, #4
 800e6d6:	466a      	mov	r2, sp
 800e6d8:	f7ff ffc8 	bl	800e66c <__swhatbuf_r>
 800e6dc:	9900      	ldr	r1, [sp, #0]
 800e6de:	4605      	mov	r5, r0
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	f7fd fa85 	bl	800bbf0 <_malloc_r>
 800e6e6:	b948      	cbnz	r0, 800e6fc <__smakebuf_r+0x44>
 800e6e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6ec:	059a      	lsls	r2, r3, #22
 800e6ee:	d4ef      	bmi.n	800e6d0 <__smakebuf_r+0x18>
 800e6f0:	f023 0303 	bic.w	r3, r3, #3
 800e6f4:	f043 0302 	orr.w	r3, r3, #2
 800e6f8:	81a3      	strh	r3, [r4, #12]
 800e6fa:	e7e3      	b.n	800e6c4 <__smakebuf_r+0xc>
 800e6fc:	89a3      	ldrh	r3, [r4, #12]
 800e6fe:	6020      	str	r0, [r4, #0]
 800e700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e704:	81a3      	strh	r3, [r4, #12]
 800e706:	9b00      	ldr	r3, [sp, #0]
 800e708:	6163      	str	r3, [r4, #20]
 800e70a:	9b01      	ldr	r3, [sp, #4]
 800e70c:	6120      	str	r0, [r4, #16]
 800e70e:	b15b      	cbz	r3, 800e728 <__smakebuf_r+0x70>
 800e710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e714:	4630      	mov	r0, r6
 800e716:	f000 f81d 	bl	800e754 <_isatty_r>
 800e71a:	b128      	cbz	r0, 800e728 <__smakebuf_r+0x70>
 800e71c:	89a3      	ldrh	r3, [r4, #12]
 800e71e:	f023 0303 	bic.w	r3, r3, #3
 800e722:	f043 0301 	orr.w	r3, r3, #1
 800e726:	81a3      	strh	r3, [r4, #12]
 800e728:	89a3      	ldrh	r3, [r4, #12]
 800e72a:	431d      	orrs	r5, r3
 800e72c:	81a5      	strh	r5, [r4, #12]
 800e72e:	e7cf      	b.n	800e6d0 <__smakebuf_r+0x18>

0800e730 <_fstat_r>:
 800e730:	b538      	push	{r3, r4, r5, lr}
 800e732:	4d07      	ldr	r5, [pc, #28]	; (800e750 <_fstat_r+0x20>)
 800e734:	2300      	movs	r3, #0
 800e736:	4604      	mov	r4, r0
 800e738:	4608      	mov	r0, r1
 800e73a:	4611      	mov	r1, r2
 800e73c:	602b      	str	r3, [r5, #0]
 800e73e:	f7f2 fc96 	bl	800106e <_fstat>
 800e742:	1c43      	adds	r3, r0, #1
 800e744:	d102      	bne.n	800e74c <_fstat_r+0x1c>
 800e746:	682b      	ldr	r3, [r5, #0]
 800e748:	b103      	cbz	r3, 800e74c <_fstat_r+0x1c>
 800e74a:	6023      	str	r3, [r4, #0]
 800e74c:	bd38      	pop	{r3, r4, r5, pc}
 800e74e:	bf00      	nop
 800e750:	24002268 	.word	0x24002268

0800e754 <_isatty_r>:
 800e754:	b538      	push	{r3, r4, r5, lr}
 800e756:	4d06      	ldr	r5, [pc, #24]	; (800e770 <_isatty_r+0x1c>)
 800e758:	2300      	movs	r3, #0
 800e75a:	4604      	mov	r4, r0
 800e75c:	4608      	mov	r0, r1
 800e75e:	602b      	str	r3, [r5, #0]
 800e760:	f7f2 fc95 	bl	800108e <_isatty>
 800e764:	1c43      	adds	r3, r0, #1
 800e766:	d102      	bne.n	800e76e <_isatty_r+0x1a>
 800e768:	682b      	ldr	r3, [r5, #0]
 800e76a:	b103      	cbz	r3, 800e76e <_isatty_r+0x1a>
 800e76c:	6023      	str	r3, [r4, #0]
 800e76e:	bd38      	pop	{r3, r4, r5, pc}
 800e770:	24002268 	.word	0x24002268

0800e774 <_init>:
 800e774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e776:	bf00      	nop
 800e778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e77a:	bc08      	pop	{r3}
 800e77c:	469e      	mov	lr, r3
 800e77e:	4770      	bx	lr

0800e780 <_fini>:
 800e780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e782:	bf00      	nop
 800e784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e786:	bc08      	pop	{r3}
 800e788:	469e      	mov	lr, r3
 800e78a:	4770      	bx	lr
