<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="MSS_SubSystem_sb::work"/><component name="Top_Level::work"/><component name="MiV_Core32::work"/><component name="JTAG::work"/><component name="AHBtoAPB3::work"/><component name="Timer::work"/><component name="AHB_Slave2MasterBridge::work"/><component name="AHB_MMIO::work"/><component name="AHB_MEM::work"/><component name="APB3_Bus::work"/><component name="MSS_SubSystem_sb_HPMS::work"/><component name="BasicIO_Interface::work"/><component name="CoreGPIO_C1::work"/><component name="COREI2C_C0::work"/><device die="PA4MGL2500_N" family="IGLOO2" package="vf256"/><SmartGen version="8.0"/></workspace>