{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:51:58 2018 " "Info: Processing started: Thu Dec 06 11:51:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relogio -c relogio --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relogio -c relogio --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_28 " "Info: Assuming node \"iCLK_28\" is an undefined clock" {  } { { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controlador:relogio\|resto\[4\] " "Info: Detected ripple clock \"controlador:relogio\|resto\[4\]\" as buffer" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador:relogio\|resto\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador:relogio\|resto\[3\] " "Info: Detected ripple clock \"controlador:relogio\|resto\[3\]\" as buffer" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador:relogio\|resto\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador:relogio\|resto\[2\] " "Info: Detected ripple clock \"controlador:relogio\|resto\[2\]\" as buffer" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador:relogio\|resto\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador:relogio\|resto\[1\] " "Info: Detected ripple clock \"controlador:relogio\|resto\[1\]\" as buffer" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador:relogio\|resto\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador:relogio\|resto\[0\] " "Info: Detected ripple clock \"controlador:relogio\|resto\[0\]\" as buffer" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador:relogio\|resto\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "modularizador:modulacao\|saida " "Info: Detected ripple clock \"modularizador:modulacao\|saida\" as buffer" {  } { { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modularizador:modulacao\|saida" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_28 register controlador:relogio\|minutoD\[27\] register controlador:relogio\|resto\[4\] 131.61 MHz 7.598 ns Internal " "Info: Clock \"iCLK_28\" has Internal fmax of 131.61 MHz between source register \"controlador:relogio\|minutoD\[27\]\" and destination register \"controlador:relogio\|resto\[4\]\" (period= 7.598 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.874 ns + Longest register register " "Info: + Longest register to register delay is 4.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador:relogio\|minutoD\[27\] 1 REG LCFF_X62_Y38_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y38_N23; Fanout = 3; REG Node = 'controlador:relogio\|minutoD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador:relogio|minutoD[27] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.398 ns) 1.648 ns controlador:relogio\|Equal3~7 2 COMB LCCOMB_X63_Y39_N18 1 " "Info: 2: + IC(1.250 ns) + CELL(0.398 ns) = 1.648 ns; Loc. = LCCOMB_X63_Y39_N18; Fanout = 1; COMB Node = 'controlador:relogio\|Equal3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { controlador:relogio|minutoD[27] controlador:relogio|Equal3~7 } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 2.298 ns controlador:relogio\|Equal3~9 3 COMB LCCOMB_X63_Y39_N22 5 " "Info: 3: + IC(0.257 ns) + CELL(0.393 ns) = 2.298 ns; Loc. = LCCOMB_X63_Y39_N22; Fanout = 5; COMB Node = 'controlador:relogio\|Equal3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { controlador:relogio|Equal3~7 controlador:relogio|Equal3~9 } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.150 ns) 3.982 ns controlador:relogio\|resto\[4\]~2 4 COMB LCCOMB_X68_Y33_N8 33 " "Info: 4: + IC(1.534 ns) + CELL(0.150 ns) = 3.982 ns; Loc. = LCCOMB_X68_Y33_N8; Fanout = 33; COMB Node = 'controlador:relogio\|resto\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { controlador:relogio|Equal3~9 controlador:relogio|resto[4]~2 } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.874 ns controlador:relogio\|resto\[4\] 5 REG LCFF_X68_Y33_N31 6 " "Info: 5: + IC(0.232 ns) + CELL(0.660 ns) = 4.874 ns; Loc. = LCFF_X68_Y33_N31; Fanout = 6; REG Node = 'controlador:relogio\|resto\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { controlador:relogio|resto[4]~2 controlador:relogio|resto[4] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 32.85 % ) " "Info: Total cell delay = 1.601 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.273 ns ( 67.15 % ) " "Info: Total interconnect delay = 3.273 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { controlador:relogio|minutoD[27] controlador:relogio|Equal3~7 controlador:relogio|Equal3~9 controlador:relogio|resto[4]~2 controlador:relogio|resto[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { controlador:relogio|minutoD[27] {} controlador:relogio|Equal3~7 {} controlador:relogio|Equal3~9 {} controlador:relogio|resto[4]~2 {} controlador:relogio|resto[4] {} } { 0.000ns 1.250ns 0.257ns 1.534ns 0.232ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.510 ns - Smallest " "Info: - Smallest clock skew is -2.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 destination 5.023 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_28\" to destination register is 5.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 2; CLK Node = 'iCLK_28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.686 ns modularizador:modulacao\|saida 2 REG LCFF_X69_Y31_N9 9 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.686 ns; Loc. = LCFF_X69_Y31_N9; Fanout = 9; REG Node = 'modularizador:modulacao\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { iCLK_28 modularizador:modulacao|saida } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.537 ns) 5.023 ns controlador:relogio\|resto\[4\] 3 REG LCFF_X68_Y33_N31 6 " "Info: 3: + IC(0.800 ns) + CELL(0.537 ns) = 5.023 ns; Loc. = LCFF_X68_Y33_N31; Fanout = 6; REG Node = 'controlador:relogio\|resto\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { modularizador:modulacao|saida controlador:relogio|resto[4] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 45.85 % ) " "Info: Total cell delay = 2.303 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.720 ns ( 54.15 % ) " "Info: Total interconnect delay = 2.720 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[4] {} } { 0.000ns 0.000ns 1.920ns 0.800ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 source 7.533 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_28\" to source register is 7.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 2; CLK Node = 'iCLK_28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.686 ns modularizador:modulacao\|saida 2 REG LCFF_X69_Y31_N9 9 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.686 ns; Loc. = LCFF_X69_Y31_N9; Fanout = 9; REG Node = 'modularizador:modulacao\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { iCLK_28 modularizador:modulacao|saida } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.000 ns) 5.833 ns modularizador:modulacao\|saida~clkctrl 3 COMB CLKCTRL_G11 164 " "Info: 3: + IC(2.147 ns) + CELL(0.000 ns) = 5.833 ns; Loc. = CLKCTRL_G11; Fanout = 164; COMB Node = 'modularizador:modulacao\|saida~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { modularizador:modulacao|saida modularizador:modulacao|saida~clkctrl } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.537 ns) 7.533 ns controlador:relogio\|minutoD\[27\] 4 REG LCFF_X62_Y38_N23 3 " "Info: 4: + IC(1.163 ns) + CELL(0.537 ns) = 7.533 ns; Loc. = LCFF_X62_Y38_N23; Fanout = 3; REG Node = 'controlador:relogio\|minutoD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { modularizador:modulacao|saida~clkctrl controlador:relogio|minutoD[27] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.57 % ) " "Info: Total cell delay = 2.303 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.230 ns ( 69.43 % ) " "Info: Total interconnect delay = 5.230 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { iCLK_28 modularizador:modulacao|saida modularizador:modulacao|saida~clkctrl controlador:relogio|minutoD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} modularizador:modulacao|saida~clkctrl {} controlador:relogio|minutoD[27] {} } { 0.000ns 0.000ns 1.920ns 2.147ns 1.163ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[4] {} } { 0.000ns 0.000ns 1.920ns 0.800ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { iCLK_28 modularizador:modulacao|saida modularizador:modulacao|saida~clkctrl controlador:relogio|minutoD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} modularizador:modulacao|saida~clkctrl {} controlador:relogio|minutoD[27] {} } { 0.000ns 0.000ns 1.920ns 2.147ns 1.163ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { controlador:relogio|minutoD[27] controlador:relogio|Equal3~7 controlador:relogio|Equal3~9 controlador:relogio|resto[4]~2 controlador:relogio|resto[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { controlador:relogio|minutoD[27] {} controlador:relogio|Equal3~7 {} controlador:relogio|Equal3~9 {} controlador:relogio|resto[4]~2 {} controlador:relogio|resto[4] {} } { 0.000ns 1.250ns 0.257ns 1.534ns 0.232ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[4] {} } { 0.000ns 0.000ns 1.920ns 0.800ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { iCLK_28 modularizador:modulacao|saida modularizador:modulacao|saida~clkctrl controlador:relogio|minutoD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} modularizador:modulacao|saida~clkctrl {} controlador:relogio|minutoD[27] {} } { 0.000ns 0.000ns 1.920ns 2.147ns 1.163ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "iCLK_28 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"iCLK_28\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controlador:relogio\|resto\[2\] controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB iCLK_28 1.88 ns " "Info: Found hold time violation between source  pin or register \"controlador:relogio\|resto\[2\]\" and destination pin or register \"controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB\" for clock \"iCLK_28\" (Hold time is 1.88 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.463 ns + Largest " "Info: + Largest clock skew is 4.463 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 destination 9.789 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_28\" to destination register is 9.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 2; CLK Node = 'iCLK_28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.686 ns modularizador:modulacao\|saida 2 REG LCFF_X69_Y31_N9 9 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.686 ns; Loc. = LCFF_X69_Y31_N9; Fanout = 9; REG Node = 'modularizador:modulacao\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { iCLK_28 modularizador:modulacao|saida } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.787 ns) 5.251 ns controlador:relogio\|resto\[1\] 3 REG LCFF_X68_Y32_N17 8 " "Info: 3: + IC(0.778 ns) + CELL(0.787 ns) = 5.251 ns; Loc. = LCFF_X68_Y32_N17; Fanout = 8; REG Node = 'controlador:relogio\|resto\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { modularizador:modulacao|saida controlador:relogio|resto[1] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(0.000 ns) 7.963 ns controlador:relogio\|resto\[1\]~clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(2.712 ns) + CELL(0.000 ns) = 7.963 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'controlador:relogio\|resto\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.537 ns) 9.789 ns controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB 5 REG LCFF_X66_Y1_N1 10 " "Info: 5: + IC(1.289 ns) + CELL(0.537 ns) = 9.789 ns; Loc. = LCFF_X66_Y1_N1; Fanout = 10; REG Node = 'controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 31.57 % ) " "Info: Total cell delay = 3.090 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.699 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.699 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[1] {} controlador:relogio|resto[1]~clkctrl {} controlador:relogio|contador:cont3|flipflopT:cont1|QB {} } { 0.000ns 0.000ns 1.920ns 0.778ns 2.712ns 1.289ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 source 5.326 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_28\" to source register is 5.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 2; CLK Node = 'iCLK_28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.686 ns modularizador:modulacao\|saida 2 REG LCFF_X69_Y31_N9 9 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.686 ns; Loc. = LCFF_X69_Y31_N9; Fanout = 9; REG Node = 'modularizador:modulacao\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { iCLK_28 modularizador:modulacao|saida } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.537 ns) 5.326 ns controlador:relogio\|resto\[2\] 3 REG LCFF_X68_Y37_N11 8 " "Info: 3: + IC(1.103 ns) + CELL(0.537 ns) = 5.326 ns; Loc. = LCFF_X68_Y37_N11; Fanout = 8; REG Node = 'controlador:relogio\|resto\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { modularizador:modulacao|saida controlador:relogio|resto[2] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 43.24 % ) " "Info: Total cell delay = 2.303 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.023 ns ( 56.76 % ) " "Info: Total interconnect delay = 3.023 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[2] {} } { 0.000ns 0.000ns 1.920ns 1.103ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[1] {} controlador:relogio|resto[1]~clkctrl {} controlador:relogio|contador:cont3|flipflopT:cont1|QB {} } { 0.000ns 0.000ns 1.920ns 0.778ns 2.712ns 1.289ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[2] {} } { 0.000ns 0.000ns 1.920ns 1.103ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.599 ns - Shortest register register " "Info: - Shortest register to register delay is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador:relogio\|resto\[2\] 1 REG LCFF_X68_Y37_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y37_N11; Fanout = 8; REG Node = 'controlador:relogio\|resto\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador:relogio|resto[2] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(0.150 ns) 2.515 ns controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB~0 2 COMB LCCOMB_X66_Y1_N0 1 " "Info: 2: + IC(2.365 ns) + CELL(0.150 ns) = 2.515 ns; Loc. = LCCOMB_X66_Y1_N0; Fanout = 1; COMB Node = 'controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { controlador:relogio|resto[2] controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.599 ns controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB 3 REG LCFF_X66_Y1_N1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.599 ns; Loc. = LCFF_X66_Y1_N1; Fanout = 10; REG Node = 'controlador:relogio\|contador:cont3\|flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.00 % ) " "Info: Total cell delay = 0.234 ns ( 9.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.365 ns ( 91.00 % ) " "Info: Total interconnect delay = 2.365 ns ( 91.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { controlador:relogio|resto[2] controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { controlador:relogio|resto[2] {} controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 {} controlador:relogio|contador:cont3|flipflopT:cont1|QB {} } { 0.000ns 2.365ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[1] {} controlador:relogio|resto[1]~clkctrl {} controlador:relogio|contador:cont3|flipflopT:cont1|QB {} } { 0.000ns 0.000ns 1.920ns 0.778ns 2.712ns 1.289ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[2] {} } { 0.000ns 0.000ns 1.920ns 1.103ns } { 0.000ns 0.979ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { controlador:relogio|resto[2] controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 controlador:relogio|contador:cont3|flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { controlador:relogio|resto[2] {} controlador:relogio|contador:cont3|flipflopT:cont1|QB~0 {} controlador:relogio|contador:cont3|flipflopT:cont1|QB {} } { 0.000ns 2.365ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_28 oHEX2_D\[3\] controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB 18.152 ns register " "Info: tco from clock \"iCLK_28\" to destination pin \"oHEX2_D\[3\]\" through register \"controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB\" is 18.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_28 source 9.789 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_28\" to source register is 9.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_28 1 CLK PIN_E16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 2; CLK Node = 'iCLK_28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.686 ns modularizador:modulacao\|saida 2 REG LCFF_X69_Y31_N9 9 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.686 ns; Loc. = LCFF_X69_Y31_N9; Fanout = 9; REG Node = 'modularizador:modulacao\|saida'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { iCLK_28 modularizador:modulacao|saida } "NODE_NAME" } } { "../modularizador/modularizador.vhd" "" { Text "C:/altera/luizagianshiro/modularizador/modularizador.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.787 ns) 5.251 ns controlador:relogio\|resto\[1\] 3 REG LCFF_X68_Y32_N17 8 " "Info: 3: + IC(0.778 ns) + CELL(0.787 ns) = 5.251 ns; Loc. = LCFF_X68_Y32_N17; Fanout = 8; REG Node = 'controlador:relogio\|resto\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { modularizador:modulacao|saida controlador:relogio|resto[1] } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(0.000 ns) 7.963 ns controlador:relogio\|resto\[1\]~clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(2.712 ns) + CELL(0.000 ns) = 7.963 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'controlador:relogio\|resto\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl } "NODE_NAME" } } { "controlador.vhd" "" { Text "C:/altera/luizagianshiro/relogio/controlador.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.537 ns) 9.789 ns controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB 5 REG LCFF_X66_Y1_N3 8 " "Info: 5: + IC(1.289 ns) + CELL(0.537 ns) = 9.789 ns; Loc. = LCFF_X66_Y1_N3; Fanout = 8; REG Node = 'controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont4|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 31.57 % ) " "Info: Total cell delay = 3.090 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.699 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.699 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[1] {} controlador:relogio|resto[1]~clkctrl {} controlador:relogio|contador:cont3|flipflopT:cont4|QB {} } { 0.000ns 0.000ns 1.920ns 0.778ns 2.712ns 1.289ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.113 ns + Longest register pin " "Info: + Longest register to pin delay is 8.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB 1 REG LCFF_X66_Y1_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y1_N3; Fanout = 8; REG Node = 'controlador:relogio\|contador:cont3\|flipflopT:cont4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador:relogio|contador:cont3|flipflopT:cont4|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.438 ns) 1.001 ns controlador:relogio\|contador:cont3\|BinToHex4:hex\|oHEX0_D\[3\]~3 2 COMB LCCOMB_X66_Y1_N6 1 " "Info: 2: + IC(0.563 ns) + CELL(0.438 ns) = 1.001 ns; Loc. = LCCOMB_X66_Y1_N6; Fanout = 1; COMB Node = 'controlador:relogio\|contador:cont3\|BinToHex4:hex\|oHEX0_D\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { controlador:relogio|contador:cont3|flipflopT:cont4|QB controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.304 ns) + CELL(2.808 ns) 8.113 ns oHEX2_D\[3\] 3 PIN PIN_AG4 0 " "Info: 3: + IC(4.304 ns) + CELL(2.808 ns) = 8.113 ns; Loc. = PIN_AG4; Fanout = 0; PIN Node = 'oHEX2_D\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.112 ns" { controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "relogio.vhd" "" { Text "C:/altera/luizagianshiro/relogio/relogio.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 40.01 % ) " "Info: Total cell delay = 3.246 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.867 ns ( 59.99 % ) " "Info: Total interconnect delay = 4.867 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { controlador:relogio|contador:cont3|flipflopT:cont4|QB controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { controlador:relogio|contador:cont3|flipflopT:cont4|QB {} controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 {} oHEX2_D[3] {} } { 0.000ns 0.563ns 4.304ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { iCLK_28 modularizador:modulacao|saida controlador:relogio|resto[1] controlador:relogio|resto[1]~clkctrl controlador:relogio|contador:cont3|flipflopT:cont4|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { iCLK_28 {} iCLK_28~combout {} modularizador:modulacao|saida {} controlador:relogio|resto[1] {} controlador:relogio|resto[1]~clkctrl {} controlador:relogio|contador:cont3|flipflopT:cont4|QB {} } { 0.000ns 0.000ns 1.920ns 0.778ns 2.712ns 1.289ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { controlador:relogio|contador:cont3|flipflopT:cont4|QB controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 oHEX2_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.113 ns" { controlador:relogio|contador:cont3|flipflopT:cont4|QB {} controlador:relogio|contador:cont3|BinToHex4:hex|oHEX0_D[3]~3 {} oHEX2_D[3] {} } { 0.000ns 0.563ns 4.304ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:51:59 2018 " "Info: Processing ended: Thu Dec 06 11:51:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
