TimeQuest Timing Analyzer report for multicycle
Tue Nov 26 22:10:43 2013
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[1]'
 12. Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 13. Slow Model Hold: 'KEY[1]'
 14. Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 15. Slow Model Recovery: 'KEY[1]'
 16. Slow Model Removal: 'KEY[1]'
 17. Slow Model Minimum Pulse Width: 'KEY[1]'
 18. Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'KEY[1]'
 29. Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 30. Fast Model Hold: 'KEY[1]'
 31. Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 32. Fast Model Recovery: 'KEY[1]'
 33. Fast Model Removal: 'KEY[1]'
 34. Fast Model Minimum Pulse Width: 'KEY[1]'
 35. Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; multicycle                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; FSMExecute:FSMExecute|stop_operation_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FSMExecute:FSMExecute|stop_operation_finished } ;
; KEY[1]                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                                        ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 91.47 MHz ; 91.47 MHz       ; KEY[1]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -9.349 ; -555.948      ;
; FSMExecute:FSMExecute|stop_operation_finished ; -1.955 ; -11.447       ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.446 ; -15.937       ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.229  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 1.061 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -1.014 ; -14.663       ;
+--------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -342.222      ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -9.349 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.383     ;
; -9.283 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 10.316     ;
; -9.263 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.297     ;
; -9.218 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.252     ;
; -9.043 ; register_8bit_ir:IR3_reg|q[1] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 10.076     ;
; -9.040 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.074     ;
; -9.001 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.035     ;
; -8.988 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 10.022     ;
; -8.977 ; register_8bit_ir:IR3_reg|q[6] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 10.009     ;
; -8.974 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 10.007     ;
; -8.957 ; register_8bit_ir:IR3_reg|q[0] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.990      ;
; -8.954 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.988      ;
; -8.922 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.955      ;
; -8.912 ; register_8bit_ir:IR3_reg|q[3] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.945      ;
; -8.909 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.943      ;
; -8.902 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.936      ;
; -8.857 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.891      ;
; -8.787 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.821      ;
; -8.721 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.754      ;
; -8.710 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.744      ;
; -8.709 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.743      ;
; -8.701 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.735      ;
; -8.696 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.729      ;
; -8.695 ; register_8bit_ir:IR3_reg|q[2] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.728      ;
; -8.692 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.726      ;
; -8.680 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.713      ;
; -8.661 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.695      ;
; -8.656 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.690      ;
; -8.644 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.677      ;
; -8.640 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.674      ;
; -8.624 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.658      ;
; -8.595 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.628      ;
; -8.579 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.613      ;
; -8.575 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.609      ;
; -8.572 ; register_8bit_ir:IR2_reg|q[0] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.604      ;
; -8.556 ; register_8bit_ir:IR2_reg|q[1] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.588      ;
; -8.545 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.578      ;
; -8.530 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.564      ;
; -8.518 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.551      ;
; -8.517 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.550      ;
; -8.502 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.536      ;
; -8.439 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.473      ;
; -8.421 ; register_8bit_ir:IR2_reg|q[2] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.453      ;
; -8.409 ; register_8bit_ir:IR2_reg|q[3] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.442      ;
; -8.403 ; register_8bit_ir:IR3_reg|q[7] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.436      ;
; -8.400 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.434      ;
; -8.394 ; register_8bit_ir:IR2_reg|q[4] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.426      ;
; -8.393 ; register_8bit_ir:IR2_reg|q[5] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.425      ;
; -8.387 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.420      ;
; -8.385 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.419      ;
; -8.371 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.404      ;
; -8.362 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.396      ;
; -8.351 ; register_8bit_ir:IR2_reg|q[7] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.384      ;
; -8.348 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.382      ;
; -8.346 ; register_8bit_ir:IR3_reg|q[1] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.379      ;
; -8.343 ; register_8bit_ir:IR2_reg|q[6] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.376      ;
; -8.335 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.368      ;
; -8.320 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.353      ;
; -8.319 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.352      ;
; -8.319 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.352      ;
; -8.313 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.347      ;
; -8.300 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.334      ;
; -8.299 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.333      ;
; -8.285 ; register_8bit_ir:IR2_reg|q[3] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.317      ;
; -8.280 ; register_8bit_ir:IR3_reg|q[6] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.312      ;
; -8.265 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.298      ;
; -8.260 ; register_8bit_ir:IR3_reg|q[0] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.293      ;
; -8.255 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.289      ;
; -8.254 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.288      ;
; -8.236 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.269      ;
; -8.230 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.264      ;
; -8.215 ; register_8bit_ir:IR3_reg|q[3] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.248      ;
; -8.209 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.242      ;
; -8.208 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.241      ;
; -8.199 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.231      ;
; -8.194 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.228      ;
; -8.184 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.217      ;
; -8.179 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.212      ;
; -8.164 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.197      ;
; -8.157 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.190      ;
; -8.156 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.189      ;
; -8.147 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.181      ;
; -8.144 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.178      ;
; -8.134 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.167      ;
; -8.131 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.164      ;
; -8.128 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.161      ;
; -8.115 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.148      ;
; -8.108 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.142      ;
; -8.100 ; register_8bit_ir:IR2_reg|q[3] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.133      ;
; -8.099 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.133      ;
; -8.094 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.128      ;
; -8.070 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.104      ;
; -8.063 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.097      ;
; -8.057 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.090      ;
; -8.048 ; register_8bit_ir:IR2_reg|q[3] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.081      ;
; -8.045 ; register_8bit_ir:IR2_reg|q[7] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.077      ;
; -8.042 ; register_8bit_ir:IR2_reg|q[7] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.075      ;
; -8.041 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 9.074      ;
; -8.037 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 9.071      ;
; -8.037 ; register_8bit_ir:IR2_reg|q[6] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.004     ; 9.069      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; -1.955 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.817      ; 2.881      ;
; -1.941 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.817      ; 2.867      ;
; -1.847 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.817      ; 2.773      ;
; -1.638 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.812      ; 2.623      ;
; -1.579 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.818      ; 2.524      ;
; -1.573 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.937      ; 2.494      ;
; -1.468 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.818      ; 2.413      ;
; -1.406 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.818      ; 2.351      ;
; -1.387 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.368      ;
; -1.356 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.940      ; 2.309      ;
; -1.347 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.328      ;
; -1.294 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.275      ;
; -1.289 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.818      ; 2.234      ;
; -1.263 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 2.191      ;
; -1.256 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.237      ;
; -1.255 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 2.183      ;
; -1.246 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.812      ; 2.231      ;
; -1.229 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.933      ; 2.146      ;
; -1.220 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.201      ;
; -1.196 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.940      ; 2.149      ;
; -1.181 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.937      ; 2.102      ;
; -1.155 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.933      ; 2.072      ;
; -1.122 ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 2.103      ;
; -1.103 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 2.031      ;
; -1.100 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.940      ; 2.053      ;
; -1.042 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 2.013      ;
; -1.041 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.821      ; 2.038      ;
; -1.019 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.821      ; 2.016      ;
; -0.998 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 1.969      ;
; -0.964 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 1.892      ;
; -0.889 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.821      ; 1.886      ;
; -0.841 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 1.812      ;
; -0.777 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.822      ; 1.748      ;
; -0.753 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.821      ; 1.750      ;
; -0.578 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 1.559      ;
; -0.488 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.933      ; 1.405      ;
; -0.305 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.808      ; 1.286      ;
; -0.245 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.933      ; 1.162      ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.446 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 0.657      ;
; -1.946 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 0.657      ;
; -1.096 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 1.996      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.686 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.576      ; 2.406      ;
; -0.596 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 1.996      ;
; -0.407 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.643      ; 2.720      ;
; -0.373 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.583      ; 2.726      ;
; -0.373 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.583      ; 2.726      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.186 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.576      ; 2.406      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; -0.119 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.617      ; 2.982      ;
; 0.093  ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.643      ; 2.720      ;
; 0.127  ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.583      ; 2.726      ;
; 0.127  ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.583      ; 2.726      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.381  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.617      ; 2.982      ;
; 0.391  ; counter[0]                                    ; counter[0]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; counter[15]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; register_8bit:PC1|q[7]                        ; register_8bit:PC1|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.795      ;
; 0.795  ; counter[1]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; register_8bit_ir:IR1_reg|q[2]                 ; register_8bit_ir:IR2_reg|q[2]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; register_8bit:PC1|q[0]                        ; register_8bit:PC1|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; register_8bit:PC1|q[5]                        ; register_8bit:PC1|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; counter[14]                                   ; counter[14]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; counter[2]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; counter[8]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[5]                                    ; counter[5]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[3]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[10]                                   ; counter[10]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[12]                                   ; counter[12]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.835  ; counter[7]                                    ; counter[7]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; counter[6]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; register_8bit:PC1|q[1]                        ; register_8bit:PC1|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[9]                                    ; counter[9]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[11]                                   ; counter[11]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[13]                                   ; counter[13]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; register_8bit:PC1|q[3]                        ; register_8bit:PC1|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; register_8bit:PC1|q[4]                        ; register_8bit:PC1|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; register_8bit:PC1|q[6]                        ; register_8bit:PC1|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; register_8bit_ir:IR1_reg|q[4]                 ; register_8bit_ir:IR2_reg|q[4]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.108      ;
; 0.851  ; register_8bit_ir:IR1_reg|q[0]                 ; register_8bit_ir:IR2_reg|q[0]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.117      ;
; 0.859  ; register_8bit_ir:IR1_reg|q[6]                 ; register_8bit_ir:IR2_reg|q[6]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.125      ;
; 0.975  ; RF:RF_block|k3[6]                             ; register_8bit:R1|q[6]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.002      ; 1.243      ;
; 0.977  ; counter[4]                                    ; counter[4]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; counter[0]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.244      ;
; 1.014  ; register_8bit:PC1|q[2]                        ; register_8bit:PC1|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.280      ;
; 1.071  ; register_8bit_ir:IR1_reg|q[3]                 ; register_8bit_ir:IR2_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.337      ;
; 1.088  ; register_8bit:PC1|q[7]                        ; register_8bit:PC2|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.354      ;
; 1.089  ; register_8bit:PC1|q[6]                        ; register_8bit:PC2|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.355      ;
; 1.094  ; register_8bit_ir:IR2_reg|q[7]                 ; register_8bit_ir:IR3_reg|q[7]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 1.359      ;
; 1.095  ; register_8bit:ALUOut_reg|q[5]                 ; RF:RF_block|k0[5]                                                                                                    ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.004      ; 1.365      ;
; 1.115  ; register_8bit_ir:IR2_reg|q[3]                 ; register_8bit_ir:IR3_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 1.380      ;
; 1.126  ; register_8bit_ir:IR2_reg|q[2]                 ; register_8bit_ir:IR3_reg|q[2]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 1.391      ;
; 1.148  ; register_8bit:PC1|q[3]                        ; register_8bit:PC2|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 1.413      ;
; 1.153  ; register_8bit_ir:IR2_reg|q[1]                 ; register_8bit_ir:IR3_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 1.418      ;
; 1.178  ; counter[1]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.444      ;
; 1.184  ; register_8bit:PC1|q[0]                        ; register_8bit:PC1|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; counter[14]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; counter[2]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; counter[5]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; 0.229 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.933      ; 1.162      ;
; 0.472 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.933      ; 1.405      ;
; 0.478 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 1.286      ;
; 0.751 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 1.559      ;
; 0.926 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 1.748      ;
; 0.929 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.821      ; 1.750      ;
; 0.990 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 1.812      ;
; 1.065 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.821      ; 1.886      ;
; 1.070 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 1.892      ;
; 1.113 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.940      ; 2.053      ;
; 1.139 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.933      ; 2.072      ;
; 1.147 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 1.969      ;
; 1.165 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.937      ; 2.102      ;
; 1.191 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 2.013      ;
; 1.195 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.821      ; 2.016      ;
; 1.209 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 2.031      ;
; 1.209 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.940      ; 2.149      ;
; 1.213 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.933      ; 2.146      ;
; 1.217 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.821      ; 2.038      ;
; 1.295 ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.103      ;
; 1.361 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 2.183      ;
; 1.369 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.822      ; 2.191      ;
; 1.369 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.940      ; 2.309      ;
; 1.393 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.201      ;
; 1.416 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.818      ; 2.234      ;
; 1.419 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.812      ; 2.231      ;
; 1.429 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.237      ;
; 1.467 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.275      ;
; 1.520 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.328      ;
; 1.533 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.818      ; 2.351      ;
; 1.557 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.937      ; 2.494      ;
; 1.560 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.808      ; 2.368      ;
; 1.595 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.818      ; 2.413      ;
; 1.706 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.818      ; 2.524      ;
; 1.811 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.812      ; 2.623      ;
; 1.956 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.817      ; 2.773      ;
; 2.050 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.817      ; 2.867      ;
; 2.064 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.817      ; 2.881      ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KEY[1]'                                                                                                                                                                ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.061 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.312      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.284 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.587      ; 2.089      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.561 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.312      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
; 1.784 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.587      ; 2.089      ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KEY[1]'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -1.014 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.089      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.791 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.587      ; 2.312      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.514 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.089      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
; -0.291 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.587      ; 2.312      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 9.253  ; 9.253  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 9.253  ; 9.253  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.627  ; 8.627  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 8.754  ; 8.754  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.114  ; 9.114  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.042  ; 9.042  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.029  ; 9.029  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.108  ; 9.108  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 11.161 ; 11.161 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 10.649 ; 10.649 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 11.161 ; 11.161 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 10.386 ; 10.386 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 10.680 ; 10.680 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 10.687 ; 10.687 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 10.399 ; 10.399 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.454 ; 10.454 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.455 ; 10.455 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 10.313 ; 10.313 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 10.148 ; 10.148 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 10.154 ; 10.154 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.341 ; 10.341 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.451 ; 10.451 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 10.455 ; 10.455 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.500  ; 9.500  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 10.130 ; 10.130 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.739  ; 9.739  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.232  ; 9.232  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.779  ; 9.779  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 9.029  ; 9.029  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 11.517 ; 11.517 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 11.485 ; 11.485 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 11.508 ; 11.508 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 11.517 ; 11.517 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 11.221 ; 11.221 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 11.204 ; 11.204 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 11.203 ; 11.203 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 11.511 ; 11.511 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.974 ; 10.974 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.874 ; 10.874 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 10.974 ; 10.974 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 10.959 ; 10.959 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 10.728 ; 10.728 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.697 ; 10.697 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 10.670 ; 10.670 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 10.965 ; 10.965 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 10.600 ; 10.600 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.594 ; 10.594 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 10.598 ; 10.598 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 10.580 ; 10.580 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.600 ; 10.600 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.597 ; 10.597 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.586 ; 10.586 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.587 ; 10.587 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 12.002 ; 12.002 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 10.635 ; 10.635 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 11.278 ; 11.278 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.081 ; 11.081 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 10.669 ; 10.669 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 12.002 ; 12.002 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 10.726 ; 10.726 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 8.292  ; 8.292  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 8.921  ; 8.921  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.292  ; 8.292  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 8.423  ; 8.423  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 8.784  ; 8.784  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 8.710  ; 8.710  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 8.694  ; 8.694  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 8.774  ; 8.774  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 9.158  ; 9.158  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.159  ; 9.159  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 9.668  ; 9.668  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.158  ; 9.158  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.479  ; 9.479  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 9.465  ; 9.465  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.172  ; 9.172  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 9.228  ; 9.228  ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 9.488  ; 9.488  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 9.653  ; 9.653  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.488  ; 9.488  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.527  ; 9.527  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.494  ; 9.494  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 9.686  ; 9.686  ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 9.794  ; 9.794  ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 9.794  ; 9.794  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 8.316  ; 8.316  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 8.772  ; 8.772  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 9.409  ; 9.409  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.025  ; 9.025  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 8.545  ; 8.545  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 9.471  ; 9.471  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.066  ; 9.066  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 8.316  ; 8.316  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 9.410  ; 9.410  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.699  ; 9.699  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 9.698  ; 9.698  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 9.707  ; 9.707  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.410  ; 9.410  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 9.423  ; 9.423  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 9.424  ; 9.424  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 9.700  ; 9.700  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 9.238  ; 9.238  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 9.420  ; 9.420  ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.511  ; 9.511  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.500  ; 9.500  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.269  ; 9.269  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 9.238  ; 9.238  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 9.238  ; 9.238  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.502  ; 9.502  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 9.272  ; 9.272  ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 9.289  ; 9.289  ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 9.293  ; 9.293  ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 9.272  ; 9.272  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 9.294  ; 9.294  ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 9.292  ; 9.292  ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 9.282  ; 9.282  ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 9.282  ; 9.282  ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 9.456  ; 9.456  ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 9.456  ; 9.456  ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.099 ; 10.099 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 10.216 ; 10.216 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 9.901  ; 9.901  ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 9.490  ; 9.490  ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 9.542  ; 9.542  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 10.441 ; 10.441 ; 10.441 ; 10.441 ;
; SW[2]      ; HEX4[1]     ; 10.453 ; 10.453 ; 10.453 ; 10.453 ;
; SW[2]      ; HEX4[2]     ; 10.462 ; 10.462 ; 10.462 ; 10.462 ;
; SW[2]      ; HEX4[3]     ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; SW[2]      ; HEX4[4]     ; 10.179 ; 10.179 ; 10.179 ; 10.179 ;
; SW[2]      ; HEX4[5]     ; 10.165 ; 10.165 ; 10.165 ; 10.165 ;
; SW[2]      ; HEX4[6]     ; 10.444 ; 10.444 ; 10.444 ; 10.444 ;
; SW[2]      ; HEX5[0]     ; 9.717  ; 9.717  ; 9.717  ; 9.717  ;
; SW[2]      ; HEX5[1]     ; 9.817  ; 9.817  ; 9.817  ; 9.817  ;
; SW[2]      ; HEX5[2]     ; 9.802  ; 9.802  ; 9.802  ; 9.802  ;
; SW[2]      ; HEX5[3]     ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; SW[2]      ; HEX5[4]     ; 9.540  ; 9.540  ; 9.540  ; 9.540  ;
; SW[2]      ; HEX5[5]     ; 9.513  ; 9.513  ; 9.513  ; 9.513  ;
; SW[2]      ; HEX5[6]     ; 9.808  ; 9.808  ; 9.808  ; 9.808  ;
; SW[2]      ; HEX6[0]     ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; SW[2]      ; HEX6[1]     ; 9.433  ; 9.433  ; 9.433  ; 9.433  ;
; SW[2]      ; HEX6[2]     ; 9.415  ; 9.415  ; 9.415  ; 9.415  ;
; SW[2]      ; HEX6[3]     ; 9.435  ; 9.435  ; 9.435  ; 9.435  ;
; SW[2]      ; HEX6[4]     ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; SW[2]      ; HEX6[5]     ; 9.421  ; 9.421  ; 9.421  ; 9.421  ;
; SW[2]      ; HEX6[6]     ; 9.422  ; 9.422  ; 9.422  ; 9.422  ;
; SW[2]      ; HEX7[0]     ; 8.858  ; 8.858  ; 8.858  ; 8.858  ;
; SW[2]      ; HEX7[1]     ; 9.498  ; 9.498  ; 9.498  ; 9.498  ;
; SW[2]      ; HEX7[2]     ; 9.591  ; 9.591  ; 9.591  ; 9.591  ;
; SW[2]      ; HEX7[3]     ; 9.304  ; 9.304  ; 9.304  ; 9.304  ;
; SW[2]      ; HEX7[4]     ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; SW[2]      ; HEX7[5]     ; 10.222 ; 10.222 ; 10.222 ; 10.222 ;
; SW[2]      ; HEX7[6]     ; 8.949  ; 8.949  ; 8.949  ; 8.949  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 8.864 ; 8.864 ; 8.864 ; 8.864 ;
; SW[2]      ; HEX4[1]     ; 8.863 ; 8.863 ; 8.863 ; 8.863 ;
; SW[2]      ; HEX4[2]     ; 8.872 ; 8.872 ; 8.872 ; 8.872 ;
; SW[2]      ; HEX4[3]     ; 8.575 ; 8.575 ; 8.575 ; 8.575 ;
; SW[2]      ; HEX4[4]     ; 8.588 ; 8.588 ; 8.588 ; 8.588 ;
; SW[2]      ; HEX4[5]     ; 8.589 ; 8.589 ; 8.589 ; 8.589 ;
; SW[2]      ; HEX4[6]     ; 8.865 ; 8.865 ; 8.865 ; 8.865 ;
; SW[2]      ; HEX5[0]     ; 8.598 ; 8.598 ; 8.598 ; 8.598 ;
; SW[2]      ; HEX5[1]     ; 8.689 ; 8.689 ; 8.689 ; 8.689 ;
; SW[2]      ; HEX5[2]     ; 8.678 ; 8.678 ; 8.678 ; 8.678 ;
; SW[2]      ; HEX5[3]     ; 8.447 ; 8.447 ; 8.447 ; 8.447 ;
; SW[2]      ; HEX5[4]     ; 8.416 ; 8.416 ; 8.416 ; 8.416 ;
; SW[2]      ; HEX5[5]     ; 8.416 ; 8.416 ; 8.416 ; 8.416 ;
; SW[2]      ; HEX5[6]     ; 8.680 ; 8.680 ; 8.680 ; 8.680 ;
; SW[2]      ; HEX6[0]     ; 8.620 ; 8.620 ; 8.620 ; 8.620 ;
; SW[2]      ; HEX6[1]     ; 8.624 ; 8.624 ; 8.624 ; 8.624 ;
; SW[2]      ; HEX6[2]     ; 8.603 ; 8.603 ; 8.603 ; 8.603 ;
; SW[2]      ; HEX6[3]     ; 8.625 ; 8.625 ; 8.625 ; 8.625 ;
; SW[2]      ; HEX6[4]     ; 8.623 ; 8.623 ; 8.623 ; 8.623 ;
; SW[2]      ; HEX6[5]     ; 8.613 ; 8.613 ; 8.613 ; 8.613 ;
; SW[2]      ; HEX6[6]     ; 8.613 ; 8.613 ; 8.613 ; 8.613 ;
; SW[2]      ; HEX7[0]     ; 7.859 ; 7.859 ; 7.859 ; 7.859 ;
; SW[2]      ; HEX7[1]     ; 8.502 ; 8.502 ; 8.502 ; 8.502 ;
; SW[2]      ; HEX7[2]     ; 8.619 ; 8.619 ; 8.619 ; 8.619 ;
; SW[2]      ; HEX7[3]     ; 8.304 ; 8.304 ; 8.304 ; 8.304 ;
; SW[2]      ; HEX7[4]     ; 7.893 ; 7.893 ; 7.893 ; 7.893 ;
; SW[2]      ; HEX7[5]     ; 9.223 ; 9.223 ; 9.223 ; 9.223 ;
; SW[2]      ; HEX7[6]     ; 7.945 ; 7.945 ; 7.945 ; 7.945 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Fast Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -3.596 ; -208.338      ;
; FSMExecute:FSMExecute|stop_operation_finished ; -0.381 ; -1.233        ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -1.493 ; -17.194       ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.203  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 1.062 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -0.782 ; -11.812       ;
+--------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -342.222      ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.596 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.629      ;
; -3.551 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.583      ;
; -3.550 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.583      ;
; -3.531 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.564      ;
; -3.462 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.493      ;
; -3.443 ; register_8bit_ir:IR3_reg|q[1] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.475      ;
; -3.424 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.457      ;
; -3.417 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.447      ;
; -3.416 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.447      ;
; -3.411 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.444      ;
; -3.398 ; register_8bit_ir:IR3_reg|q[6] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.429      ;
; -3.397 ; register_8bit_ir:IR3_reg|q[0] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.429      ;
; -3.397 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.428      ;
; -3.378 ; register_8bit_ir:IR3_reg|q[3] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.410      ;
; -3.366 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.398      ;
; -3.365 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.398      ;
; -3.346 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.379      ;
; -3.328 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.361      ;
; -3.328 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.361      ;
; -3.318 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.351      ;
; -3.290 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.321      ;
; -3.283 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.315      ;
; -3.282 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.315      ;
; -3.273 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.305      ;
; -3.272 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.305      ;
; -3.271 ; register_8bit_ir:IR3_reg|q[2] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.303      ;
; -3.268 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.301      ;
; -3.263 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.296      ;
; -3.253 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.286      ;
; -3.239 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.270      ;
; -3.239 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.272      ;
; -3.237 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.268      ;
; -3.224 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.257      ;
; -3.223 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.255      ;
; -3.222 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.255      ;
; -3.208 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.240      ;
; -3.203 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.236      ;
; -3.194 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.225      ;
; -3.193 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.224      ;
; -3.180 ; register_8bit_ir:IR2_reg|q[0] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.210      ;
; -3.178 ; register_8bit_ir:IR2_reg|q[1] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.208      ;
; -3.175 ; register_8bit_ir:IR3_reg|q[7] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.207      ;
; -3.173 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.206      ;
; -3.168 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.200      ;
; -3.156 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.189      ;
; -3.149 ; register_8bit_ir:IR2_reg|q[5] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.180      ;
; -3.146 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.179      ;
; -3.143 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.176      ;
; -3.134 ; register_8bit_ir:IR2_reg|q[2] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.164      ;
; -3.133 ; register_8bit_ir:IR3_reg|q[1] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.165      ;
; -3.132 ; register_8bit_ir:IR2_reg|q[7] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.164      ;
; -3.129 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.162      ;
; -3.128 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.160      ;
; -3.127 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.160      ;
; -3.121 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.154      ;
; -3.119 ; register_8bit_ir:IR2_reg|q[3] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.151      ;
; -3.116 ; register_8bit_ir:IR2_reg|q[6] ; register_8bit:PC1|q[7]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.148      ;
; -3.109 ; register_8bit_ir:IR2_reg|q[4] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.140      ;
; -3.108 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.141      ;
; -3.105 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 4.134      ;
; -3.103 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 4.132      ;
; -3.099 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.131      ;
; -3.098 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.131      ;
; -3.096 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.129      ;
; -3.088 ; register_8bit_ir:IR3_reg|q[6] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.119      ;
; -3.087 ; register_8bit_ir:IR3_reg|q[0] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.119      ;
; -3.084 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.116      ;
; -3.083 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.116      ;
; -3.079 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.112      ;
; -3.077 ; register_8bit_ir:IR3_reg|q[1] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.109      ;
; -3.076 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.108      ;
; -3.075 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.108      ;
; -3.074 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.104      ;
; -3.068 ; register_8bit_ir:IR3_reg|q[3] ; N                             ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.100      ;
; -3.064 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:PC1|q[2]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.097      ;
; -3.060 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[3]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.093      ;
; -3.060 ; register_8bit_ir:IR2_reg|q[3] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.091      ;
; -3.059 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.003     ; 4.088      ;
; -3.056 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[2] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.089      ;
; -3.054 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.085      ;
; -3.052 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.083      ;
; -3.050 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[6]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.083      ;
; -3.049 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.082      ;
; -3.034 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.064      ;
; -3.032 ; register_8bit_ir:IR3_reg|q[6] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.063      ;
; -3.031 ; register_8bit_ir:IR3_reg|q[0] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.063      ;
; -3.023 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.055      ;
; -3.012 ; register_8bit_ir:IR2_reg|q[0] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.043      ;
; -3.012 ; register_8bit_ir:IR3_reg|q[3] ; register_8bit:ALUOut_reg|q[5] ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.044      ;
; -3.010 ; register_8bit_ir:IR2_reg|q[1] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.041      ;
; -3.008 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.039      ;
; -3.001 ; register_8bit_ir:IR3_reg|q[2] ; register_8bit:PC1|q[0]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.034      ;
; -3.000 ; register_8bit_ir:IR3_reg|q[7] ; register_8bit:PC1|q[1]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.001      ; 4.033      ;
; -2.998 ; register_8bit_ir:IR2_reg|q[7] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.028      ;
; -2.985 ; register_8bit_ir:IR2_reg|q[3] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.015      ;
; -2.983 ; register_8bit_ir:IR2_reg|q[4] ; register_8bit:PC1|q[5]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.015      ;
; -2.982 ; register_8bit_ir:IR2_reg|q[6] ; register_8bit:ALUOut_reg|q[7] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.002     ; 4.012      ;
; -2.981 ; register_8bit_ir:IR2_reg|q[5] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.000      ; 4.013      ;
; -2.979 ; register_8bit_ir:IR2_reg|q[7] ; Z                             ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 4.010      ;
; -2.966 ; register_8bit_ir:IR2_reg|q[2] ; register_8bit:PC1|q[4]        ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.001     ; 3.997      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; -0.381 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.304      ; 1.312      ;
; -0.381 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.304      ; 1.312      ;
; -0.327 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.304      ; 1.258      ;
; -0.217 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.347      ; 1.137      ;
; -0.209 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.301      ; 1.161      ;
; -0.208 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.306      ; 1.142      ;
; -0.156 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 1.089      ;
; -0.151 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 1.084      ;
; -0.122 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.348      ; 1.059      ;
; -0.112 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.300      ; 1.063      ;
; -0.101 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.300      ; 1.052      ;
; -0.096 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 1.023      ;
; -0.089 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 1.022      ;
; -0.082 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 1.009      ;
; -0.069 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.345      ; 0.987      ;
; -0.061 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.299      ; 1.011      ;
; -0.060 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.300      ; 1.011      ;
; -0.046 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.347      ; 0.966      ;
; -0.042 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.346      ; 0.961      ;
; -0.040 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.348      ; 0.977      ;
; -0.039 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.966      ;
; -0.038 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.301      ; 0.990      ;
; -0.034 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.300      ; 0.985      ;
; -0.010 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.348      ; 0.947      ;
; 0.017  ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.300      ; 0.934      ;
; 0.027  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.932      ;
; 0.032  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.916      ;
; 0.034  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.925      ;
; 0.040  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.306      ; 0.888      ;
; 0.049  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.899      ;
; 0.077  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.882      ;
; 0.105  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.305      ; 0.843      ;
; 0.146  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.306      ; 0.803      ;
; 0.154  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.306      ; 0.806      ;
; 0.248  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.299      ; 0.702      ;
; 0.259  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.345      ; 0.659      ;
; 0.339  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.299      ; 0.611      ;
; 0.370  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.345      ; 0.548      ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.493 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 0.367      ;
; -0.993 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 0.367      ;
; -0.913 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 0.937      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.646 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.557      ; 1.204      ;
; -0.638 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.628      ; 1.269      ;
; -0.526 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.565      ; 1.332      ;
; -0.526 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.565      ; 1.332      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.426 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.610      ; 1.463      ;
; -0.413 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 0.937      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.146 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.557      ; 1.204      ;
; -0.138 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.628      ; 1.269      ;
; -0.026 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.565      ; 1.332      ;
; -0.026 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.565      ; 1.332      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.074  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.610      ; 1.463      ;
; 0.215  ; counter[0]                                    ; counter[0]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; register_8bit:PC1|q[7]                        ; register_8bit:PC1|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; counter[15]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.358  ; counter[1]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; register_8bit:PC1|q[0]                        ; register_8bit:PC1|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; register_8bit:PC1|q[5]                        ; register_8bit:PC1|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter[14]                                   ; counter[14]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; counter[2]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counter[3]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; counter[10]                                   ; counter[10]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; counter[12]                                   ; counter[12]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; counter[8]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter[5]                                    ; counter[5]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; register_8bit_ir:IR1_reg|q[2]                 ; register_8bit_ir:IR2_reg|q[2]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.514      ;
; 0.369  ; counter[7]                                    ; counter[7]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter[6]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; register_8bit:PC1|q[1]                        ; register_8bit:PC1|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter[9]                                    ; counter[9]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter[11]                                   ; counter[11]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; register_8bit:PC1|q[3]                        ; register_8bit:PC1|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; register_8bit:PC1|q[4]                        ; register_8bit:PC1|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; counter[13]                                   ; counter[13]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; register_8bit:PC1|q[6]                        ; register_8bit:PC1|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.525      ;
; 0.403  ; register_8bit_ir:IR1_reg|q[4]                 ; register_8bit_ir:IR2_reg|q[4]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.555      ;
; 0.406  ; register_8bit_ir:IR1_reg|q[0]                 ; register_8bit_ir:IR2_reg|q[0]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.558      ;
; 0.412  ; register_8bit_ir:IR1_reg|q[6]                 ; register_8bit_ir:IR2_reg|q[6]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 0.563      ;
; 0.437  ; counter[4]                                    ; counter[4]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.589      ;
; 0.439  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[2]                                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.345     ; 0.246      ;
; 0.439  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[0]                                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.345     ; 0.246      ;
; 0.441  ; counter[0]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.593      ;
; 0.441  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[1]                                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.345     ; 0.248      ;
; 0.452  ; register_8bit:PC1|q[2]                        ; register_8bit:PC1|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.604      ;
; 0.463  ; RF:RF_block|k3[6]                             ; register_8bit:R1|q[6]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.001      ; 0.616      ;
; 0.493  ; counter[1]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; counter[14]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; register_8bit:PC1|q[0]                        ; register_8bit:PC1|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; counter[2]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; counter[10]                                   ; counter[11]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; counter[12]                                   ; counter[13]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; counter[3]                                    ; counter[4]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; counter[5]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.506  ; register_8bit_ir:IR1_reg|q[3]                 ; register_8bit_ir:IR2_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.001     ; 0.657      ;
; 0.509  ; register_8bit:ALUOut_reg|q[5]                 ; RF:RF_block|k0[5]                                                                                                    ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.003      ; 0.664      ;
; 0.509  ; counter[7]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.661      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; 0.203 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.345      ; 0.548      ;
; 0.312 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.299      ; 0.611      ;
; 0.314 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.345      ; 0.659      ;
; 0.403 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.299      ; 0.702      ;
; 0.497 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.306      ; 0.803      ;
; 0.500 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.306      ; 0.806      ;
; 0.538 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.843      ;
; 0.577 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.882      ;
; 0.582 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.306      ; 0.888      ;
; 0.594 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.899      ;
; 0.599 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.348      ; 0.947      ;
; 0.611 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.916      ;
; 0.615 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.346      ; 0.961      ;
; 0.619 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.347      ; 0.966      ;
; 0.620 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.925      ;
; 0.627 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.932      ;
; 0.629 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.348      ; 0.977      ;
; 0.634 ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.300      ; 0.934      ;
; 0.642 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.345      ; 0.987      ;
; 0.661 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 0.966      ;
; 0.685 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.300      ; 0.985      ;
; 0.689 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.301      ; 0.990      ;
; 0.704 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 1.009      ;
; 0.711 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.348      ; 1.059      ;
; 0.711 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.300      ; 1.011      ;
; 0.712 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.299      ; 1.011      ;
; 0.717 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 1.022      ;
; 0.718 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 1.023      ;
; 0.752 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.300      ; 1.052      ;
; 0.763 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.300      ; 1.063      ;
; 0.779 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 1.084      ;
; 0.784 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.305      ; 1.089      ;
; 0.790 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.347      ; 1.137      ;
; 0.836 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.306      ; 1.142      ;
; 0.860 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.301      ; 1.161      ;
; 0.954 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.304      ; 1.258      ;
; 1.008 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.304      ; 1.312      ;
; 1.008 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.304      ; 1.312      ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KEY[1]'                                                                                                                                                                ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.062 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.566      ; 1.177      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.162 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.567      ; 1.078      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.562 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.566      ; 1.177      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
; 1.662 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.567      ; 1.078      ;
+-------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KEY[1]'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.782 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.567      ; 1.078      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.682 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.566      ; 1.177      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.282 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.567      ; 1.078      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
; -0.182 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.566      ; 1.177      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_pv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 5.031 ; 5.031 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 5.031 ; 5.031 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.682 ; 4.682 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.793 ; 4.793 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.901 ; 4.901 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.848 ; 4.848 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.836 ; 4.836 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.891 ; 4.891 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 5.808 ; 5.808 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 5.600 ; 5.600 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 5.808 ; 5.808 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 5.492 ; 5.492 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.647 ; 5.647 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 5.642 ; 5.642 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.549 ; 5.549 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 5.578 ; 5.578 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 5.510 ; 5.510 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 5.431 ; 5.431 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 5.469 ; 5.469 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.454 ; 5.454 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.527 ; 5.527 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.578 ; 5.578 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 5.577 ; 5.577 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 5.308 ; 5.308 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 5.025 ; 5.025 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 5.273 ; 5.273 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 5.137 ; 5.137 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.923 ; 4.923 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 5.308 ; 5.308 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 5.083 ; 5.083 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.832 ; 4.832 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 5.879 ; 5.879 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.857 ; 5.857 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.872 ; 5.872 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.879 ; 5.879 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.726 ; 5.726 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 5.749 ; 5.749 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.741 ; 5.741 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 5.866 ; 5.866 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 5.607 ; 5.607 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.566 ; 5.566 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 5.598 ; 5.598 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 5.591 ; 5.591 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.481 ; 5.481 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 5.481 ; 5.481 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 5.607 ; 5.607 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 5.508 ; 5.508 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.492 ; 5.492 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 5.508 ; 5.508 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.504 ; 5.504 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 5.487 ; 5.487 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 6.281 ; 6.281 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 5.545 ; 5.545 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.812 ; 5.812 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.852 ; 5.852 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.718 ; 5.718 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.551 ; 5.551 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 6.281 ; 6.281 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.599 ; 5.599 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.534 ; 4.534 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.884 ; 4.884 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.534 ; 4.534 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.648 ; 4.648 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.756 ; 4.756 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.703 ; 4.703 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.743 ; 4.743 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.857 ; 4.857 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.914 ; 4.914 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 5.118 ; 5.118 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.857 ; 4.857 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.010 ; 5.010 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 5.008 ; 5.008 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.867 ; 4.867 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 4.916 ; 4.916 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.985 ; 4.985 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 5.065 ; 5.065 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.985 ; 4.985 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 5.024 ; 5.024 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.009 ; 5.009 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.085 ; 5.085 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.136 ; 5.136 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 5.132 ; 5.132 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.520 ; 4.520 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.694 ; 4.694 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.949 ; 4.949 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.822 ; 4.822 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.608 ; 4.608 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.987 ; 4.987 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.771 ; 4.771 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.520 ; 4.520 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.130 ; 5.130 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.133 ; 5.133 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.137 ; 5.137 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 5.009 ; 5.009 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.015 ; 5.015 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 5.137 ; 5.137 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.960 ; 4.960 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.978 ; 4.978 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.892 ; 4.892 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.881 ; 4.881 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.895 ; 4.895 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 4.892 ; 4.892 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 4.901 ; 4.901 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 4.885 ; 4.885 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 4.881 ; 4.881 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.967 ; 4.967 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.967 ; 4.967 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.274 ; 5.274 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.143 ; 5.143 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 4.972 ; 4.972 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.698 ; 5.698 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.021 ; 5.021 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 5.218 ; 5.218 ; 5.218 ; 5.218 ;
; SW[2]      ; HEX4[1]     ; 5.233 ; 5.233 ; 5.233 ; 5.233 ;
; SW[2]      ; HEX4[2]     ; 5.240 ; 5.240 ; 5.240 ; 5.240 ;
; SW[2]      ; HEX4[3]     ; 5.087 ; 5.087 ; 5.087 ; 5.087 ;
; SW[2]      ; HEX4[4]     ; 5.110 ; 5.110 ; 5.110 ; 5.110 ;
; SW[2]      ; HEX4[5]     ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; SW[2]      ; HEX4[6]     ; 5.227 ; 5.227 ; 5.227 ; 5.227 ;
; SW[2]      ; HEX5[0]     ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; SW[2]      ; HEX5[1]     ; 4.832 ; 4.832 ; 4.832 ; 4.832 ;
; SW[2]      ; HEX5[2]     ; 4.825 ; 4.825 ; 4.825 ; 4.825 ;
; SW[2]      ; HEX5[3]     ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; SW[2]      ; HEX5[4]     ; 4.715 ; 4.715 ; 4.715 ; 4.715 ;
; SW[2]      ; HEX5[5]     ; 4.715 ; 4.715 ; 4.715 ; 4.715 ;
; SW[2]      ; HEX5[6]     ; 4.841 ; 4.841 ; 4.841 ; 4.841 ;
; SW[2]      ; HEX6[0]     ; 4.709 ; 4.709 ; 4.709 ; 4.709 ;
; SW[2]      ; HEX6[1]     ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; SW[2]      ; HEX6[2]     ; 4.725 ; 4.725 ; 4.725 ; 4.725 ;
; SW[2]      ; HEX6[3]     ; 4.721 ; 4.721 ; 4.721 ; 4.721 ;
; SW[2]      ; HEX6[4]     ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; SW[2]      ; HEX6[5]     ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; SW[2]      ; HEX6[6]     ; 4.704 ; 4.704 ; 4.704 ; 4.704 ;
; SW[2]      ; HEX7[0]     ; 4.452 ; 4.452 ; 4.452 ; 4.452 ;
; SW[2]      ; HEX7[1]     ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; SW[2]      ; HEX7[2]     ; 4.752 ; 4.752 ; 4.752 ; 4.752 ;
; SW[2]      ; HEX7[3]     ; 4.617 ; 4.617 ; 4.617 ; 4.617 ;
; SW[2]      ; HEX7[4]     ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; SW[2]      ; HEX7[5]     ; 5.184 ; 5.184 ; 5.184 ; 5.184 ;
; SW[2]      ; HEX7[6]     ; 4.499 ; 4.499 ; 4.499 ; 4.499 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; SW[2]      ; HEX4[1]     ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; SW[2]      ; HEX4[2]     ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; SW[2]      ; HEX4[3]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX4[4]     ; 4.360 ; 4.360 ; 4.360 ; 4.360 ;
; SW[2]      ; HEX4[5]     ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; SW[2]      ; HEX4[6]     ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; SW[2]      ; HEX5[0]     ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; SW[2]      ; HEX5[1]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[2]      ; HEX5[2]     ; 4.357 ; 4.357 ; 4.357 ; 4.357 ;
; SW[2]      ; HEX5[3]     ; 4.271 ; 4.271 ; 4.271 ; 4.271 ;
; SW[2]      ; HEX5[4]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX5[5]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX5[6]     ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; SW[2]      ; HEX6[0]     ; 4.345 ; 4.345 ; 4.345 ; 4.345 ;
; SW[2]      ; HEX6[1]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; SW[2]      ; HEX6[2]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX6[3]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX6[4]     ; 4.351 ; 4.351 ; 4.351 ; 4.351 ;
; SW[2]      ; HEX6[5]     ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; SW[2]      ; HEX6[6]     ; 4.331 ; 4.331 ; 4.331 ; 4.331 ;
; SW[2]      ; HEX7[0]     ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; SW[2]      ; HEX7[1]     ; 4.296 ; 4.296 ; 4.296 ; 4.296 ;
; SW[2]      ; HEX7[2]     ; 4.336 ; 4.336 ; 4.336 ; 4.336 ;
; SW[2]      ; HEX7[3]     ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; SW[2]      ; HEX7[4]     ; 4.034 ; 4.034 ; 4.034 ; 4.034 ;
; SW[2]      ; HEX7[5]     ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; SW[2]      ; HEX7[6]     ; 4.083 ; 4.083 ; 4.083 ; 4.083 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                               ; -9.349   ; -2.446  ; 1.061    ; -1.014  ; -2.000              ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -1.955   ; 0.203   ; N/A      ; N/A     ; 0.500               ;
;  KEY[1]                                        ; -9.349   ; -2.446  ; 1.061    ; -1.014  ; -2.000              ;
; Design-wide TNS                                ; -567.395 ; -17.194 ; 0.0      ; -14.663 ; -342.222            ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -11.447  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                        ; -555.948 ; -17.194 ; 0.000    ; -14.663 ; -342.222            ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 9.253  ; 9.253  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 9.253  ; 9.253  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.627  ; 8.627  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 8.754  ; 8.754  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.114  ; 9.114  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.042  ; 9.042  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.029  ; 9.029  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.108  ; 9.108  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 11.161 ; 11.161 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 10.649 ; 10.649 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 11.161 ; 11.161 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 10.386 ; 10.386 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 10.680 ; 10.680 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 10.687 ; 10.687 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 10.399 ; 10.399 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.454 ; 10.454 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.455 ; 10.455 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 10.313 ; 10.313 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 10.148 ; 10.148 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 10.154 ; 10.154 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.341 ; 10.341 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.451 ; 10.451 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 10.455 ; 10.455 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.500  ; 9.500  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 10.130 ; 10.130 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.739  ; 9.739  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.232  ; 9.232  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 10.188 ; 10.188 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.779  ; 9.779  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 9.029  ; 9.029  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 11.517 ; 11.517 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 11.485 ; 11.485 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 11.508 ; 11.508 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 11.517 ; 11.517 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 11.221 ; 11.221 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 11.204 ; 11.204 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 11.203 ; 11.203 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 11.511 ; 11.511 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.974 ; 10.974 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.874 ; 10.874 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 10.974 ; 10.974 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 10.959 ; 10.959 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 10.728 ; 10.728 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.697 ; 10.697 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 10.670 ; 10.670 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 10.965 ; 10.965 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 10.600 ; 10.600 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.594 ; 10.594 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 10.598 ; 10.598 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 10.580 ; 10.580 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.600 ; 10.600 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.597 ; 10.597 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.586 ; 10.586 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.587 ; 10.587 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 12.002 ; 12.002 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 10.635 ; 10.635 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 11.278 ; 11.278 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.081 ; 11.081 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 10.669 ; 10.669 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 12.002 ; 12.002 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 10.726 ; 10.726 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.534 ; 4.534 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.884 ; 4.884 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.534 ; 4.534 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.648 ; 4.648 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.756 ; 4.756 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.703 ; 4.703 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.743 ; 4.743 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.857 ; 4.857 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.914 ; 4.914 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 5.118 ; 5.118 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.857 ; 4.857 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.010 ; 5.010 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 5.008 ; 5.008 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.867 ; 4.867 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 4.916 ; 4.916 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.985 ; 4.985 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 5.065 ; 5.065 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.985 ; 4.985 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 5.024 ; 5.024 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.009 ; 5.009 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.085 ; 5.085 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.136 ; 5.136 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 5.132 ; 5.132 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.520 ; 4.520 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.694 ; 4.694 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.949 ; 4.949 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.822 ; 4.822 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.608 ; 4.608 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.987 ; 4.987 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.771 ; 4.771 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.520 ; 4.520 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.130 ; 5.130 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.133 ; 5.133 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.137 ; 5.137 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 5.009 ; 5.009 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.015 ; 5.015 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 5.137 ; 5.137 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.960 ; 4.960 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.986 ; 4.986 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.978 ; 4.978 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.892 ; 4.892 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.870 ; 4.870 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.996 ; 4.996 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.881 ; 4.881 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.895 ; 4.895 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 4.892 ; 4.892 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 4.901 ; 4.901 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 4.885 ; 4.885 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 4.881 ; 4.881 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.967 ; 4.967 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.967 ; 4.967 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.274 ; 5.274 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.143 ; 5.143 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 4.972 ; 4.972 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.698 ; 5.698 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.021 ; 5.021 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 10.441 ; 10.441 ; 10.441 ; 10.441 ;
; SW[2]      ; HEX4[1]     ; 10.453 ; 10.453 ; 10.453 ; 10.453 ;
; SW[2]      ; HEX4[2]     ; 10.462 ; 10.462 ; 10.462 ; 10.462 ;
; SW[2]      ; HEX4[3]     ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; SW[2]      ; HEX4[4]     ; 10.179 ; 10.179 ; 10.179 ; 10.179 ;
; SW[2]      ; HEX4[5]     ; 10.165 ; 10.165 ; 10.165 ; 10.165 ;
; SW[2]      ; HEX4[6]     ; 10.444 ; 10.444 ; 10.444 ; 10.444 ;
; SW[2]      ; HEX5[0]     ; 9.717  ; 9.717  ; 9.717  ; 9.717  ;
; SW[2]      ; HEX5[1]     ; 9.817  ; 9.817  ; 9.817  ; 9.817  ;
; SW[2]      ; HEX5[2]     ; 9.802  ; 9.802  ; 9.802  ; 9.802  ;
; SW[2]      ; HEX5[3]     ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; SW[2]      ; HEX5[4]     ; 9.540  ; 9.540  ; 9.540  ; 9.540  ;
; SW[2]      ; HEX5[5]     ; 9.513  ; 9.513  ; 9.513  ; 9.513  ;
; SW[2]      ; HEX5[6]     ; 9.808  ; 9.808  ; 9.808  ; 9.808  ;
; SW[2]      ; HEX6[0]     ; 9.429  ; 9.429  ; 9.429  ; 9.429  ;
; SW[2]      ; HEX6[1]     ; 9.433  ; 9.433  ; 9.433  ; 9.433  ;
; SW[2]      ; HEX6[2]     ; 9.415  ; 9.415  ; 9.415  ; 9.415  ;
; SW[2]      ; HEX6[3]     ; 9.435  ; 9.435  ; 9.435  ; 9.435  ;
; SW[2]      ; HEX6[4]     ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; SW[2]      ; HEX6[5]     ; 9.421  ; 9.421  ; 9.421  ; 9.421  ;
; SW[2]      ; HEX6[6]     ; 9.422  ; 9.422  ; 9.422  ; 9.422  ;
; SW[2]      ; HEX7[0]     ; 8.858  ; 8.858  ; 8.858  ; 8.858  ;
; SW[2]      ; HEX7[1]     ; 9.498  ; 9.498  ; 9.498  ; 9.498  ;
; SW[2]      ; HEX7[2]     ; 9.591  ; 9.591  ; 9.591  ; 9.591  ;
; SW[2]      ; HEX7[3]     ; 9.304  ; 9.304  ; 9.304  ; 9.304  ;
; SW[2]      ; HEX7[4]     ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; SW[2]      ; HEX7[5]     ; 10.222 ; 10.222 ; 10.222 ; 10.222 ;
; SW[2]      ; HEX7[6]     ; 8.949  ; 8.949  ; 8.949  ; 8.949  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; SW[2]      ; HEX4[1]     ; 4.484 ; 4.484 ; 4.484 ; 4.484 ;
; SW[2]      ; HEX4[2]     ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; SW[2]      ; HEX4[3]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX4[4]     ; 4.360 ; 4.360 ; 4.360 ; 4.360 ;
; SW[2]      ; HEX4[5]     ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; SW[2]      ; HEX4[6]     ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; SW[2]      ; HEX5[0]     ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; SW[2]      ; HEX5[1]     ; 4.365 ; 4.365 ; 4.365 ; 4.365 ;
; SW[2]      ; HEX5[2]     ; 4.357 ; 4.357 ; 4.357 ; 4.357 ;
; SW[2]      ; HEX5[3]     ; 4.271 ; 4.271 ; 4.271 ; 4.271 ;
; SW[2]      ; HEX5[4]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX5[5]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX5[6]     ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; SW[2]      ; HEX6[0]     ; 4.345 ; 4.345 ; 4.345 ; 4.345 ;
; SW[2]      ; HEX6[1]     ; 4.342 ; 4.342 ; 4.342 ; 4.342 ;
; SW[2]      ; HEX6[2]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX6[3]     ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; SW[2]      ; HEX6[4]     ; 4.351 ; 4.351 ; 4.351 ; 4.351 ;
; SW[2]      ; HEX6[5]     ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; SW[2]      ; HEX6[6]     ; 4.331 ; 4.331 ; 4.331 ; 4.331 ;
; SW[2]      ; HEX7[0]     ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; SW[2]      ; HEX7[1]     ; 4.296 ; 4.296 ; 4.296 ; 4.296 ;
; SW[2]      ; HEX7[2]     ; 4.336 ; 4.336 ; 4.336 ; 4.336 ;
; SW[2]      ; HEX7[3]     ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; SW[2]      ; HEX7[4]     ; 4.034 ; 4.034 ; 4.034 ; 4.034 ;
; SW[2]      ; HEX7[5]     ; 4.760 ; 4.760 ; 4.760 ; 4.760 ;
; SW[2]      ; HEX7[6]     ; 4.083 ; 4.083 ; 4.083 ; 4.083 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 38       ; 0        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 4198     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 97987    ; 136      ; 740      ; 16       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 38       ; 0        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 4198     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 97987    ; 136      ; 740      ; 16       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]   ; 16       ; 16       ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]   ; 16       ; 16       ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 149   ; 149  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 364   ; 364  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 26 22:10:40 2013
Info: Command: quartus_sta multicycle -c multicycle
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "FSMExecute|squashIR2|combout" is a latch
    Warning (335094): Node "FSMExecute|PCSel|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[2]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[0]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[0]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in1_mux_ctrl[0]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multicycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name FSMExecute:FSMExecute|stop_operation_finished FSMExecute:FSMExecute|stop_operation_finished
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.349      -555.948 KEY[1] 
    Info (332119):    -1.955       -11.447 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -2.446
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.446       -15.937 KEY[1] 
    Info (332119):     0.229         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case recovery slack is 1.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.061         0.000 KEY[1] 
Info (332146): Worst-case removal slack is -1.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.014       -14.663 KEY[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -342.222 KEY[1] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 82 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.596      -208.338 KEY[1] 
    Info (332119):    -0.381        -1.233 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -1.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.493       -17.194 KEY[1] 
    Info (332119):     0.203         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case recovery slack is 1.062
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.062         0.000 KEY[1] 
Info (332146): Worst-case removal slack is -0.782
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.782       -11.812 KEY[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -342.222 KEY[1] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Tue Nov 26 22:10:43 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


