INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int opened at Tue Oct 11 20:21:25 +0800 2022
Execute     config_clock -quiet -name default -period 13.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.185 sec.
Command     ap_source done; 0.185 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z007sclg400-1 
Execute       ap_part_info -name xc7z007sclg400-1 -data single -quiet 
Command       ap_part_info done; 1.669 sec.
Execute       ap_part_info -name xc7z007sclg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z007s:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z007s-clg400-1 
Execute         ap_part_info -name xc7z007s-clg400-1 -data resources 
Execute         ap_part_info -name xc7z007s-clg400-1 -data info 
Execute         ap_part_info -name xc7z007s-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 4400} {LUT 14400} {FF 28800} {DSP48E 66} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7z007s-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.141 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z007s-clg400-1'
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.009 sec.
Execute     ap_part_info -data single -name xc7z007sclg400-1 
Execute     ap_part_info -name xc7z007sclg400-1 -data resources 
Execute     ap_part_info -name xc7z007sclg400-1 -data info 
Execute     ap_part_info -name xc7z007sclg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 4400} {LUT 14400} {FF 28800} {DSP48E 66} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7z007sclg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.667 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 2.43 sec.
Execute   set_part xc7z007sclg400-1 
Execute     ap_part_info -name xc7z007sclg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z007sclg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z007s:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z007s-clg400-1 
Execute       ap_part_info -name xc7z007s-clg400-1 -data resources 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 4400} {LUT 14400} {FF 28800} {DSP48E 66} {BRAM 100} {URAM 0} 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.148 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z007s-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.338 sec.
Execute   create_clock -period 75MHz -name default 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   source ./matrixmul_prj/solution4_FIFO_int/directives.tcl 
Execute     set_directive_pipeline matrixmul/Col 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
Execute     set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
Execute     set_directive_interface -mode ap_fifo matrixmul a 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
Execute     set_directive_interface -mode ap_fifo matrixmul b 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredb 
Execute     set_directive_interface -mode ap_fifo matrixmul res 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredb 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredres 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmul.cpp as C++
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
Execute       is_encrypted matrixmul.cpp 
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmul.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E matrixmul.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp
Command       clang done; 1.557 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp"  -o "C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/useless.bc
Command       clang done; 1.594 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredb 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredres 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequireda complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredb complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireda 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredb 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredres 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp std=gnu++98 -directive=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp std=gnu++98 -directive=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/all.directive.json -quiet -fix-errors C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/xilinx-dataflow-lawyer.matrixmul.pp.0.cpp.diag.yml C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/xilinx-dataflow-lawyer.matrixmul.pp.0.cpp.out.log 2> C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/xilinx-dataflow-lawyer.matrixmul.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/tidy-3.1.matrixmul.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/tidy-3.1.matrixmul.pp.0.cpp.out.log 2> C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/tidy-3.1.matrixmul.pp.0.cpp.err.log 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/xilinx-legacy-rewriter.matrixmul.pp.0.cpp.out.log 2> C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/xilinx-legacy-rewriter.matrixmul.pp.0.cpp.err.log 
Command       tidy_31 done; 0.209 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.103 sec.
Execute       ap_part_info -name xc7z007s-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.bc
Command       clang done; 1.588 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/matrixmul.g.bc -hls-opt -except-internalize matrixmul -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g 
Command       llvm-ld done; 1.167 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.223 ; gain = 934.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.223 ; gain = 934.375
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.pp.bc -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.786 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.0.bc -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.223 ; gain = 934.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.1.bc -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/Vitis_HLS/2020.1/Design_Optimization/lab1/matrixmul_prj/solution4_FIFO_int/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO 
ERROR: [SYNCHK 200-91] as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 0.909 sec.
Command     elaborate done; error code: 2; 7.684 sec.
Command   csynth_design done; error code: 2; 7.698 sec.
Command ap_source done; error code: 1; 10.565 sec.
Execute cleanup_all 
