queue:0.0430190779766
cam:0.0306039388051
cpi:0.0242533565593
compacting:0.0209395370772
banked:0.0203728195098
latch:0.0183033145088
savings:0.0179797655682
mcf:0.01633518618
ram:0.0148949475298
oldest:0.0134730642804
gating:0.0134602868297
instructions:0.0124065772988
vpr:0.0120370562954
degradation:0.0117189014489
bzip:0.0105011911157
compaction:0.00995852534615
banks:0.00933611751202
dispatched:0.00926706870377
operand:0.00903078259838
bank:0.00880075040547
issue:0.00849525413294
clock:0.00815650355111
entries:0.00815189417875
instruction:0.00810175093203
gated:0.00775137742768
parser:0.00763648667982
ready:0.00761791643132
power4:0.00700079407714
rob:0.00692222057923
vortex:0.00685824764859
entry:0.00681301534717
power:0.00655089269704
baseline:0.00653353400268
dissipation:0.00646292908878
banking:0.00626206761313
conflict:0.00610189183486
gcc:0.00568083298195
benchmarks:0.0053350712656
bank1:0.00516273085363
youngest:0.00501407882313
sorting:0.00488328069313
subarrays:0.00471241140574
holes:0.00426579540104
queues:0.0038993528608
dispatch:0.00387775745327
tail:0.00379304259698
verification:0.00373552809528
subarray:0.0036740462536
ids:0.00365639605804
bits:0.00355764139722
redesign:0.00322146724265
logic:0.00317154887103
spec2000:0.0031283565385
multiplexer:0.0029780267641
operands:0.00297257724906
older:0.00287482960255
cycle:0.00261257204347
bitline:0.00258136542681
precharging:0.00258136542681
bit:0.00253658503001
designs:0.00251254369671
adaptive:0.00250549189338
21264:0.00249353212601
pointer:0.00244442011405
selection:0.00244020859907
latches:0.00238113985868
priority:0.00237898020241
peripheral:0.00234827535492
bitlines:0.00233359802571
adaptation:0.00231130127706
effort:0.00228644107279
disabled:0.00228597616439
111:0.00222883512537
capacitance:0.00218400505833
redesigning:0.00208557102566
steered:0.00194026852475
age:0.00191866443125
reorder:0.00185391624125
window:0.00184001231609
ored:0.0018370231268
discharging:0.0018370231268
id:0.00177619012968
alpha:0.00176847189009
windows:0.00172613416291
incurred:0.00166631486701
flash:0.00166235475067
simplescalar:0.00163563103393
remedied:0.00161073362132
circuit:0.00160025453958
superscalar:0.00159366751736
clocked:0.00158742657246
afforded:0.00158742657246
microprocessor:0.0015770964002
albeit:0.001568980811
consideration:0.00149477994183
active:0.00149289831055
newly:0.00147635851174
arbitration:0.00144054298809
arguably:0.00144054298809
128:0.00140639387869
tradeoffs:0.00138309876064
tag:0.00138309876064
filled:0.00135978215572
register:0.00135941725852
decremented:0.00135927958928
chunks:0.00133570483438
caches:0.00130501031944
percentage:0.00130369785152
average10305070percentage:0.00129068271341
matchline:0.00129068271341
1bankact:0.00129068271341
vivekanandham:0.00129068271341
scannable:0.00129068271341
2banks:0.00129068271341
average13579:0.00129068271341
franziska:0.00129068271341
10ent:0.00129068271341
4banks:0.00129068271341
islped:0.00129068271341
roesner:0.00129068271341
power4tm:0.00129068271341
pales:0.00129068271341
average26cpi:0.00129068271341
precharge:0.00129068271341
bit00sorting:0.00129068271341
yingmin:0.00129068271341
rival:0.00129068271341
8ent:0.00129068271341
9811929:0.00129068271341
average51525:0.00129068271341
r19:0.00129068271341
9ent:0.00129068271341
dharmesh:0.00129068271341
11ent:0.00129068271341
10022:0.00129068271341
bank3:0.00129068271341
amrutur:0.00129068271341
average5cpi:0.00129068271341
clkgating:0.00129068271341
sankaranarayanan:0.00129068271341
partold:0.00129068271341
taglines:0.00129068271341
average50active:0.00129068271341
r16:0.00129068271341
afrl:0.00129068271341
average2610:0.00129068271341
predecoder:0.00129068271341
3bankact:0.00129068271341
2bankact:0.00129068271341
average10305070power:0.00129068271341
202060power:0.00129068271341
50bankact:0.00129068271341
bank2:0.00129068271341
8ghz:0.00129068271341
9701915:0.00129068271341
4bankact:0.00129068271341
buffer:0.00128020363167
afford:0.00127274777997
bottom:0.00126135068407
circuitry:0.00125389946039
energy:0.00125102955516
hole:0.00124481566827
consumer:0.00123594416083
source:0.00122560543073
considerable:0.00120288464246
filling:0.0012023909409
unavailable:0.00119444374878
neither:0.00118216369583
overhead:0.00117767216517
team:0.00117154480121
demonstrable:0.00116679901286
r32:0.00116679901286
sav:0.00116679901286
0182:0.00116679901286
f29601:0.00116679901286
recirculate:0.00116679901286
r17:0.00116679901286
r2:0.00115700253935
registers:0.00113103150522
alternatives:0.0011033869608
largely:0.00109568779149
wordlines:0.00109427784504
sethumadhavan:0.00109427784504
simha:0.00109427784504
amps:0.00109427784504
underutilization:0.00109427784504
addr1:0.00109427784504
r1:0.00106808657633
mechanism:0.00106048526638
match:0.00104395495558
mircea:0.00104278551283
parikh:0.00104278551283
impact:0.00100943328443
curs:0.00100281576463
grain:0.0010003358779
head:0.000972948155171
karthik:0.000970134262374
bharadwaj:0.000970134262374
hungry:0.000970134262374
selec:0.000970134262374
issue queue:0.0938201841824
power savings:0.0372120905611
cam ram:0.0339541010324
ram based:0.026880329984
cpi degradation:0.026880329984
non compacting:0.026880329984
based issue:0.0258182638493
latch based:0.0258182638493
conflict queue:0.0226360673549
clock gating:0.0182766592563
oldest first:0.0169770505162
mcf parser:0.0155622963065
the cam:0.014621327405
queue power:0.0141475420968
banked issue:0.0141475420968
source operand:0.0128025779059
bzip gcc:0.0127327878871
gcc mcf:0.0127327878871
parser vortex:0.0127327878871
first selection:0.0127327878871
vortex vpr:0.0116182187322
the queue:0.0114631059312
non compaction:0.0113180336775
sorting bit:0.0113180336775
the issue:0.0104368784717
clock gated:0.00990327946777
compacting latch:0.00990327946777
a cam:0.00990327946777
queue design:0.00933605895859
the cpi:0.00903639234724
per bank:0.00852910765294
cpi performance:0.00848852525809
dispatched instructions:0.00848852525809
selection logic:0.00848852525809
the baseline:0.00823909306379
and verification:0.00788256854055
power dissipation:0.00768073418536
all ready:0.00731066370252
the conflict:0.00730466886132
way banked:0.00707377104841
on dispatch:0.00707377104841
operand ids:0.00707377104841
cam structure:0.00707377104841
adaptive issue:0.00707377104841
entries per:0.00702096387208
ready instructions:0.00700204421894
verification effort:0.00700204421894
the oldest:0.00649303898784
an oldest:0.00645456596232
32 entry:0.00640128895295
of entries:0.00623111102104
dynamic adaptation:0.00613124483956
queue entries:0.0060922197521
issue queues:0.0060922197521
cycle window:0.00565901683873
cycle windows:0.00565901683873
neither source:0.00565901683873
ram structure:0.00565901683873
compacting issue:0.00565901683873
oldest to:0.00565901683873
compacting queue:0.00565901683873
to youngest:0.00565901683873
newly dispatched:0.00565901683873
entry conflict:0.00565901683873
degradation benchmarks:0.00565901683873
older instructions:0.00565901683873
queue the:0.00553876535204
sequence number:0.00544359455701
a latch:0.00533440746079
savings and:0.00521485862265
the power:0.00518967538676
ready not:0.00516365276985
10 entries:0.00516365276985
queue for:0.00509692180488
8 way:0.00492955108515
sequence numbers:0.0049077693327
the banked:0.00487377580168
entry queue:0.00487377580168
position based:0.00487377580168
selection scheme:0.00485153750317
the adaptive:0.00482383284805
savings of:0.00477974582914
based selection:0.0046680294793
source operands:0.0046680294793
4 entry:0.0046680294793
active for:0.00465132692218
relative power:0.00450838200654
an instruction:0.00450715145933
tail pointer:0.00437789300719
with clock:0.00426752596863
based designs:0.00426752596863
issue priority:0.00424426262904
queue approach:0.00424426262904
rob entry:0.00424426262904
spec2000 integer:0.00424426262904
on cpi:0.00424426262904
to bank1:0.00424426262904
for mcf:0.00424426262904
degradation incurred:0.00424426262904
compaction operation:0.00424426262904
integer queue:0.00424426262904
partial oldest:0.00424426262904
entry 111:0.00424426262904
operand available:0.00424426262904
selection mechanism:0.00417188689812
the ram:0.00417188689812
two source:0.00417188689812
based design:0.00415662899934
queue is:0.00409697133202
not ready:0.00408749655971
bits are:0.00394128427027
the rob:0.00387273957739
gating the:0.00387273957739
greater power:0.00387273957739
and clock:0.00377060232622
queue that:0.00372106153774
of queue:0.00367470233329
redesign and:0.00365533185126
holes created:0.00365533185126
to entry:0.00365533185126
high capacitance:0.00365533185126
power overhead:0.00365533185126
savings with:0.00365533185126
a cpi:0.00365533185126
adaptive approach:0.00365533185126
ready ready:0.00365533185126
oldest instruction:0.00365533185126
queue as:0.00363113867634
and power:0.0035832612066
have neither:0.00350102210947
performance degradation:0.00349485960908
the sorting:0.00347916123681
instructions are:0.00346172834502
instruction is:0.00344559489147
savings achieved:0.0033812865049
relative to:0.00336369144698
the tail:0.00333985838274
queue and:0.0032979629227
savings is:0.00320064447648
various numbers:0.00320064447648
is dispatched:0.00320064447648
of issue:0.00320064447648
the latch:0.00320064447648
design and:0.00313268609199
alpha 21264:0.00312891517359
each entry:0.00312388367399
queue with:0.00309024123487
degradation with:0.00306562241978
entries in:0.00302331732564
parser and:0.00300898451661
lower power:0.00300898451661
reorder buffer:0.00300898451661
a sorting:0.00300898451661
bit of:0.00300651413392
power optimization:0.00295773065109
significant bits:0.00286784749748
instructions have:0.00286784749748
bank corresponding:0.00282950841936
benchmarks bzip:0.00282950841936
larger cycle:0.00282950841936
significant redesign:0.00282950841936
of banking:0.00282950841936
compacting cam:0.00282950841936
queue cpi:0.00282950841936
age ordering:0.00282950841936
baseline latch:0.00282950841936
flash set:0.00282950841936
ready none:0.00282950841936
are flash:0.00282950841936
precharging and:0.00282950841936
none ready:0.00282950841936
youngest program:0.00282950841936
location 111:0.00282950841936
window values:0.00282950841936
logic selection:0.00282950841936
upper entries:0.00282950841936
sorting bits:0.00282950841936
id bits:0.00282950841936
each cam:0.00282950841936
one subarray:0.00282950841936
register id:0.00282950841936
dispatched into:0.00282950841936
arguably more:0.00282950841936
banked approach:0.00282950841936
single cam:0.00282950841936
state preserving:0.00282950841936
different cycle:0.00282950841936
of cam:0.00282950841936
banking can:0.00282950841936
banked cam:0.00282950841936
ready logic:0.00282950841936
approach yet:0.00282950841936
and vpr:0.00282950841936
disabled with:0.00282950841936
real power4:0.00282950841936
3 cpi:0.00282950841936
neither operand:0.00282950841936
different issue:0.00282950841936
compacting design:0.00282950841936
design bzip:0.00282950841936
the issue queue:0.0299992953939
cam ram based:0.026774025871
based issue queue:0.0245448780495
ram based issue:0.0163619046989
gcc mcf parser:0.0133870129355
mcf parser vortex:0.0133870129355
parser vortex vpr:0.0133870129355
bzip gcc mcf:0.0133870129355
oldest first selection:0.0133870129355
issue queue power:0.0133870129355
latch based issue:0.0133870129355
the conflict queue:0.0133870129355
banked issue queue:0.0118995670538
issue queue design:0.0109088346887
compacting latch based:0.010412121172
the cam ram:0.010412121172
the cpi degradation:0.010412121172
entries per bank:0.010412121172
a cam ram:0.010412121172
non compacting latch:0.00892467529032
a non compacting:0.00892467529032
and verification effort:0.00892467529032
the power savings:0.00818162601652
source operand ids:0.0074372294086
adaptive issue queue:0.0074372294086
first selection scheme:0.0074372294086
power savings and:0.0074372294086
the non compacting:0.0074372294086
all ready instructions:0.0074372294086
design and verification:0.00694122715847
oldest to youngest:0.00594978352688
the sorting bit:0.00594978352688
position based selection:0.00594978352688
a latch based:0.00594978352688
with clock gating:0.00594978352688
non compacting issue:0.00594978352688
10 entries per:0.00594978352688
and power savings:0.00594978352688
available on dispatch:0.00594978352688
newly dispatched instructions:0.00594978352688
neither source operand:0.00594978352688
non compacting queue:0.00594978352688
4 entry conflict:0.00594978352688
entry conflict queue:0.00594978352688
and clock gating:0.00594978352688
of the issue:0.00547334364178
ready not ready:0.00545441734434
issue queue for:0.00545441734434
number of entries:0.00523695063161
power savings of:0.00495887841048
in the issue:0.00495887841048
with non compaction:0.00446233764516
impact on cpi:0.00446233764516
the selection logic:0.00446233764516
redesign and verification:0.00446233764516
an oldest first:0.00446233764516
savings and performance:0.00446233764516
a sorting bit:0.00446233764516
power savings with:0.00446233764516
on cpi performance:0.00446233764516
of queue entries:0.00446233764516
gating the issue:0.00446233764516
partial oldest first:0.00446233764516
compacting issue queue:0.00446233764516
the oldest first:0.00446233764516
as a cam:0.00446233764516
clock gating the:0.00446233764516
way banked issue:0.00446233764516
power savings achieved:0.00446233764516
cam ram structure:0.00446233764516
ram based design:0.00446233764516
queue power optimization:0.00446233764516
in the queue:0.00418078565718
with a 4:0.00417263201098
of the queue:0.00415737138709
the adaptive approach:0.00409081300826
of issue queue:0.00409081300826
issue queue with:0.00409081300826
be active for:0.00409081300826
a 4 entry:0.00409081300826
issue queue that:0.00409081300826
issue queue the:0.00409081300826
the source operand:0.00387343126154
the oldest instruction:0.00387343126154
power optimization techniques:0.00387343126154
optimization techniques that:0.00387343126154
removed from consideration:0.00371915880786
the two source:0.00371915880786
relative power of:0.00359946670567
savings of the:0.00359946670567
the alpha 21264:0.00350164740365
top of figure:0.00341892230691
various numbers of:0.00341892230691
most significant bits:0.00341892230691
relative to the:0.00324000967515
to the baseline:0.00322742325038
when an instruction:0.00300952193124
relative to baseline:0.00297489176344
cpi degradation with:0.00297489176344
parser and vpr:0.00297489176344
smaller cycle windows:0.00297489176344
well as design:0.00297489176344
different cycle window:0.00297489176344
simple position based:0.00297489176344
the spec2000 integer:0.00297489176344
sorting bit of:0.00297489176344
youngest program order:0.00297489176344
benchmarks power savings:0.00297489176344
the real power4:0.00297489176344
for our 8:0.00297489176344
the ready logic:0.00297489176344
the integer queue:0.00297489176344
benchmarks bzip gcc:0.00297489176344
ready none ready:0.00297489176344
instructions will have:0.00297489176344
in location 111:0.00297489176344
queue for reduced:0.00297489176344
dispatched into the:0.00297489176344
verification effort as:0.00297489176344
issue queue 3:0.00297489176344
banked issue queues:0.00297489176344
two source operand:0.00297489176344
the baseline latch:0.00297489176344
cpi degradation incurred:0.00297489176344
steered to the:0.00297489176344
within the queue:0.00297489176344
higher power savings:0.00297489176344
start point all:0.00297489176344
issue queue organization:0.00297489176344
an oldest to:0.00297489176344
cycle window values:0.00297489176344
instructions have neither:0.00297489176344
latch based designs:0.00297489176344
all sorting bits:0.00297489176344
to entry 111:0.00297489176344
degradation with different:0.00297489176344
a cycle window:0.00297489176344
of an oldest:0.00297489176344
precharging and discharging:0.00297489176344
ready logic selection:0.00297489176344
to the cam:0.00297489176344
power savings is:0.00297489176344
issue queue approach:0.00297489176344
cpi performance the:0.00297489176344
in to achieve:0.00297489176344
shows the cpi:0.00297489176344
or is 1:0.00297489176344
numbers of entries:0.00297489176344
latch based design:0.00297489176344
for different cycle:0.00297489176344
issue queue cam:0.00297489176344
queue non compacting:0.00297489176344
have neither source:0.00297489176344
111 in our:0.00297489176344
not ready not:0.00297489176344
issue queue relative:0.00297489176344
using the conflict:0.00297489176344
compacting queue the:0.00297489176344
the bank corresponding:0.00297489176344
1 all ready:0.00297489176344
reduced power at:0.00297489176344
adaptive approach yet:0.00297489176344
instruction is dispatched:0.00297489176344
entries are shifted:0.00297489176344
range of issue:0.00297489176344
the banked approach:0.00297489176344
approaches that require:0.00297489176344
non compaction and:0.00297489176344
4 banked issue:0.00297489176344
bank corresponding to:0.00297489176344
is 1 all:0.00297489176344
selection logic and:0.00297489176344
conflict queue and:0.00297489176344
verification effort that:0.00297489176344
even greater power:0.00297489176344
selection mechanism like:0.00297489176344
4 way banked:0.00297489176344
are flash set:0.00297489176344
instruction is steered:0.00297489176344
a cpi degradation:0.00297489176344
in the cam:0.00297489176344
non compacting cam:0.00297489176344
a simple position:0.00297489176344
savings is achieved:0.00297489176344
source operand available:0.00297489176344
the circuit level:0.00297489176344
queue power savings:0.00297489176344
based selection mechanism:0.00297489176344
is steered to:0.00297489176344
queue cpi degradation:0.00297489176344
of banking and:0.00297489176344
spec2000 integer benchmarks:0.00297489176344
of all ready:0.00297489176344
for latch based:0.00297489176344
implementation and verification:0.00297489176344
the cam structure:0.00297489176344
techniques that vary:0.00297489176344
power at high:0.00297489176344
conflict queue for:0.00297489176344
based no compaction:0.00297489176344
