5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.4.vcd) 2 -o (real3.4.cdd) 2 -v (real3.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.4.v 9 22 1 
3 0 foo "main.a" 0 real3.4.v 24 40 1 
2 1 33 33 33 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 25 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 30 110005 1 0 63 0 64 53 0 0.000000
1 c 3 31 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 A 4 0 120000 1 0 31 0 64 21 0 3.400000
4 1 1 0 0 1
3 1 foo.u$0 "main.a.u$0" 0 real3.4.v 33 38 1 
2 2 34 34 34 20002 1 0 1008 0 0 32 48 1 0
2 3 34 34 34 10002 2 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 35 35 35 50005 1 1 1004 0 0 1 1 a
2 5 35 35 35 10001 0 1 1410 0 0 1 1 c
2 6 35 35 35 10005 1 37 16 4 5
2 7 36 36 36 20002 1 0 1008 0 0 32 48 5 0
2 8 36 36 36 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 37 37 37 b000d 1 0 1004 0 0 64 20 1 3.4
2 10 37 37 37 60006 1 32 1004 0 0 64 5 A
2 11 37 37 37 5000e 1 11 201008 9 10 1 18 0 1 0 1 0 0
2 12 37 37 37 10001 0 1 1410 0 0 1 1 c
2 13 37 37 37 1000e 1 37 1a 11 12
4 3 11 6 0 3
4 6 0 8 8 3
4 8 0 13 0 3
4 13 0 0 0 3
3 1 main.u$0 "main.u$0" 0 real3.4.v 13 20 1 
