0.6
2019.2
Oct 24 2019
19:01:44
C:/Users/SIDNEY/Documents/Xilinx/DVI_HDMI/DVI_HDMI/DVI_HDMI.sim/sim_1/impl/timing/xsim/DVI_wrapper_time_impl.v,1578660848,verilog,,,,AXI_DDR_imp_1ST2XF9;BLOCK_MEM_imp_U31K0U;CLK_CTRL_imp_1UBDXL3;DVI;DVI_BLK_MEM_addres_gen_0_0;DVI_BLK_MEM_addres_gen_0_0_BLK_MEM_addres_gen;DVI_M_AXI_Lite_READ_0_3;DVI_M_AXI_Lite_READ_0_3_M_AXI_Lite_READ;DVI_TMDS_encoder_V2_0_0;DVI_TMDS_encoder_V2_0_0_TMDS_encoder_V2;DVI_TMDS_encoder_V2_1_0;DVI_TMDS_encoder_V2_1_0_TMDS_encoder_V2;DVI_TMDS_encoder_V2_2_0;DVI_TMDS_encoder_V2_2_0_TMDS_encoder_V2;DVI_auto_pc_0;DVI_auto_pc_0__axi_data_fifo_v2_1_19_axic_fifo;DVI_auto_pc_0__axi_data_fifo_v2_1_19_fifo_gen;DVI_auto_pc_0__axi_protocol_converter_v2_1_20_a_axi3_conv;DVI_auto_pc_0__axi_protocol_converter_v2_1_20_axi3_conv;DVI_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter;DVI_auto_pc_0__dmem;DVI_auto_pc_0__fifo_generator_ramfifo;DVI_auto_pc_0__fifo_generator_top;DVI_auto_pc_0__fifo_generator_v13_2_5;DVI_auto_pc_0__fifo_generator_v13_2_5_synth;DVI_auto_pc_0__memory;DVI_auto_pc_0__rd_bin_cntr;DVI_auto_pc_0__rd_fwft;DVI_auto_pc_0__rd_logic;DVI_auto_pc_0__rd_status_flags_ss;DVI_auto_pc_0__reset_blk_ramfifo;DVI_auto_pc_0__wr_bin_cntr;DVI_auto_pc_0__wr_logic;DVI_auto_pc_0__wr_status_flags_ss;DVI_auto_pc_0__xpm_cdc_async_rst;DVI_axi_mem_intercon_7;DVI_blk_mem_gen_0_0;DVI_blk_mem_gen_0_0__blk_mem_gen_generic_cstr;DVI_blk_mem_gen_0_0__blk_mem_gen_prim_width;DVI_blk_mem_gen_0_0__blk_mem_gen_prim_wrapper;DVI_blk_mem_gen_0_0__blk_mem_gen_top;DVI_blk_mem_gen_0_0__blk_mem_gen_v8_4_4;DVI_blk_mem_gen_0_0__blk_mem_gen_v8_4_4_synth;DVI_clk_wiz_0_4;DVI_clk_wiz_0_4__DVI_clk_wiz_0_4_clk_wiz;DVI_clk_wiz_0_5;DVI_clk_wiz_0_5__DVI_clk_wiz_0_5_clk_wiz;DVI_input_block_0_0;DVI_input_block_0_0_input_block;DVI_line_addr_gen_0_0;DVI_line_addr_gen_0_0_line_addr_gen;DVI_processing_system7_0_0;DVI_processing_system7_0_0_processing_system7_v5_5_processing_system7;DVI_res_select_0_0;DVI_res_select_0_0_clk_mux;DVI_res_select_0_0_clk_mux_0;DVI_res_select_0_0_res_select;DVI_rst_ps7_0_100M_0;DVI_rst_ps7_0_100M_0__cdc_sync;DVI_rst_ps7_0_100M_0__cdc_sync_0;DVI_rst_ps7_0_100M_0__lpf;DVI_rst_ps7_0_100M_0__proc_sys_reset;DVI_rst_ps7_0_100M_0__sequence_psr;DVI_rst_ps7_0_100M_0__upcnt_n;DVI_selectio_wiz_0_2;DVI_selectio_wiz_0_2__DVI_selectio_wiz_0_2_selectio_wiz;DVI_selectio_wiz_0_3;DVI_selectio_wiz_0_3__DVI_selectio_wiz_0_3_selectio_wiz;DVI_selectio_wiz_0_4;DVI_selectio_wiz_0_4__DVI_selectio_wiz_0_4_selectio_wiz;DVI_util_vector_logic_0_0;DVI_util_vector_logic_0_1;DVI_wrapper;DVI_xlconstant_0_1;DVI_xlconstant_1_0;RAM32X1D_UNIQ_BASE_;TMDS_imp_1HPHBY2;glbl;s00_couplers_imp_1H22OAG,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/2d50/hdl;../../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/4fba;../../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
