{"vcs1":{"timestamp_begin":1699713068.997920423, "rt":1.71, "ut":0.52, "st":0.25}}
{"vcselab":{"timestamp_begin":1699713070.781620741, "rt":1.06, "ut":0.27, "st":0.17}}
{"link":{"timestamp_begin":1699713071.911358127, "rt":0.37, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699713068.416716295}
{"VCS_COMP_START_TIME": 1699713068.416716295}
{"VCS_COMP_END_TIME": 1699713100.440479714}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331900}}
{"stitch_vcselab": {"peak_mem": 223480}}
