Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 27 01:02:45 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: L_UART_RX/SlogM_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Lcontrole/reset_fbits_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                 2427        0.163        0.000                      0                 2427        4.500        0.000                       0                  1057  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.235        0.000                      0                 1887        0.163        0.000                      0                 1887        4.500        0.000                       0                  1057  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.313        0.000                      0                  540        0.405        0.000                      0                  540  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.062ns (53.137%)  route 4.464ns (46.863%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.654    14.675    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.513    14.854    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.910    L_UART_TX/vcompteur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.062ns (53.137%)  route 4.464ns (46.863%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.654    14.675    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.513    14.854    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.910    L_UART_TX/vcompteur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.062ns (53.137%)  route 4.464ns (46.863%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.654    14.675    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.513    14.854    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.910    L_UART_TX/vcompteur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.062ns (53.137%)  route 4.464ns (46.863%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.654    14.675    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.513    14.854    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  L_UART_TX/vcompteur_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.910    L_UART_TX/vcompteur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.799ns (41.192%)  route 5.424ns (58.808%))
  Logic Levels:           16  (CARRY4=8 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_Hadamard/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  L_Hadamard/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  L_Hadamard/n_reg[25]/Q
                         net (fo=4, routed)           0.663     6.267    L_Hadamard/n_reg_n_0_[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.391 r  L_Hadamard/r_addr_enc_H2[8]_i_19/O
                         net (fo=1, routed)           0.696     7.087    L_Hadamard/r_addr_enc_H2[8]_i_19_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  L_Hadamard/r_addr_enc_H2[8]_i_18/O
                         net (fo=1, routed)           0.158     7.369    L_Hadamard/r_addr_enc_H2[8]_i_18_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.493 r  L_Hadamard/r_addr_enc_H2[8]_i_15/O
                         net (fo=1, routed)           0.446     7.940    L_Hadamard/r_addr_enc_H2[8]_i_15_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  L_Hadamard/r_addr_enc_H2[8]_i_14/O
                         net (fo=9, routed)           0.568     8.632    L_Hadamard/r_addr_enc_H2[8]_i_14_n_0
    SLICE_X7Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.750 r  L_Hadamard/r_addr_enc_H2[7]_i_14/O
                         net (fo=16, routed)          0.492     9.242    L_Hadamard/r_addr_enc_H2[7]_i_14_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.326     9.568 r  L_Hadamard/FSM_sequential_Setat[1]_i_108/O
                         net (fo=1, routed)           0.000     9.568    L_Hadamard/FSM_sequential_Setat[1]_i_108_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.101 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.101    L_Hadamard/FSM_sequential_Setat_reg[1]_i_82_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.218    L_Hadamard/FSM_sequential_Setat_reg[1]_i_81_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.335    L_Hadamard/FSM_sequential_Setat_reg[1]_i_58_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.452    L_Hadamard/FSM_sequential_Setat_reg[1]_i_57_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.569    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.686 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.686    L_Hadamard/FSM_sequential_Setat_reg[1]_i_33_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.009 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.728    11.737    L_Hadamard/r_addr_enc_H12[25]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.306    12.043 r  L_Hadamard/FSM_sequential_Setat[1]_i_12/O
                         net (fo=1, routed)           0.000    12.043    L_Hadamard/FSM_sequential_Setat[1]_i_12_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.575 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_3/CO[3]
                         net (fo=21, routed)          0.989    13.563    L_Hadamard/FSM_sequential_Setat_reg[1]_i_3_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.687 r  L_Hadamard/r_addr_enc_H1[8]_i_1/O
                         net (fo=18, routed)          0.683    14.371    L_Hadamard/r_addr_enc_H1[8]_i_1_n_0
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.450    14.791    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[1]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.731    L_Hadamard/r_addr_enc_H1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.799ns (41.192%)  route 5.424ns (58.808%))
  Logic Levels:           16  (CARRY4=8 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_Hadamard/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  L_Hadamard/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  L_Hadamard/n_reg[25]/Q
                         net (fo=4, routed)           0.663     6.267    L_Hadamard/n_reg_n_0_[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.391 r  L_Hadamard/r_addr_enc_H2[8]_i_19/O
                         net (fo=1, routed)           0.696     7.087    L_Hadamard/r_addr_enc_H2[8]_i_19_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  L_Hadamard/r_addr_enc_H2[8]_i_18/O
                         net (fo=1, routed)           0.158     7.369    L_Hadamard/r_addr_enc_H2[8]_i_18_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.493 r  L_Hadamard/r_addr_enc_H2[8]_i_15/O
                         net (fo=1, routed)           0.446     7.940    L_Hadamard/r_addr_enc_H2[8]_i_15_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  L_Hadamard/r_addr_enc_H2[8]_i_14/O
                         net (fo=9, routed)           0.568     8.632    L_Hadamard/r_addr_enc_H2[8]_i_14_n_0
    SLICE_X7Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.750 r  L_Hadamard/r_addr_enc_H2[7]_i_14/O
                         net (fo=16, routed)          0.492     9.242    L_Hadamard/r_addr_enc_H2[7]_i_14_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.326     9.568 r  L_Hadamard/FSM_sequential_Setat[1]_i_108/O
                         net (fo=1, routed)           0.000     9.568    L_Hadamard/FSM_sequential_Setat[1]_i_108_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.101 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.101    L_Hadamard/FSM_sequential_Setat_reg[1]_i_82_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.218    L_Hadamard/FSM_sequential_Setat_reg[1]_i_81_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.335    L_Hadamard/FSM_sequential_Setat_reg[1]_i_58_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.452    L_Hadamard/FSM_sequential_Setat_reg[1]_i_57_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.569    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.686 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.686    L_Hadamard/FSM_sequential_Setat_reg[1]_i_33_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.009 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.728    11.737    L_Hadamard/r_addr_enc_H12[25]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.306    12.043 r  L_Hadamard/FSM_sequential_Setat[1]_i_12/O
                         net (fo=1, routed)           0.000    12.043    L_Hadamard/FSM_sequential_Setat[1]_i_12_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.575 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_3/CO[3]
                         net (fo=21, routed)          0.989    13.563    L_Hadamard/FSM_sequential_Setat_reg[1]_i_3_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.687 r  L_Hadamard/r_addr_enc_H1[8]_i_1/O
                         net (fo=18, routed)          0.683    14.371    L_Hadamard/r_addr_enc_H1[8]_i_1_n_0
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.450    14.791    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H1_reg[4]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.731    L_Hadamard/r_addr_enc_H1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.799ns (41.192%)  route 5.424ns (58.808%))
  Logic Levels:           16  (CARRY4=8 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_Hadamard/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  L_Hadamard/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  L_Hadamard/n_reg[25]/Q
                         net (fo=4, routed)           0.663     6.267    L_Hadamard/n_reg_n_0_[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.391 r  L_Hadamard/r_addr_enc_H2[8]_i_19/O
                         net (fo=1, routed)           0.696     7.087    L_Hadamard/r_addr_enc_H2[8]_i_19_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  L_Hadamard/r_addr_enc_H2[8]_i_18/O
                         net (fo=1, routed)           0.158     7.369    L_Hadamard/r_addr_enc_H2[8]_i_18_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.493 r  L_Hadamard/r_addr_enc_H2[8]_i_15/O
                         net (fo=1, routed)           0.446     7.940    L_Hadamard/r_addr_enc_H2[8]_i_15_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  L_Hadamard/r_addr_enc_H2[8]_i_14/O
                         net (fo=9, routed)           0.568     8.632    L_Hadamard/r_addr_enc_H2[8]_i_14_n_0
    SLICE_X7Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.750 r  L_Hadamard/r_addr_enc_H2[7]_i_14/O
                         net (fo=16, routed)          0.492     9.242    L_Hadamard/r_addr_enc_H2[7]_i_14_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.326     9.568 r  L_Hadamard/FSM_sequential_Setat[1]_i_108/O
                         net (fo=1, routed)           0.000     9.568    L_Hadamard/FSM_sequential_Setat[1]_i_108_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.101 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.101    L_Hadamard/FSM_sequential_Setat_reg[1]_i_82_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.218    L_Hadamard/FSM_sequential_Setat_reg[1]_i_81_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.335    L_Hadamard/FSM_sequential_Setat_reg[1]_i_58_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.452    L_Hadamard/FSM_sequential_Setat_reg[1]_i_57_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.569    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.686 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.686    L_Hadamard/FSM_sequential_Setat_reg[1]_i_33_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.009 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.728    11.737    L_Hadamard/r_addr_enc_H12[25]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.306    12.043 r  L_Hadamard/FSM_sequential_Setat[1]_i_12/O
                         net (fo=1, routed)           0.000    12.043    L_Hadamard/FSM_sequential_Setat[1]_i_12_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.575 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_3/CO[3]
                         net (fo=21, routed)          0.989    13.563    L_Hadamard/FSM_sequential_Setat_reg[1]_i_3_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.687 r  L_Hadamard/r_addr_enc_H1[8]_i_1/O
                         net (fo=18, routed)          0.683    14.371    L_Hadamard/r_addr_enc_H1[8]_i_1_n_0
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.450    14.791    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[5]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.731    L_Hadamard/r_addr_enc_H2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 L_Hadamard/n_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/r_addr_enc_H2_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 3.799ns (41.192%)  route 5.424ns (58.808%))
  Logic Levels:           16  (CARRY4=8 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_Hadamard/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  L_Hadamard/n_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  L_Hadamard/n_reg[25]/Q
                         net (fo=4, routed)           0.663     6.267    L_Hadamard/n_reg_n_0_[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.391 r  L_Hadamard/r_addr_enc_H2[8]_i_19/O
                         net (fo=1, routed)           0.696     7.087    L_Hadamard/r_addr_enc_H2[8]_i_19_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.211 r  L_Hadamard/r_addr_enc_H2[8]_i_18/O
                         net (fo=1, routed)           0.158     7.369    L_Hadamard/r_addr_enc_H2[8]_i_18_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     7.493 r  L_Hadamard/r_addr_enc_H2[8]_i_15/O
                         net (fo=1, routed)           0.446     7.940    L_Hadamard/r_addr_enc_H2[8]_i_15_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  L_Hadamard/r_addr_enc_H2[8]_i_14/O
                         net (fo=9, routed)           0.568     8.632    L_Hadamard/r_addr_enc_H2[8]_i_14_n_0
    SLICE_X7Y44          LUT4 (Prop_lut4_I1_O)        0.118     8.750 r  L_Hadamard/r_addr_enc_H2[7]_i_14/O
                         net (fo=16, routed)          0.492     9.242    L_Hadamard/r_addr_enc_H2[7]_i_14_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.326     9.568 r  L_Hadamard/FSM_sequential_Setat[1]_i_108/O
                         net (fo=1, routed)           0.000     9.568    L_Hadamard/FSM_sequential_Setat[1]_i_108_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.101 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.101    L_Hadamard/FSM_sequential_Setat_reg[1]_i_82_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.218    L_Hadamard/FSM_sequential_Setat_reg[1]_i_81_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.335    L_Hadamard/FSM_sequential_Setat_reg[1]_i_58_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.452    L_Hadamard/FSM_sequential_Setat_reg[1]_i_57_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.569    L_Hadamard/FSM_sequential_Setat_reg[1]_i_34_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.686 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.686    L_Hadamard/FSM_sequential_Setat_reg[1]_i_33_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.009 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_23/O[1]
                         net (fo=2, routed)           0.728    11.737    L_Hadamard/r_addr_enc_H12[25]
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.306    12.043 r  L_Hadamard/FSM_sequential_Setat[1]_i_12/O
                         net (fo=1, routed)           0.000    12.043    L_Hadamard/FSM_sequential_Setat[1]_i_12_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.575 r  L_Hadamard/FSM_sequential_Setat_reg[1]_i_3/CO[3]
                         net (fo=21, routed)          0.989    13.563    L_Hadamard/FSM_sequential_Setat_reg[1]_i_3_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.687 r  L_Hadamard/r_addr_enc_H1[8]_i_1/O
                         net (fo=18, routed)          0.683    14.371    L_Hadamard/r_addr_enc_H1[8]_i_1_n_0
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.450    14.791    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  L_Hadamard/r_addr_enc_H2_reg[8]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.731    L_Hadamard/r_addr_enc_H2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 5.062ns (53.878%)  route 4.333ns (46.122%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.523    14.544    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y36          FDRE                                         r  L_UART_TX/vcompteur_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.514    14.855    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  L_UART_TX/vcompteur_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_CE)      -0.169    14.911    L_UART_TX/vcompteur_reg[10]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 L_UART_RX/Sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/vcompteur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 5.062ns (53.878%)  route 4.333ns (46.122%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.627     5.148    L_UART_RX/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  L_UART_RX/Sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  L_UART_RX/Sn_reg[4]/Q
                         net (fo=9, routed)           0.690     6.357    L_UART_RX/Sn_reg[7]_1[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     6.481 f  L_UART_RX/enable_end1_carry_i_9/O
                         net (fo=17, routed)          0.185     6.665    L_UART_RX/enable_end1_carry_i_9_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  L_UART_RX/enable_end1_carry__0_i_9/O
                         net (fo=131, routed)         0.742     7.532    L_UART_RX/end_T2_carry__0_i_15_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     8.032 r  L_UART_RX/end_T2_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.032    L_UART_RX/end_T2_carry__0_i_14_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.149 r  L_UART_RX/end_T2_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.149    L_UART_RX/end_T2_carry__1_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.266 r  L_UART_RX/end_T2_carry__2_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.266    L_UART_RX/end_T2_carry__2_i_14_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.485 f  L_UART_RX/end_T2_carry__3_i_14/O[0]
                         net (fo=1, routed)           0.455     8.940    L_UART_RX/end_T6[21]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.295     9.235 r  L_UART_RX/end_T2_carry__3_i_12/O
                         net (fo=1, routed)           0.000     9.235    L_UART_RX/end_T2_carry__3_i_12_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  L_UART_RX/end_T2_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.785    L_UART_RX/end_T2_carry__3_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.119 f  L_UART_RX/end_T2_carry__4_i_9/O[1]
                         net (fo=2, routed)           0.563    10.682    L_UART_RX/end_T4[22]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.303    10.985 r  L_UART_RX/end_T2_carry__4_i_7/O
                         net (fo=1, routed)           0.000    10.985    L_UART_TX/end_T1_carry__1_i_6_0[1]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.535 r  L_UART_TX/end_T2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.535    L_UART_TX/end_T2_carry__4_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  L_UART_TX/end_T2_carry__5/O[1]
                         net (fo=2, routed)           0.544    12.412    L_UART_TX/end_T2[26]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.303    12.715 r  L_UART_TX/end_T1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    12.715    L_UART_TX/end_T1_carry__2_i_7_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.265 r  L_UART_TX/end_T1_carry__2/CO[3]
                         net (fo=5, routed)           0.631    13.896    L_UART_TX/end_T1_carry__2_n_0
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  L_UART_TX/vcompteur[0]_i_2/O
                         net (fo=32, routed)          0.523    14.544    L_UART_TX/vcompteur[0]_i_2_n_0
    SLICE_X2Y36          FDRE                                         r  L_UART_TX/vcompteur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.514    14.855    L_UART_TX/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  L_UART_TX/vcompteur_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_CE)      -0.169    14.911    L_UART_TX/vcompteur_reg[11]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 L_Hadamard/k_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/w_addr_enc_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.566     1.449    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  L_Hadamard/k_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  L_Hadamard/k_reg[1]_C/Q
                         net (fo=6, routed)           0.110     1.700    L_Hadamard/k_reg[1]_C_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.745 r  L_Hadamard/w_addr_enc_H[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    L_Hadamard/w_addr_enc_H[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  L_Hadamard/w_addr_enc_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.836     1.963    L_Hadamard/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  L_Hadamard/w_addr_enc_H_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120     1.582    L_Hadamard/w_addr_enc_H_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_onehot_setat_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/FSM_onehot_setat_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.588     1.471    Lcontrole/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Lcontrole/FSM_onehot_setat_reg[2]/Q
                         net (fo=4, routed)           0.113     1.725    Lcontrole/FSM_onehot_setat_reg_n_0_[2]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  Lcontrole/FSM_onehot_setat[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Lcontrole/FSM_onehot_setat[3]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.857     1.984    Lcontrole/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.605    Lcontrole/FSM_onehot_setat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 L_UART_RX/compteur_donnees_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_RX/add_recep_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.588     1.471    L_UART_RX/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  L_UART_RX/compteur_donnees_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  L_UART_RX/compteur_donnees_reg[1]/Q
                         net (fo=3, routed)           0.123     1.735    L_UART_RX/compteur_donnees_reg[1]
    SLICE_X5Y16          FDRE                                         r  L_UART_RX/add_recep_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.857     1.984    L_UART_RX/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  L_UART_RX/add_recep_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.066     1.551    L_UART_RX/add_recep_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 L_UART_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_RX/r_RX_Byte_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.591     1.474    L_UART_RX/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  L_UART_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L_UART_RX/r_RX_Byte_reg[0]/Q
                         net (fo=18, routed)          0.138     1.753    L_UART_RX/outputMsg_OBUF[7]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  L_UART_RX/r_RX_Byte[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.798    L_UART_RX/r_RX_Byte[0]_rep__1_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  L_UART_RX/r_RX_Byte_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.860     1.987    L_UART_RX/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  L_UART_RX/r_RX_Byte_reg[0]_rep__1/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    L_UART_RX/r_RX_Byte_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 L_UART_RX/r_RX_Byte_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_recep/maRam_reg[104]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.394%)  route 0.157ns (52.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.591     1.474    L_UART_RX/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  L_UART_RX/r_RX_Byte_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L_UART_RX/r_RX_Byte_reg[0]_rep__2/Q
                         net (fo=64, routed)          0.157     1.772    L_RAM_recep/maRam_reg[120]_0
    SLICE_X4Y15          FDPE                                         r  L_RAM_recep/maRam_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.858     1.985    L_RAM_recep/clk_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  L_RAM_recep/maRam_reg[104]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDPE (Hold_fdpe_C_D)         0.070     1.577    L_RAM_recep/maRam_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 L_Hadamard/FSM_sequential_Setat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.417%)  route 0.388ns (67.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.592     1.475    L_Hadamard/clk_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  L_Hadamard/FSM_sequential_Setat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  L_Hadamard/FSM_sequential_Setat_reg[1]/Q
                         net (fo=103, routed)         0.388     2.004    L_Hadamard/Setat[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045     2.049 r  L_Hadamard/i[30]_i_1/O
                         net (fo=1, routed)           0.000     2.049    L_Hadamard/i[30]
    SLICE_X4Y45          FDCE                                         r  L_Hadamard/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.864     1.991    L_Hadamard/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  L_Hadamard/i_reg[30]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.107     1.854    L_Hadamard/i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_onehot_setat_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/start_fbits_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.583%)  route 0.164ns (46.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/FSM_onehot_setat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  Lcontrole/FSM_onehot_setat_reg[0]/Q
                         net (fo=6, routed)           0.164     1.775    Lcontrole/FSM_onehot_setat_reg_n_0_[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.048     1.823 r  Lcontrole/start_fbits_i_1/O
                         net (fo=1, routed)           0.000     1.823    Lcontrole/start_fbits_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  Lcontrole/start_fbits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.857     1.984    Lcontrole/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  Lcontrole/start_fbits_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131     1.616    Lcontrole/start_fbits_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 L_Hadamard/FSM_sequential_Setat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.417%)  route 0.388ns (67.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.592     1.475    L_Hadamard/clk_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  L_Hadamard/FSM_sequential_Setat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  L_Hadamard/FSM_sequential_Setat_reg[1]/Q
                         net (fo=103, routed)         0.388     2.004    L_Hadamard/Setat[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045     2.049 r  L_Hadamard/i[28]_i_1/O
                         net (fo=1, routed)           0.000     2.049    L_Hadamard/i[28]
    SLICE_X4Y45          FDCE                                         r  L_Hadamard/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.864     1.991    L_Hadamard/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  L_Hadamard/i_reg[28]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.092     1.839    L_Hadamard/i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_onehot_setat_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/start_transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.081%)  route 0.107ns (33.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.588     1.471    Lcontrole/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  Lcontrole/FSM_onehot_setat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.635 f  Lcontrole/FSM_onehot_setat_reg[3]/Q
                         net (fo=2, routed)           0.107     1.742    Lcontrole/FSM_onehot_setat_reg_n_0_[3]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  Lcontrole/start_transmit_i_1/O
                         net (fo=1, routed)           0.000     1.787    Lcontrole/start_transmit_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Lcontrole/start_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.857     1.984    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Lcontrole/start_transmit_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091     1.576    Lcontrole/start_transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 L_RAM_encod/out_enc_T_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_UART_TX/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.564     1.447    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  L_RAM_encod/out_enc_T_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  L_RAM_encod/out_enc_T_reg[2]/Q
                         net (fo=1, routed)           0.177     1.765    L_UART_TX/r_TX_Data_reg[7]_0[5]
    SLICE_X11Y38         FDRE                                         r  L_UART_TX/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.834     1.961    L_UART_TX/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  L_UART_TX/r_TX_Data_reg[5]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070     1.553    L_UART_TX/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y32   L_Fbits/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    L_Fbits/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    L_Fbits/FSM_sequential_setat_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   L_Fbits/j_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   L_Fbits/j_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   L_Fbits/j_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    L_Fbits/j_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   L_Fbits/j_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   L_Fbits/j_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   L_Fbits/j_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   L_Fbits/j_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   L_Fbits/j_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    L_Fbits/j_reg[25]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   L_RAM_encod/maRam_reg[202]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    L_Fbits/j_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   L_Hadamard/k_reg[1]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   L_Hadamard/k_reg[1]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y53   L_Hadamard/k_reg[20]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y53   L_Hadamard/k_reg[21]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   L_Hadamard/k_reg[21]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   L_Hadamard/k_reg[22]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y54   L_Hadamard/k_reg[22]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y53    L_Hadamard/k_reg[23]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54    L_Hadamard/k_reg[23]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[30]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 2.631ns (38.437%)  route 4.214ns (61.563%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  L_UART_RX/k_reg[28]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.093    L_UART_RX/k_reg[28]_LDC_i_3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.427 r  L_UART_RX/k_reg[30]_LDC_i_3/O[1]
                         net (fo=4, routed)           0.681    11.107    Lcontrole/p_1_in0_out[29]
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.329    11.436 f  Lcontrole/k_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.547    11.983    L_Hadamard/k_reg[30]_C_0
    SLICE_X9Y56          FDCE                                         f  L_Hadamard/k_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  L_Hadamard/k_reg[30]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y56          FDCE (Recov_fdce_C_CLR)     -0.629    14.296    L_Hadamard/k_reg[30]_C
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[29]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.515ns (36.851%)  route 4.310ns (63.149%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  L_UART_RX/k_reg[28]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.093    L_UART_RX/k_reg[28]_LDC_i_3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.315 r  L_UART_RX/k_reg[30]_LDC_i_3/O[0]
                         net (fo=4, routed)           0.781    11.095    Lcontrole/p_1_in0_out[28]
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.325    11.420 f  Lcontrole/k_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.543    11.963    L_Hadamard/k_reg[29]_C_0
    SLICE_X10Y58         FDCE                                         f  L_Hadamard/k_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X10Y58         FDCE                                         r  L_Hadamard/k_reg[29]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X10Y58         FDCE (Recov_fdce_C_CLR)     -0.543    14.382    L_Hadamard/k_reg[29]_C
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[26]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 2.484ns (36.694%)  route 4.285ns (63.306%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.313 r  L_UART_RX/k_reg[28]_LDC_i_3/O[1]
                         net (fo=4, routed)           0.756    11.069    Lcontrole/p_1_in0_out[25]
    SLICE_X14Y56         LUT2 (Prop_lut2_I1_O)        0.296    11.365 f  Lcontrole/k_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.543    11.908    L_Hadamard/k_reg[26]_C_0
    SLICE_X14Y56         FDCE                                         f  L_Hadamard/k_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X14Y56         FDCE                                         r  L_Hadamard/k_reg[26]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.543    14.382    L_Hadamard/k_reg[26]_C
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[20]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.271ns (33.638%)  route 4.480ns (66.362%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.064 r  L_UART_RX/k_reg[20]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.804    10.867    Lcontrole/p_1_in0_out[19]
    SLICE_X12Y53         LUT2 (Prop_lut2_I1_O)        0.332    11.199 f  Lcontrole/k_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.690    11.890    L_Hadamard/k_reg[20]_C_0
    SLICE_X12Y52         FDCE                                         f  L_Hadamard/k_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.441    14.782    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  L_Hadamard/k_reg[20]_C/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X12Y52         FDCE (Recov_fdce_C_CLR)     -0.543    14.383    L_Hadamard/k_reg[20]_C
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[28]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.468ns (37.439%)  route 4.124ns (62.561%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.292 r  L_UART_RX/k_reg[28]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.590    10.881    Lcontrole/p_1_in0_out[27]
    SLICE_X11Y56         LUT2 (Prop_lut2_I1_O)        0.301    11.182 f  Lcontrole/k_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.548    11.730    L_Hadamard/k_reg[28]_C_0
    SLICE_X11Y57         FDCE                                         f  L_Hadamard/k_reg[28]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  L_Hadamard/k_reg[28]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X11Y57         FDCE (Recov_fdce_C_CLR)     -0.613    14.312    L_Hadamard/k_reg[28]_C
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[27]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 2.388ns (36.519%)  route 4.151ns (63.481%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.218 r  L_UART_RX/k_reg[28]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.623    10.841    Lcontrole/p_1_in0_out[26]
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.295    11.136 f  Lcontrole/k_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.542    11.677    L_Hadamard/k_reg[27]_C_0
    SLICE_X13Y54         FDCE                                         f  L_Hadamard/k_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  L_Hadamard/k_reg[27]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.629    14.296    L_Hadamard/k_reg[27]_C
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[30]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.605ns (38.273%)  route 4.201ns (61.727%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  L_UART_RX/k_reg[28]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.093    L_UART_RX/k_reg[28]_LDC_i_3_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.427 f  L_UART_RX/k_reg[30]_LDC_i_3/O[1]
                         net (fo=4, routed)           0.681    11.107    Lcontrole/p_1_in0_out[29]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.303    11.410 f  Lcontrole/k_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.534    11.945    L_Hadamard/k_reg[30]_P_0
    SLICE_X8Y56          FDPE                                         f  L_Hadamard/k_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X8Y56          FDPE                                         r  L_Hadamard/k_reg[30]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X8Y56          FDPE (Recov_fdpe_C_PRE)     -0.361    14.564    L_Hadamard/k_reg[30]_P
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[13]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.059ns (31.412%)  route 4.496ns (68.588%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.859 r  L_UART_RX/k_reg[16]_LDC_i_3/O[0]
                         net (fo=4, routed)           0.960    10.819    Lcontrole/p_1_in0_out[12]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.325    11.144 f  Lcontrole/k_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.550    11.693    L_Hadamard/k_reg[13]_C_0
    SLICE_X10Y57         FDCE                                         f  L_Hadamard/k_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  L_Hadamard/k_reg[13]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X10Y57         FDCE (Recov_fdce_C_CLR)     -0.543    14.382    L_Hadamard/k_reg[13]_C
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[25]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 2.370ns (36.555%)  route 4.113ns (63.445%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  L_UART_RX/k_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.979    L_UART_RX/k_reg[24]_LDC_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.201 r  L_UART_RX/k_reg[28]_LDC_i_3/O[0]
                         net (fo=4, routed)           0.721    10.921    Lcontrole/p_1_in0_out[24]
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.294    11.215 f  Lcontrole/k_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.407    11.622    L_Hadamard/k_reg[25]_C_0
    SLICE_X13Y55         FDCE                                         f  L_Hadamard/k_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  L_Hadamard/k_reg[25]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.613    14.312    L_Hadamard/k_reg[25]_C
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 L_UART_RX/SlogM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Hadamard/k_reg[24]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.352ns (35.916%)  route 4.197ns (64.084%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.617     5.138    L_UART_RX/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  L_UART_RX/SlogM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_UART_RX/SlogM_reg[6]/Q
                         net (fo=6, routed)           1.517     7.111    L_UART_RX/SlogM[6]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.235 f  L_UART_RX/j[13]_i_2/O
                         net (fo=39, routed)          0.981     8.216    L_UART_RX/SlogM_reg[4]_3
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.340 r  L_UART_RX/k_reg[4]_LDC_i_4/O
                         net (fo=1, routed)           0.488     8.828    L_UART_RX/k_reg[4]_LDC_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.408 r  L_UART_RX/k_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.408    L_UART_RX/k_reg[4]_LDC_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  L_UART_RX/k_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.523    L_UART_RX/k_reg[8]_LDC_i_3_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  L_UART_RX/k_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.637    L_UART_RX/k_reg[12]_LDC_i_3_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  L_UART_RX/k_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.751    L_UART_RX/k_reg[16]_LDC_i_3_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  L_UART_RX/k_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.865    L_UART_RX/k_reg[20]_LDC_i_3_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.178 r  L_UART_RX/k_reg[24]_LDC_i_3/O[3]
                         net (fo=4, routed)           0.662    10.839    Lcontrole/p_1_in0_out[23]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.299    11.138 f  Lcontrole/k_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.549    11.687    L_Hadamard/k_reg[24]_C_0
    SLICE_X12Y56         FDCE                                         f  L_Hadamard/k_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        1.440    14.781    L_Hadamard/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  L_Hadamard/k_reg[24]_C/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X12Y56         FDCE (Recov_fdce_C_CLR)     -0.543    14.382    L_Hadamard/k_reg[24]_C
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[17]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[18]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[20]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[23]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[29]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[31]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 Lcontrole/reset_fbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Fbits/i_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.152%)  route 0.210ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.587     1.470    Lcontrole/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  Lcontrole/reset_fbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.611 f  Lcontrole/reset_fbits_reg/Q
                         net (fo=272, routed)         0.210     1.821    L_Fbits/reset_hadamard
    SLICE_X2Y29          FDCE                                         f  L_Fbits/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.855     1.982    L_Fbits/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  L_Fbits/i_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    L_Fbits/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 L_Fbits/Sreset_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_encod/maRam_reg[240]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.561     1.444    L_Fbits/clk_IBUF_BUFG
    SLICE_X11Y33         FDPE                                         r  L_Fbits/Sreset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  L_Fbits/Sreset_reg_rep__1/Q
                         net (fo=85, routed)          0.268     1.853    L_RAM_encod/maRam_reg[170]_1
    SLICE_X12Y43         FDPE                                         f  L_RAM_encod/maRam_reg[240]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.836     1.963    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X12Y43         FDPE                                         r  L_RAM_encod/maRam_reg[240]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X12Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     1.414    L_RAM_encod/maRam_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 L_Fbits/Sreset_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_RAM_encod/maRam_reg[241]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.561     1.444    L_Fbits/clk_IBUF_BUFG
    SLICE_X11Y33         FDPE                                         r  L_Fbits/Sreset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  L_Fbits/Sreset_reg_rep__1/Q
                         net (fo=85, routed)          0.268     1.853    L_RAM_encod/maRam_reg[170]_1
    SLICE_X12Y43         FDPE                                         f  L_RAM_encod/maRam_reg[241]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1056, routed)        0.836     1.963    L_RAM_encod/clk_IBUF_BUFG
    SLICE_X12Y43         FDPE                                         r  L_RAM_encod/maRam_reg[241]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X12Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     1.414    L_RAM_encod/maRam_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.439    





