Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Feb 12 09:52:46 2016
| Host         : mikkel running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file UART_input_design_wrapper_control_sets_placed.rpt
| Design       : UART_input_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |    74 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             154 |           41 |
| Yes          | No                    | No                     |             338 |           82 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                     Enable Signal                                                                                     |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                  |                1 |              2 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                  |                2 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                       | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                1 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                  |                2 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                 |                                                                                                                                                                  |                2 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                  |                1 |              4 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | UART_input_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                           |                3 |              8 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]        |                                                                                                                                                                  |                4 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                  |                3 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                  |                5 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                  |                6 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                                  |                3 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                  |                5 |             12 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                  |                4 |             13 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                  |                3 |             14 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                  |                2 |             14 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                  |                5 |             20 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                  |                6 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                  |                6 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                  |                7 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                  |                7 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                   | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                7 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                    | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                6 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                       |               10 |             32 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                  |               10 |             34 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                  |               10 |             47 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                  |                8 |             47 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |               10 |             47 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | UART_input_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  UART_input_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       |                                                                                                                                                                  |               36 |            113 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


