#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b3b456d7e0 .scope module, "testbenchCPU" "testbenchCPU" 2 9;
 .timescale 0 0;
v0x55b3b45a63e0_0 .var "ADDRESS", 7 0;
v0x55b3b45a64f0_0 .net "BUSY_WAIT", 0 0, v0x55b3b45a37e0_0;  1 drivers
v0x55b3b45a65c0_0 .var "CLK", 0 0;
v0x55b3b45a6690_0 .net "MAIN_MEM_ADDRESS", 5 0, v0x55b3b45a3110_0;  1 drivers
v0x55b3b45a6780_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x55b3b45a5bf0_0;  1 drivers
v0x55b3b45a68c0_0 .net "MAIN_MEM_READ", 0 0, v0x55b3b45a3300_0;  1 drivers
v0x55b3b45a69b0_0 .net "MAIN_MEM_READ_DATA", 31 0, v0x55b3b45a5fb0_0;  1 drivers
v0x55b3b45a6aa0_0 .net "MAIN_MEM_WRITE", 0 0, v0x55b3b45a34a0_0;  1 drivers
v0x55b3b45a6b90_0 .net "MAIN_MEM_WRITE_DATA", 31 0, v0x55b3b45a3560_0;  1 drivers
v0x55b3b45a6c30_0 .net "READ_DATA", 7 0, v0x55b3b45a4330_0;  1 drivers
v0x55b3b45a6cf0_0 .var "RESET", 0 0;
v0x55b3b45a6de0_0 .var "WRITE_DATA", 7 0;
v0x55b3b45a6e80_0 .var "memReadEn", 0 0;
v0x55b3b45a6f20_0 .var "memWriteEn", 0 0;
S_0x55b3b456d960 .scope module, "myCacheMemory" "cache_memory" 2 31, 3 1 0, S_0x55b3b456d7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
    .port_info 8 /OUTPUT 1 "MAIN_MEM_READ"
    .port_info 9 /OUTPUT 1 "MAIN_MEM_WRITE"
    .port_info 10 /OUTPUT 6 "MAIN_MEM_ADDRESS"
    .port_info 11 /OUTPUT 32 "MAIN_MEM_WRITE_DATA"
    .port_info 12 /INPUT 32 "MAIN_MEM_READ_DATA"
    .port_info 13 /INPUT 1 "MAIN_MEM_BUSY_WAIT"
P_0x55b3b456dae0 .param/l "IDLE" 0 3 43, C4<00>;
P_0x55b3b456db20 .param/l "MEM_READ" 0 3 43, C4<01>;
P_0x55b3b456db60 .param/l "MEM_WRITE" 0 3 43, C4<10>;
v0x55b3b4581470_0 .var "CURRENT_DATA", 31 0;
v0x55b3b4582330_0 .var "CURRENT_DIRTY", 0 0;
v0x55b3b45555b0_0 .var "CURRENT_TAG", 2 0;
v0x55b3b45a3050_0 .var "CURRENT_VALID", 0 0;
v0x55b3b45a3110_0 .var "MAIN_MEM_ADDRESS", 5 0;
v0x55b3b45a3240_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x55b3b45a5bf0_0;  alias, 1 drivers
v0x55b3b45a3300_0 .var "MAIN_MEM_READ", 0 0;
v0x55b3b45a33c0_0 .net "MAIN_MEM_READ_DATA", 31 0, v0x55b3b45a5fb0_0;  alias, 1 drivers
v0x55b3b45a34a0_0 .var "MAIN_MEM_WRITE", 0 0;
v0x55b3b45a3560_0 .var "MAIN_MEM_WRITE_DATA", 31 0;
v0x55b3b45a3640_0 .var "TAG_MATCH", 0 0;
v0x55b3b45a3700_0 .net "address", 7 0, v0x55b3b45a63e0_0;  1 drivers
v0x55b3b45a37e0_0 .var "busywait", 0 0;
v0x55b3b45a38a0_0 .net "clock", 0 0, v0x55b3b45a65c0_0;  1 drivers
v0x55b3b45a3960 .array "data_array", 0 8, 31 0;
v0x55b3b45a3b40 .array "dirtyBit_array", 0 8, 1 0;
v0x55b3b45a3d70_0 .var/i "i", 31 0;
v0x55b3b45a3e50_0 .net "index", 2 0, L_0x55b3b45a70b0;  1 drivers
v0x55b3b45a3f30_0 .var "next_state", 1 0;
v0x55b3b45a4010_0 .net "offset", 1 0, L_0x55b3b45a7150;  1 drivers
v0x55b3b45a40f0_0 .net "read", 0 0, v0x55b3b45a6e80_0;  1 drivers
v0x55b3b45a41b0_0 .var "readCache", 0 0;
v0x55b3b45a4270_0 .var "readaccess", 0 0;
v0x55b3b45a4330_0 .var "readdata", 7 0;
v0x55b3b45a4410_0 .net "reset", 0 0, v0x55b3b45a6cf0_0;  1 drivers
v0x55b3b45a44d0_0 .var "state", 1 0;
v0x55b3b45a45b0_0 .net "tag", 2 0, L_0x55b3b45a6fc0;  1 drivers
v0x55b3b45a4690 .array "tag_array", 0 8, 2 0;
v0x55b3b45a48c0_0 .var "tempory_data", 7 0;
v0x55b3b45a49a0 .array "validBit_array", 0 8, 1 0;
v0x55b3b45a4bd0_0 .net "write", 0 0, v0x55b3b45a6f20_0;  1 drivers
v0x55b3b45a4c90_0 .var "writeCache", 0 0;
v0x55b3b45a4d50_0 .var "writeaccess", 0 0;
v0x55b3b45a4e10_0 .net "writedata", 7 0, v0x55b3b45a6de0_0;  1 drivers
E_0x55b3b4557f70 .event posedge, v0x55b3b45a38a0_0;
E_0x55b3b455c120 .event posedge, v0x55b3b45a4410_0;
E_0x55b3b455d540/0 .event edge, v0x55b3b45a4270_0, v0x55b3b45a4d50_0, v0x55b3b45a44d0_0, v0x55b3b45a3e50_0;
v0x55b3b45a49a0_0 .array/port v0x55b3b45a49a0, 0;
v0x55b3b45a49a0_1 .array/port v0x55b3b45a49a0, 1;
v0x55b3b45a49a0_2 .array/port v0x55b3b45a49a0, 2;
v0x55b3b45a49a0_3 .array/port v0x55b3b45a49a0, 3;
E_0x55b3b455d540/1 .event edge, v0x55b3b45a49a0_0, v0x55b3b45a49a0_1, v0x55b3b45a49a0_2, v0x55b3b45a49a0_3;
v0x55b3b45a49a0_4 .array/port v0x55b3b45a49a0, 4;
v0x55b3b45a49a0_5 .array/port v0x55b3b45a49a0, 5;
v0x55b3b45a49a0_6 .array/port v0x55b3b45a49a0, 6;
v0x55b3b45a49a0_7 .array/port v0x55b3b45a49a0, 7;
E_0x55b3b455d540/2 .event edge, v0x55b3b45a49a0_4, v0x55b3b45a49a0_5, v0x55b3b45a49a0_6, v0x55b3b45a49a0_7;
v0x55b3b45a49a0_8 .array/port v0x55b3b45a49a0, 8;
v0x55b3b45a3b40_0 .array/port v0x55b3b45a3b40, 0;
v0x55b3b45a3b40_1 .array/port v0x55b3b45a3b40, 1;
v0x55b3b45a3b40_2 .array/port v0x55b3b45a3b40, 2;
E_0x55b3b455d540/3 .event edge, v0x55b3b45a49a0_8, v0x55b3b45a3b40_0, v0x55b3b45a3b40_1, v0x55b3b45a3b40_2;
v0x55b3b45a3b40_3 .array/port v0x55b3b45a3b40, 3;
v0x55b3b45a3b40_4 .array/port v0x55b3b45a3b40, 4;
v0x55b3b45a3b40_5 .array/port v0x55b3b45a3b40, 5;
v0x55b3b45a3b40_6 .array/port v0x55b3b45a3b40, 6;
E_0x55b3b455d540/4 .event edge, v0x55b3b45a3b40_3, v0x55b3b45a3b40_4, v0x55b3b45a3b40_5, v0x55b3b45a3b40_6;
v0x55b3b45a3b40_7 .array/port v0x55b3b45a3b40, 7;
v0x55b3b45a3b40_8 .array/port v0x55b3b45a3b40, 8;
v0x55b3b45a3960_0 .array/port v0x55b3b45a3960, 0;
v0x55b3b45a3960_1 .array/port v0x55b3b45a3960, 1;
E_0x55b3b455d540/5 .event edge, v0x55b3b45a3b40_7, v0x55b3b45a3b40_8, v0x55b3b45a3960_0, v0x55b3b45a3960_1;
v0x55b3b45a3960_2 .array/port v0x55b3b45a3960, 2;
v0x55b3b45a3960_3 .array/port v0x55b3b45a3960, 3;
v0x55b3b45a3960_4 .array/port v0x55b3b45a3960, 4;
v0x55b3b45a3960_5 .array/port v0x55b3b45a3960, 5;
E_0x55b3b455d540/6 .event edge, v0x55b3b45a3960_2, v0x55b3b45a3960_3, v0x55b3b45a3960_4, v0x55b3b45a3960_5;
v0x55b3b45a3960_6 .array/port v0x55b3b45a3960, 6;
v0x55b3b45a3960_7 .array/port v0x55b3b45a3960, 7;
v0x55b3b45a3960_8 .array/port v0x55b3b45a3960, 8;
v0x55b3b45a4690_0 .array/port v0x55b3b45a4690, 0;
E_0x55b3b455d540/7 .event edge, v0x55b3b45a3960_6, v0x55b3b45a3960_7, v0x55b3b45a3960_8, v0x55b3b45a4690_0;
v0x55b3b45a4690_1 .array/port v0x55b3b45a4690, 1;
v0x55b3b45a4690_2 .array/port v0x55b3b45a4690, 2;
v0x55b3b45a4690_3 .array/port v0x55b3b45a4690, 3;
v0x55b3b45a4690_4 .array/port v0x55b3b45a4690, 4;
E_0x55b3b455d540/8 .event edge, v0x55b3b45a4690_1, v0x55b3b45a4690_2, v0x55b3b45a4690_3, v0x55b3b45a4690_4;
v0x55b3b45a4690_5 .array/port v0x55b3b45a4690, 5;
v0x55b3b45a4690_6 .array/port v0x55b3b45a4690, 6;
v0x55b3b45a4690_7 .array/port v0x55b3b45a4690, 7;
v0x55b3b45a4690_8 .array/port v0x55b3b45a4690, 8;
E_0x55b3b455d540/9 .event edge, v0x55b3b45a4690_5, v0x55b3b45a4690_6, v0x55b3b45a4690_7, v0x55b3b45a4690_8;
E_0x55b3b455d540/10 .event edge, v0x55b3b45555b0_0, v0x55b3b45a45b0_0, v0x55b3b45a4010_0, v0x55b3b45a3640_0;
E_0x55b3b455d540/11 .event edge, v0x55b3b45a3050_0, v0x55b3b45a48c0_0;
E_0x55b3b455d540 .event/or E_0x55b3b455d540/0, E_0x55b3b455d540/1, E_0x55b3b455d540/2, E_0x55b3b455d540/3, E_0x55b3b455d540/4, E_0x55b3b455d540/5, E_0x55b3b455d540/6, E_0x55b3b455d540/7, E_0x55b3b455d540/8, E_0x55b3b455d540/9, E_0x55b3b455d540/10, E_0x55b3b455d540/11;
E_0x55b3b4558470/0 .event edge, v0x55b3b45a44d0_0, v0x55b3b45a3050_0, v0x55b3b45a4270_0, v0x55b3b45a4d50_0;
E_0x55b3b4558470/1 .event edge, v0x55b3b45a3640_0, v0x55b3b4582330_0, v0x55b3b45a3240_0, v0x55b3b45a33c0_0;
E_0x55b3b4558470/2 .event edge, v0x55b3b45a3e50_0, v0x55b3b45a45b0_0;
E_0x55b3b4558470 .event/or E_0x55b3b4558470/0, E_0x55b3b4558470/1, E_0x55b3b4558470/2;
E_0x55b3b4583b60 .event edge, v0x55b3b45a4bd0_0, v0x55b3b45a40f0_0;
L_0x55b3b45a6fc0 .part v0x55b3b45a63e0_0, 5, 3;
L_0x55b3b45a70b0 .part v0x55b3b45a63e0_0, 2, 3;
L_0x55b3b45a7150 .part v0x55b3b45a63e0_0, 0, 2;
S_0x55b3b45a50b0 .scope module, "myDataMem" "data_memory" 2 40, 4 12 0, S_0x55b3b456d7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x55b3b45a53e0_0 .var *"_s10", 7 0; Local signal
v0x55b3b45a54e0_0 .var *"_s3", 7 0; Local signal
v0x55b3b45a55c0_0 .var *"_s4", 7 0; Local signal
v0x55b3b45a5680_0 .var *"_s5", 7 0; Local signal
v0x55b3b45a5760_0 .var *"_s6", 7 0; Local signal
v0x55b3b45a5890_0 .var *"_s7", 7 0; Local signal
v0x55b3b45a5970_0 .var *"_s8", 7 0; Local signal
v0x55b3b45a5a50_0 .var *"_s9", 7 0; Local signal
v0x55b3b45a5b30_0 .net "address", 5 0, v0x55b3b45a3110_0;  alias, 1 drivers
v0x55b3b45a5bf0_0 .var "busywait", 0 0;
v0x55b3b45a5c90_0 .net "clock", 0 0, v0x55b3b45a65c0_0;  alias, 1 drivers
v0x55b3b45a5d30_0 .var/i "i", 31 0;
v0x55b3b45a5dd0 .array "memory_array", 0 255, 7 0;
v0x55b3b45a5e70_0 .net "read", 0 0, v0x55b3b45a3300_0;  alias, 1 drivers
v0x55b3b45a5f10_0 .var "readaccess", 0 0;
v0x55b3b45a5fb0_0 .var "readdata", 31 0;
v0x55b3b45a6070_0 .net "reset", 0 0, v0x55b3b45a6cf0_0;  alias, 1 drivers
v0x55b3b45a6110_0 .net "write", 0 0, v0x55b3b45a34a0_0;  alias, 1 drivers
v0x55b3b45a61b0_0 .var "writeaccess", 0 0;
v0x55b3b45a6250_0 .net "writedata", 31 0, v0x55b3b45a3560_0;  alias, 1 drivers
E_0x55b3b4583e00 .event edge, v0x55b3b45a34a0_0, v0x55b3b45a3300_0;
    .scope S_0x55b3b456d960;
T_0 ;
    %wait E_0x55b3b4583b60;
    %load/vec4 v0x55b3b45a40f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b3b45a4bd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_0.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 9;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 9;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0x55b3b45a37e0_0, 0, 1;
    %load/vec4 v0x55b3b45a40f0_0;
    %load/vec4 v0x55b3b45a4bd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %store/vec4 v0x55b3b45a4270_0, 0, 1;
    %load/vec4 v0x55b3b45a40f0_0;
    %nor/r;
    %load/vec4 v0x55b3b45a4bd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %store/vec4 v0x55b3b45a4d50_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b3b456d960;
T_1 ;
    %wait E_0x55b3b4558470;
    %load/vec4 v0x55b3b45a44d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x55b3b45a3050_0;
    %nor/r;
    %load/vec4 v0x55b3b45a4270_0;
    %load/vec4 v0x55b3b45a4d50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55b3b45a3050_0;
    %load/vec4 v0x55b3b45a3640_0;
    %and;
    %load/vec4 v0x55b3b45a4270_0;
    %load/vec4 v0x55b3b45a4d50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55b3b45a3050_0;
    %load/vec4 v0x55b3b4582330_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b3b45a3640_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b3b45a4270_0;
    %load/vec4 v0x55b3b45a4d50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55b3b45a3050_0;
    %load/vec4 v0x55b3b4582330_0;
    %and;
    %load/vec4 v0x55b3b45a3640_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b3b45a4270_0;
    %load/vec4 v0x55b3b45a4d50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
T_1.10 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x55b3b45a3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %load/vec4 v0x55b3b45a33c0_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a3960, 4, 0;
    %load/vec4 v0x55b3b45a45b0_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a4690, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a49a0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a3b40, 4, 0;
T_1.13 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55b3b45a3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a49a0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a3b40, 4, 0;
    %load/vec4 v0x55b3b45a3050_0;
    %load/vec4 v0x55b3b45a3640_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
T_1.17 ;
T_1.15 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b3b456d960;
T_2 ;
    %wait E_0x55b3b455d540;
    %load/vec4 v0x55b3b45a4270_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b3b45a4d50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x55b3b45a44d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a3300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a34a0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a49a0, 4;
    %pad/u 1;
    %store/vec4 v0x55b3b45a3050_0, 0, 1;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3b40, 4;
    %pad/u 1;
    %store/vec4 v0x55b3b4582330_0, 0, 1;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %store/vec4 v0x55b3b4581470_0, 0, 32;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a4690, 4;
    %store/vec4 v0x55b3b45555b0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x55b3b45555b0_0;
    %load/vec4 v0x55b3b45a45b0_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a3640_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a3640_0, 0, 1;
T_2.7 ;
    %load/vec4 v0x55b3b45a4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55b3b45a4010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.10 ;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b3b45a48c0_0, 0, 8;
    %jmp T_2.14;
T_2.11 ;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b3b45a48c0_0, 0, 8;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55b3b45a48c0_0, 0, 8;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55b3b45a48c0_0, 0, 8;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %load/vec4 v0x55b3b45a3640_0;
    %load/vec4 v0x55b3b45a3050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a41b0_0, 0, 1;
    %load/vec4 v0x55b3b45a48c0_0;
    %store/vec4 v0x55b3b45a4330_0, 0, 8;
T_2.15 ;
T_2.8 ;
    %load/vec4 v0x55b3b45a4d50_0;
    %load/vec4 v0x55b3b45a3640_0;
    %and;
    %load/vec4 v0x55b3b45a3050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a4c90_0, 0, 1;
T_2.17 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a3300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a34a0_0, 0, 1;
    %load/vec4 v0x55b3b45a45b0_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3b45a3110_0, 0, 6;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a3300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a34a0_0, 0, 1;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a4690, 4;
    %pad/u 6;
    %store/vec4 v0x55b3b45a3110_0, 0, 6;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a3960, 4;
    %store/vec4 v0x55b3b45a3560_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b3b456d960;
T_3 ;
    %wait E_0x55b3b455c120;
    %load/vec4 v0x55b3b45a4410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a37e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b3b45a3d70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55b3b45a3d70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55b3b45a3d70_0;
    %store/vec4a v0x55b3b45a3960, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55b3b45a3d70_0;
    %store/vec4a v0x55b3b45a49a0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55b3b45a3d70_0;
    %store/vec4a v0x55b3b45a3b40, 4, 0;
    %load/vec4 v0x55b3b45a3d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b3b45a3d70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b3b456d960;
T_4 ;
    %wait E_0x55b3b4557f70;
    %load/vec4 v0x55b3b45a4410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55b3b45a3f30_0;
    %store/vec4 v0x55b3b45a44d0_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b3b45a44d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b3b45a3f30_0, 0, 2;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b3b456d960;
T_5 ;
    %wait E_0x55b3b4557f70;
    %load/vec4 v0x55b3b45a4c90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b3b45a41b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a37e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a41b0_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x55b3b45a4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %delay 1, 0;
    %load/vec4 v0x55b3b45a4010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x55b3b45a4e10_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55b3b45a3960, 4, 5;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x55b3b45a4e10_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55b3b45a3960, 4, 5;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x55b3b45a4e10_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55b3b45a3960, 4, 5;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x55b3b45a4e10_0;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55b3b45a3960, 4, 5;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55b3b45a3e50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a3b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a4c90_0, 0, 1;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b3b45a50b0;
T_6 ;
    %wait E_0x55b3b4583e00;
    %load/vec4 v0x55b3b45a5e70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b3b45a6110_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.1, 9;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.1, 9;
 ; End of false expr.
    %blend;
T_6.1;
    %pad/s 1;
    %store/vec4 v0x55b3b45a5bf0_0, 0, 1;
    %load/vec4 v0x55b3b45a5e70_0;
    %load/vec4 v0x55b3b45a6110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %pad/s 1;
    %store/vec4 v0x55b3b45a5f10_0, 0, 1;
    %load/vec4 v0x55b3b45a5e70_0;
    %nor/r;
    %load/vec4 v0x55b3b45a6110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %pad/s 1;
    %store/vec4 v0x55b3b45a61b0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b3b45a50b0;
T_7 ;
    %wait E_0x55b3b4557f70;
    %load/vec4 v0x55b3b45a5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a5dd0, 4;
    %store/vec4 v0x55b3b45a54e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a54e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3b45a5fb0_0, 4, 8;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a5dd0, 4;
    %store/vec4 v0x55b3b45a55c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a55c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3b45a5fb0_0, 4, 8;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a5dd0, 4;
    %store/vec4 v0x55b3b45a5680_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a5680_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3b45a5fb0_0, 4, 8;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3b45a5dd0, 4;
    %store/vec4 v0x55b3b45a5760_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a5760_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3b45a5fb0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a5f10_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x55b3b45a61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55b3b45a6250_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b3b45a5890_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a5890_0;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
    %load/vec4 v0x55b3b45a6250_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b3b45a5970_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a5970_0;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
    %load/vec4 v0x55b3b45a6250_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55b3b45a5a50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a5a50_0;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
    %load/vec4 v0x55b3b45a6250_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55b3b45a53e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b3b45a53e0_0;
    %load/vec4 v0x55b3b45a5b30_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a61b0_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b3b45a50b0;
T_8 ;
    %wait E_0x55b3b455c120;
    %load/vec4 v0x55b3b45a6070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b3b45a5d30_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x55b3b45a5d30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55b3b45a5d30_0;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
    %load/vec4 v0x55b3b45a5d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b3b45a5d30_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a61b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3b45a5dd0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b3b456d7e0;
T_9 ;
    %vpi_call 2 53 "$dumpfile", "cache_wavedata.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b3b456d7e0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55b3b456d7e0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a65c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a6cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a6cf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b3b45a63e0_0, 0, 8;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v0x55b3b45a6de0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a6e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a6f20_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b3b45a63e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a6e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a6f20_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x55b3b45a63e0_0, 0, 8;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v0x55b3b45a6de0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3b45a6e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3b45a6f20_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55b3b456d7e0;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x55b3b45a65c0_0;
    %inv;
    %store/vec4 v0x55b3b45a65c0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cache_memory.v";
    "./data_memory.v";
