{
  "Top": "encode",
  "RtlTop": "encode",
  "RtlPrefix": "",
  "RtlSubPrefix": "encode_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "full_in_AXI": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_in_AXI",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "full_out_AXI": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "full_out_AXI",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top -name encode \"encode\"",
      "set_directive_top encode -name encode"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "encode"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "14404",
    "Latency": "14404"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "encode",
    "Version": "1.0",
    "DisplayName": "Encode",
    "Revision": "2113446698",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_encode_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/encode.cpp"],
    "Vhdl": [
      "impl\/vhdl\/encode_castIn.vhd",
      "impl\/vhdl\/encode_castOut.vhd",
      "impl\/vhdl\/encode_conv1.vhd",
      "impl\/vhdl\/encode_conv2.vhd",
      "impl\/vhdl\/encode_conv3.vhd",
      "impl\/vhdl\/encode_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/encode_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/encode_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/encode_mul_32s_16s_48_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_17ns_49_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_17s_49_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_18ns_50_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_18s_50_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_19ns_51_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_19s_51_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_20ns_51_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_20s_51_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_21ns_52_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_21s_52_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_22ns_53_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_22s_53_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_23ns_54_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_23s_54_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_24ns_55_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_24s_55_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_25ns_56_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_25s_56_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_26ns_57_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_26s_57_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_27ns_58_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_27s_58_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_28s_58_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_29s_58_1_1.vhd",
      "impl\/vhdl\/encode_mul_32s_30s_58_1_1.vhd",
      "impl\/vhdl\/encode_mux_84_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_94_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_144_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_164_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_165_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_245_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_285_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_305_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_325_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_406_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_426_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_486_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_566_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_566_32_1_1_x.vhd",
      "impl\/vhdl\/encode_mux_646_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_707_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_847_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_987_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_1127_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_1127_32_1_1_x.vhd",
      "impl\/vhdl\/encode_mux_1408_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_1688_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_1968_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_2248_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_2528_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_2809_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_3089_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_3369_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_3649_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_3929_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_4209_32_1_1.vhd",
      "impl\/vhdl\/encode_mux_4489_32_1_1.vhd",
      "impl\/vhdl\/encode_pool1.vhd",
      "impl\/vhdl\/encode_pool2.vhd",
      "impl\/vhdl\/encode_pool3.vhd",
      "impl\/vhdl\/encode_regslice_both.vhd",
      "impl\/vhdl\/encode_sp_pool_ap_fixed_32_6_5_3_0_1.vhd",
      "impl\/vhdl\/encode_sp_pool_ap_fixed_32_6_5_3_0_2.vhd",
      "impl\/vhdl\/encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth.vhd",
      "impl\/vhdl\/encode_sp_pool_ap_fixed_32_6_5_3_0_s.vhd",
      "impl\/vhdl\/encode_start_for_castOut_U0.vhd",
      "impl\/vhdl\/encode_start_for_conv1_U0.vhd",
      "impl\/vhdl\/encode_start_for_conv2_U0.vhd",
      "impl\/vhdl\/encode_start_for_conv3_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool1_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool2_U0.vhd",
      "impl\/vhdl\/encode_start_for_pool3_U0.vhd",
      "impl\/vhdl\/encode.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/encode_castIn.v",
      "impl\/verilog\/encode_castOut.v",
      "impl\/verilog\/encode_conv1.v",
      "impl\/verilog\/encode_conv2.v",
      "impl\/verilog\/encode_conv3.v",
      "impl\/verilog\/encode_fifo_w32_d2_S.v",
      "impl\/verilog\/encode_flow_control_loop_pipe.v",
      "impl\/verilog\/encode_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/encode_mul_32s_16s_48_1_1.v",
      "impl\/verilog\/encode_mul_32s_17ns_49_1_1.v",
      "impl\/verilog\/encode_mul_32s_17s_49_1_1.v",
      "impl\/verilog\/encode_mul_32s_18ns_50_1_1.v",
      "impl\/verilog\/encode_mul_32s_18s_50_1_1.v",
      "impl\/verilog\/encode_mul_32s_19ns_51_1_1.v",
      "impl\/verilog\/encode_mul_32s_19s_51_1_1.v",
      "impl\/verilog\/encode_mul_32s_20ns_51_1_1.v",
      "impl\/verilog\/encode_mul_32s_20s_51_1_1.v",
      "impl\/verilog\/encode_mul_32s_21ns_52_1_1.v",
      "impl\/verilog\/encode_mul_32s_21s_52_1_1.v",
      "impl\/verilog\/encode_mul_32s_22ns_53_1_1.v",
      "impl\/verilog\/encode_mul_32s_22s_53_1_1.v",
      "impl\/verilog\/encode_mul_32s_23ns_54_1_1.v",
      "impl\/verilog\/encode_mul_32s_23s_54_1_1.v",
      "impl\/verilog\/encode_mul_32s_24ns_55_1_1.v",
      "impl\/verilog\/encode_mul_32s_24s_55_1_1.v",
      "impl\/verilog\/encode_mul_32s_25ns_56_1_1.v",
      "impl\/verilog\/encode_mul_32s_25s_56_1_1.v",
      "impl\/verilog\/encode_mul_32s_26ns_57_1_1.v",
      "impl\/verilog\/encode_mul_32s_26s_57_1_1.v",
      "impl\/verilog\/encode_mul_32s_27ns_58_1_1.v",
      "impl\/verilog\/encode_mul_32s_27s_58_1_1.v",
      "impl\/verilog\/encode_mul_32s_28s_58_1_1.v",
      "impl\/verilog\/encode_mul_32s_29s_58_1_1.v",
      "impl\/verilog\/encode_mul_32s_30s_58_1_1.v",
      "impl\/verilog\/encode_mux_84_32_1_1.v",
      "impl\/verilog\/encode_mux_94_32_1_1.v",
      "impl\/verilog\/encode_mux_144_32_1_1.v",
      "impl\/verilog\/encode_mux_164_32_1_1.v",
      "impl\/verilog\/encode_mux_165_32_1_1.v",
      "impl\/verilog\/encode_mux_245_32_1_1.v",
      "impl\/verilog\/encode_mux_285_32_1_1.v",
      "impl\/verilog\/encode_mux_305_32_1_1.v",
      "impl\/verilog\/encode_mux_325_32_1_1.v",
      "impl\/verilog\/encode_mux_406_32_1_1.v",
      "impl\/verilog\/encode_mux_426_32_1_1.v",
      "impl\/verilog\/encode_mux_486_32_1_1.v",
      "impl\/verilog\/encode_mux_566_32_1_1.v",
      "impl\/verilog\/encode_mux_566_32_1_1_x.v",
      "impl\/verilog\/encode_mux_646_32_1_1.v",
      "impl\/verilog\/encode_mux_707_32_1_1.v",
      "impl\/verilog\/encode_mux_847_32_1_1.v",
      "impl\/verilog\/encode_mux_987_32_1_1.v",
      "impl\/verilog\/encode_mux_1127_32_1_1.v",
      "impl\/verilog\/encode_mux_1127_32_1_1_x.v",
      "impl\/verilog\/encode_mux_1408_32_1_1.v",
      "impl\/verilog\/encode_mux_1688_32_1_1.v",
      "impl\/verilog\/encode_mux_1968_32_1_1.v",
      "impl\/verilog\/encode_mux_2248_32_1_1.v",
      "impl\/verilog\/encode_mux_2528_32_1_1.v",
      "impl\/verilog\/encode_mux_2809_32_1_1.v",
      "impl\/verilog\/encode_mux_3089_32_1_1.v",
      "impl\/verilog\/encode_mux_3369_32_1_1.v",
      "impl\/verilog\/encode_mux_3649_32_1_1.v",
      "impl\/verilog\/encode_mux_3929_32_1_1.v",
      "impl\/verilog\/encode_mux_4209_32_1_1.v",
      "impl\/verilog\/encode_mux_4489_32_1_1.v",
      "impl\/verilog\/encode_pool1.v",
      "impl\/verilog\/encode_pool2.v",
      "impl\/verilog\/encode_pool3.v",
      "impl\/verilog\/encode_regslice_both.v",
      "impl\/verilog\/encode_sp_pool_ap_fixed_32_6_5_3_0_1.v",
      "impl\/verilog\/encode_sp_pool_ap_fixed_32_6_5_3_0_2.v",
      "impl\/verilog\/encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth.v",
      "impl\/verilog\/encode_sp_pool_ap_fixed_32_6_5_3_0_s.v",
      "impl\/verilog\/encode_start_for_castOut_U0.v",
      "impl\/verilog\/encode_start_for_conv1_U0.v",
      "impl\/verilog\/encode_start_for_conv2_U0.v",
      "impl\/verilog\/encode_start_for_conv3_U0.v",
      "impl\/verilog\/encode_start_for_pool1_U0.v",
      "impl\/verilog\/encode_start_for_pool2_U0.v",
      "impl\/verilog\/encode_start_for_pool3_U0.v",
      "impl\/verilog\/encode.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/encode.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "full_in_AXI": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "full_in_AXI_",
      "ports": [
        "full_in_AXI_TDATA",
        "full_in_AXI_TDEST",
        "full_in_AXI_TID",
        "full_in_AXI_TKEEP",
        "full_in_AXI_TLAST",
        "full_in_AXI_TREADY",
        "full_in_AXI_TSTRB",
        "full_in_AXI_TUSER",
        "full_in_AXI_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_in_AXI"
        }]
    },
    "full_out_AXI": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "full_out_AXI_",
      "ports": [
        "full_out_AXI_TDATA",
        "full_out_AXI_TDEST",
        "full_out_AXI_TID",
        "full_out_AXI_TKEEP",
        "full_out_AXI_TLAST",
        "full_out_AXI_TREADY",
        "full_out_AXI_TSTRB",
        "full_out_AXI_TUSER",
        "full_out_AXI_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "full_out_AXI"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "full_in_AXI:full_out_AXI",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "full_in_AXI_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "full_in_AXI_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "full_in_AXI_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "full_in_AXI_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "full_in_AXI_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "full_in_AXI_TID": {
      "dir": "in",
      "width": "5"
    },
    "full_in_AXI_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "full_in_AXI_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "full_in_AXI_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "full_out_AXI_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "full_out_AXI_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "full_out_AXI_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "full_out_AXI_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "full_out_AXI_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "full_out_AXI_TID": {
      "dir": "out",
      "width": "5"
    },
    "full_out_AXI_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "full_out_AXI_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "full_out_AXI_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "encode",
      "Instances": [
        {
          "ModuleName": "castIn",
          "InstanceName": "castIn_U0"
        },
        {
          "ModuleName": "conv1",
          "InstanceName": "conv1_U0"
        },
        {
          "ModuleName": "pool1",
          "InstanceName": "pool1_U0",
          "Instances": [{
              "ModuleName": "sp_pool_ap_fixed_32_6_5_3_0_s",
              "InstanceName": "grp_sp_pool_ap_fixed_32_6_5_3_0_s_fu_1810"
            }]
        },
        {
          "ModuleName": "conv2",
          "InstanceName": "conv2_U0"
        },
        {
          "ModuleName": "pool2",
          "InstanceName": "pool2_U0",
          "Instances": [{
              "ModuleName": "sp_pool_ap_fixed_32_6_5_3_0_1",
              "InstanceName": "grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466"
            }]
        },
        {
          "ModuleName": "conv3",
          "InstanceName": "conv3_U0"
        },
        {
          "ModuleName": "pool3",
          "InstanceName": "pool3_U0",
          "Instances": [{
              "ModuleName": "sp_pool_ap_fixed_32_6_5_3_0_2",
              "InstanceName": "grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274",
              "Instances": [{
                  "ModuleName": "sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth",
                  "InstanceName": "grp_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth_fu_1328"
                }]
            }]
        },
        {
          "ModuleName": "castOut",
          "InstanceName": "castOut_U0"
        }
      ]
    },
    "Info": {
      "castIn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sp_pool_ap_fixed_32_6_5_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sp_pool_ap_fixed_32_6_5_3_0_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sp_pool_ap_fixed_32_6_5_3_0_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "castOut": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "encode": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "castIn": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv1": {
        "Latency": {
          "LatencyBest": "14403",
          "LatencyAvg": "14403",
          "LatencyWorst": "14403",
          "PipelineII": "14403",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.778"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "900",
            "Latency": "14401",
            "PipelineII": "16",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "290",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "16",
          "FF": "9639",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "14155",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sp_pool_ap_fixed_32_6_5_3_0_s": {
        "Latency": {
          "LatencyBest": "12546",
          "LatencyAvg": "12546",
          "LatencyWorst": "12546",
          "PipelineII": "12546",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.439"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "784",
            "Latency": "12544",
            "PipelineII": "16",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "1597",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "28530",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool1": {
        "Latency": {
          "LatencyBest": "12547",
          "LatencyAvg": "12547",
          "LatencyWorst": "12547",
          "PipelineII": "12547",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.439"
        },
        "Area": {
          "FF": "15938",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "28582",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2": {
        "Latency": {
          "LatencyBest": "4119",
          "LatencyAvg": "4119",
          "LatencyWorst": "4119",
          "PipelineII": "4119",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.265"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "256",
            "Latency": "4117",
            "PipelineII": "16",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "2306",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "133",
          "FF": "106834",
          "AVAIL_FF": "460800",
          "UTIL_FF": "23",
          "LUT": "108444",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "47",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sp_pool_ap_fixed_32_6_5_3_0_1": {
        "Latency": {
          "LatencyBest": "1570",
          "LatencyAvg": "1570",
          "LatencyWorst": "1570",
          "PipelineII": "1570",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.439"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "196",
            "Latency": "1568",
            "PipelineII": "8",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "814",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5817",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool2": {
        "Latency": {
          "LatencyBest": "1571",
          "LatencyAvg": "1571",
          "LatencyWorst": "1571",
          "PipelineII": "1571",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.439"
        },
        "Area": {
          "FF": "4403",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5869",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv3": {
        "Latency": {
          "LatencyBest": "663",
          "LatencyAvg": "663",
          "LatencyWorst": "663",
          "PipelineII": "663",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.149"
        },
        "Loops": [{
            "Name": "CHeight_CWidth",
            "TripCount": "81",
            "Latency": "661",
            "PipelineII": "8",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "1153",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "66",
          "FF": "51214",
          "AVAIL_FF": "460800",
          "UTIL_FF": "11",
          "LUT": "59100",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "25",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth": {
        "Latency": {
          "LatencyBest": "519",
          "LatencyAvg": "519",
          "LatencyWorst": "519",
          "PipelineII": "519",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.866"
        },
        "Loops": [{
            "Name": "PHeight_PWidth",
            "TripCount": "64",
            "Latency": "517",
            "PipelineII": "8",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "4704",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8543",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sp_pool_ap_fixed_32_6_5_3_0_2": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.866"
        },
        "Area": {
          "FF": "4709",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "9163",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool3": {
        "Latency": {
          "LatencyBest": "523",
          "LatencyAvg": "523",
          "LatencyWorst": "523",
          "PipelineII": "523",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.866"
        },
        "Area": {
          "FF": "6762",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "9215",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "castOut": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "90",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "encode": {
        "Latency": {
          "LatencyBest": "14404",
          "LatencyAvg": "14404",
          "LatencyWorst": "14404",
          "PipelineII": "14404",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.265"
        },
        "Area": {
          "DSP": "3749",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "216",
          "FF": "195542",
          "AVAIL_FF": "460800",
          "UTIL_FF": "42",
          "LUT": "226027",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "98",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-27 17:38:22 +07",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
