# About Me

<h2 style="text-align:center;"> Hello!üëã(‚óè'‚ó°'‚óè) I'm Yi Ding.</h2>

<div style="text-align:center;">
  ‚Ä¢ <a href="https://www.zhihu.com/people/YiDingg/posts">My ZhiHu</a><br>
  ‚Ä¢ <a href="https://github.com/YiDingg">My GitHub</a><br>

<!--   ‚Ä¢ <a href="https://yidingg.github.io/YiDingg">My Personal Website</a><br> -->

</div>

About Me:
- üî≠ I'm currently studying EE (Electronic Engineering) at [UCAS](https://www.ucas.ac.cn/)
- üì´ How to reach me: dingyi233@mails.ucas.ac.cn
- ‚ö° Fun fact: I used to be a semi-professional soccer player as a national level two athlete.
- üå± I am currently learning about tranceivers, with a particular focus on key components such as VCO, PLL, and CDR.

My Technology Stack: 
- LaTex
- MATLAB
- C Programming
- MCU (Micro-Controller Unit)
- PCB Layout
- Analog Circuit Design
- LTspice (ANALOG DEVICES)
- Cadence Virtuoso
- Analog IC Design (OPA, OTA, BGR, LDO, etc.)
- Mixed-Signal IC Design (DAC, VCO, PLL, etc.)
- Verilog, Verilog-A/AMS


[![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=YiDingg)](https://github.com/anuraghazra/github-readme-stats)


![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=YiDingg&show=reviews,discussions_started,discussions_answered,prs_merged,prs_merged_percentage&show_icons=true&theme=radical)


<!--START_SECTION:waka-->
![Code Time](http://img.shields.io/badge/Code%20Time-2%2C132%20hrs%203%20mins-blue?style=flat)

![Lines of code](https://img.shields.io/badge/From%20Hello%20World%20I%27ve%20Written-3.71%20million%20lines%20of%20code-blue?style=flat)

**I Mostly Code in TeX** 

```text
TeX                      4 repos             ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë   28.57 % 
C                        4 repos             ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë   28.57 % 
MATLAB                   3 repos             ‚ñà‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë   21.43 % 
JavaScript               2 repos             ‚ñà‚ñà‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë   14.29 % 
Verilog                  1 repo              ‚ñà‚ñà‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë   07.14 % 
```




 Last Updated on 2026.02.15 18:58 UTC
<!--END_SECTION:waka-->


<!-- Coding activity over the last year -->
<div class='center'><img src='https://wakatime.com/share/@YiDingg/260601e0-8e46-41ab-9832-d4d0ae5fd0bd.svg' alt='img'/></div>

<!-- Languages over the last year -->
<div class='center'><img src='https://wakatime.com/share/@YiDingg/99546fa3-4cc3-4808-ab6e-13f38e27aba1.svg' alt='img'/></div>
