Found 1 solution(s) in ./myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Feb  1 12:38:39 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.366|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+-----+------+----------+
    |   Latency   |  Interval  | Pipeline |
    |  min |  max | min |  max |   Type   |
    +------+------+-----+------+----------+
    |  3300|  3300|  801|  3201| dataflow |
    +------+------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+----------------------------------------------------------+-----+------+-----+------+---------+
        |                                                             |                                                          |   Latency  |  Interval  | Pipeline|
        |                           Instance                          |                          Module                          | min |  max | min |  max |   Type  |
        +-------------------------------------------------------------+----------------------------------------------------------+-----+------+-----+------+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0         |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s       |   23|    24|   23|    24|   none  |
        |conv_2d_cl_array_array_ap_fixed_4u_config2_U0                |conv_2d_cl_array_array_ap_fixed_4u_config2_s              |  800|  3200|  800|  3200|   none  |
        |conv_2d_cl_array_array_ap_fixed_8u_config11_U0               |conv_2d_cl_array_array_ap_fixed_8u_config11_s             |  200|   700|  200|   700|   none  |
        |conv_2d_cl_array_array_ap_fixed_8u_config7_U0                |conv_2d_cl_array_array_ap_fixed_8u_config7_s              |  200|   700|  200|   700|   none  |
        |pooling2d_cl_array_array_ap_fixed_8u_config15_U0             |pooling2d_cl_array_array_ap_fixed_8u_config15_s           |   69|    69|   69|    69|   none  |
        |pooling2d_cl_array_array_ap_fixed_4u_config6_U0              |pooling2d_cl_array_array_ap_fixed_4u_config6_s            |  261|   261|  261|   261|   none  |
        |softmax_array_array_ap_fixed_8u_softmax_config17_U0          |softmax_array_array_ap_fixed_8u_softmax_config17_s        |    5|     5|    5|     5|   none  |
        |leaky_relu_array_array_LeakyReLU_config10_244_U0             |leaky_relu_array_array_LeakyReLU_config10_244             |   67|    67|   67|    67|   none  |
        |leaky_relu_array_array_LeakyReLU_config14_245_U0             |leaky_relu_array_array_LeakyReLU_config14_245             |   67|    67|   67|    67|   none  |
        |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0             |zeropad2d_cl_array_array_ap_fixed_3u_config18_s           |  731|   731|  731|   731|   none  |
        |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_243_U0  |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_243  |  259|   259|  259|   259|   none  |
        |zeropad2d_cl_array_array_ap_fixed_8u_config20_U0             |zeropad2d_cl_array_array_ap_fixed_8u_config20_s           |  103|   103|  103|   103|   none  |
        |zeropad2d_cl_array_array_ap_fixed_4u_config19_U0             |zeropad2d_cl_array_array_ap_fixed_4u_config19_s           |  103|   103|  103|   103|   none  |
        |Block_ap_fixed_base_exit4927_proc_U0                         |Block_ap_fixed_base_exit4927_proc                         |    0|     0|    0|     0|   none  |
        +-------------------------------------------------------------+----------------------------------------------------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|        4|    -|
|FIFO             |       59|      -|     2245|     3035|    -|
|Instance         |      543|   1068|    41604|    61888|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|        -|    -|
|Register         |        -|      -|        -|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |      602|   1068|    43849|    64927|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |       13|     15|        1|        5|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+
    |                           Instance                          |                          Module                          | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+
    |Block_ap_fixed_base_exit4927_proc_U0                         |Block_ap_fixed_base_exit4927_proc                         |        0|      0|      2|     11|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0                |conv_2d_cl_array_array_ap_fixed_4u_config2_s              |      120|    100|   5049|  18127|
    |conv_2d_cl_array_array_ap_fixed_8u_config11_U0               |conv_2d_cl_array_array_ap_fixed_8u_config11_s             |      128|    288|  11737|  13525|
    |conv_2d_cl_array_array_ap_fixed_8u_config7_U0                |conv_2d_cl_array_array_ap_fixed_8u_config7_s              |       64|    144|   6021|   7109|
    |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0         |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s       |      228|    512|  16795|  16211|
    |leaky_relu_array_array_LeakyReLU_config10_244_U0             |leaky_relu_array_array_LeakyReLU_config10_244             |        0|      8|    145|    484|
    |leaky_relu_array_array_LeakyReLU_config14_245_U0             |leaky_relu_array_array_LeakyReLU_config14_245             |        0|      8|    145|    484|
    |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_243_U0  |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_243  |        0|      4|     83|    299|
    |pooling2d_cl_array_array_ap_fixed_4u_config6_U0              |pooling2d_cl_array_array_ap_fixed_4u_config6_s            |        0|      0|    346|   1199|
    |pooling2d_cl_array_array_ap_fixed_8u_config15_U0             |pooling2d_cl_array_array_ap_fixed_8u_config15_s           |        0|      0|    483|   2022|
    |softmax_array_array_ap_fixed_8u_softmax_config17_U0          |softmax_array_array_ap_fixed_8u_softmax_config17_s        |        3|      4|    582|   1106|
    |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0             |zeropad2d_cl_array_array_ap_fixed_3u_config18_s           |        0|      0|    162|    537|
    |zeropad2d_cl_array_array_ap_fixed_4u_config19_U0             |zeropad2d_cl_array_array_ap_fixed_4u_config19_s           |        0|      0|     27|    321|
    |zeropad2d_cl_array_array_ap_fixed_8u_config20_U0             |zeropad2d_cl_array_array_ap_fixed_8u_config20_s           |        0|      0|     27|    453|
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+
    |Total                                                        |                                                          |      543|   1068|  41604|  61888|
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+

CO-SIMULATION RESULT:
Report time       : Mon Feb  1 12:50:31 CST 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           2790|           5089|           5394|            732|           2332|           2593|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

