
stm32g030f6p6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000613c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080061f4  080061f4  000071f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062a4  080062a4  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080062a4  080062a4  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080062a4  080062a4  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062a4  080062a4  000072a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062a8  080062a8  000072a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080062ac  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000010  080062bc  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  080062bc  0000824c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137a6  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ed  00000000  00000000  0001b7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  0001dfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d35  00000000  00000000  0001f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162bc  00000000  00000000  0001fdd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e5e  00000000  00000000  00036091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009089f  00000000  00000000  00049eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da78e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000da7d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000de528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080061dc 	.word	0x080061dc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	080061dc 	.word	0x080061dc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	@ 0x28
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f2:	f000 fec7 	bl	8001184 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* Debug: Init LED (PB0) immediately */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	4bde      	ldr	r3, [pc, #888]	@ (8000770 <main+0x384>)
 80003f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003fa:	4bdd      	ldr	r3, [pc, #884]	@ (8000770 <main+0x384>)
 80003fc:	2102      	movs	r1, #2
 80003fe:	430a      	orrs	r2, r1
 8000400:	635a      	str	r2, [r3, #52]	@ 0x34
 8000402:	4bdb      	ldr	r3, [pc, #876]	@ (8000770 <main+0x384>)
 8000404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000406:	2202      	movs	r2, #2
 8000408:	4013      	ands	r3, r2
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	683b      	ldr	r3, [r7, #0]
  /* Check functionality by blinking using the requested method */
  /* ON: Output OD Low */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	0018      	movs	r0, r3
 8000412:	2314      	movs	r3, #20
 8000414:	001a      	movs	r2, r3
 8000416:	2100      	movs	r1, #0
 8000418:	f005 feb4 	bl	8006184 <memset>
  GPIO_InitStruct.Pin = led_Pin;
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2201      	movs	r2, #1
 8000420:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2211      	movs	r2, #17
 8000426:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	4acf      	ldr	r2, [pc, #828]	@ (8000774 <main+0x388>)
 8000438:	0019      	movs	r1, r3
 800043a:	0010      	movs	r0, r2
 800043c:	f002 ff02 	bl	8003244 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET); /* ON */
 8000440:	4bcc      	ldr	r3, [pc, #816]	@ (8000774 <main+0x388>)
 8000442:	2200      	movs	r2, #0
 8000444:	2101      	movs	r1, #1
 8000446:	0018      	movs	r0, r3
 8000448:	f003 f860 	bl	800350c <HAL_GPIO_WritePin>
  HAL_Delay(100); 
 800044c:	2064      	movs	r0, #100	@ 0x64
 800044e:	f000 ff1f 	bl	8001290 <HAL_Delay>
  
  /* OFF: Input High-Z */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2200      	movs	r2, #0
 8000456:	605a      	str	r2, [r3, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	4ac6      	ldr	r2, [pc, #792]	@ (8000774 <main+0x388>)
 800045c:	0019      	movs	r1, r3
 800045e:	0010      	movs	r0, r2
 8000460:	f002 fef0 	bl	8003244 <HAL_GPIO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000464:	f000 f9be 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000468:	f000 fbc2 	bl	8000bf0 <MX_GPIO_Init>
  MX_DMA_Init();
 800046c:	f000 fb9a 	bl	8000ba4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000470:	f000 fa12 	bl	8000898 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000474:	f000 fab8 	bl	80009e8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000478:	f000 fb28 	bl	8000acc <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800047c:	f000 fb74 	bl	8000b68 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initial State: PA6 High (Hi-Z), PA7 Low */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); 
 8000480:	23a0      	movs	r3, #160	@ 0xa0
 8000482:	05db      	lsls	r3, r3, #23
 8000484:	2201      	movs	r2, #1
 8000486:	2140      	movs	r1, #64	@ 0x40
 8000488:	0018      	movs	r0, r3
 800048a:	f003 f83f 	bl	800350c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800048e:	23a0      	movs	r3, #160	@ 0xa0
 8000490:	05db      	lsls	r3, r3, #23
 8000492:	2200      	movs	r2, #0
 8000494:	2180      	movs	r1, #128	@ 0x80
 8000496:	0018      	movs	r0, r3
 8000498:	f003 f838 	bl	800350c <HAL_GPIO_WritePin>

  /* Enable ADC DMA for 2 Channels */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)uADC_Value, 2);
 800049c:	49b6      	ldr	r1, [pc, #728]	@ (8000778 <main+0x38c>)
 800049e:	4bb7      	ldr	r3, [pc, #732]	@ (800077c <main+0x390>)
 80004a0:	2202      	movs	r2, #2
 80004a2:	0018      	movs	r0, r3
 80004a4:	f001 faf8 	bl	8001a98 <HAL_ADC_Start_DMA>
  /* Disable DMA Interrupts to prevent CPU overload (92kHz IRQ flood) */
  __HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80004a8:	4bb5      	ldr	r3, [pc, #724]	@ (8000780 <main+0x394>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	4bb4      	ldr	r3, [pc, #720]	@ (8000780 <main+0x394>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	210e      	movs	r1, #14
 80004b4:	438a      	bics	r2, r1
 80004b6:	601a      	str	r2, [r3, #0]
  /* Disable ADC Interrupts */
  __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_OVR | ADC_IT_EOC | ADC_IT_EOS);
 80004b8:	4bb0      	ldr	r3, [pc, #704]	@ (800077c <main+0x390>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	685a      	ldr	r2, [r3, #4]
 80004be:	4baf      	ldr	r3, [pc, #700]	@ (800077c <main+0x390>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	211c      	movs	r1, #28
 80004c4:	438a      	bics	r2, r1
 80004c6:	605a      	str	r2, [r3, #4]

  /* HAL_UART_Transmit(&huart1, (uint8_t*)"ADC Init Skip\n", 14, 100); */

  HAL_TIM_Base_Start_IT(&htim1);
 80004c8:	4bae      	ldr	r3, [pc, #696]	@ (8000784 <main+0x398>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f003 feda 	bl	8004284 <HAL_TIM_Base_Start_IT>
  /* HAL_UART_Transmit(&huart1, (uint8_t*)"TIM Start\n", 10, 100); */

  /* State Machine Variables */
  uint8_t state_main = 1;
 80004d0:	2327      	movs	r3, #39	@ 0x27
 80004d2:	18fb      	adds	r3, r7, r3
 80004d4:	2201      	movs	r2, #1
 80004d6:	701a      	strb	r2, [r3, #0]
  //uint32_t state_timer = 0;
  uint32_t led_timer = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	623b      	str	r3, [r7, #32]
  uint32_t pwgd_debounce = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	61fb      	str	r3, [r7, #28]

  /* Force Enable Interrupts */
  /* Reconfigure Priorities to prevent starvation */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0); /* Highest: Timing Critical */
 80004e0:	2200      	movs	r2, #0
 80004e2:	2100      	movs	r1, #0
 80004e4:	200d      	movs	r0, #13
 80004e6:	f002 fb5d 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(ADC1_IRQn, 1, 0);                /* High: Data Acq */
 80004ea:	2200      	movs	r2, #0
 80004ec:	2101      	movs	r1, #1
 80004ee:	200c      	movs	r0, #12
 80004f0:	f002 fb58 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);              /* Lower: Comms */
 80004f4:	2200      	movs	r2, #0
 80004f6:	2102      	movs	r1, #2
 80004f8:	201b      	movs	r0, #27
 80004fa:	f002 fb53 	bl	8002ba4 <HAL_NVIC_SetPriority>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80004fe:	b662      	cpsie	i
}
 8000500:	46c0      	nop			@ (mov r8, r8)
  
  __enable_irq();

  /* Debug: Confirm Loop Entry */
  HAL_UART_Transmit(&huart1, (uint8_t*)"Loop Start\n", 11, 100);
 8000502:	49a1      	ldr	r1, [pc, #644]	@ (8000788 <main+0x39c>)
 8000504:	48a1      	ldr	r0, [pc, #644]	@ (800078c <main+0x3a0>)
 8000506:	2364      	movs	r3, #100	@ 0x64
 8000508:	220b      	movs	r2, #11
 800050a:	f004 fbc9 	bl	8004ca0 <HAL_UART_Transmit>

  /* Startup LED Blink */
  for(int i=0; i<3; i++) {
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]
 8000512:	e00e      	b.n	8000532 <main+0x146>
      LED_Control(1); 
 8000514:	2001      	movs	r0, #1
 8000516:	f000 fbb7 	bl	8000c88 <LED_Control>
      HAL_Delay(100);
 800051a:	2064      	movs	r0, #100	@ 0x64
 800051c:	f000 feb8 	bl	8001290 <HAL_Delay>
      LED_Control(0); 
 8000520:	2000      	movs	r0, #0
 8000522:	f000 fbb1 	bl	8000c88 <LED_Control>
      HAL_Delay(100);
 8000526:	2064      	movs	r0, #100	@ 0x64
 8000528:	f000 feb2 	bl	8001290 <HAL_Delay>
  for(int i=0; i<3; i++) {
 800052c:	69bb      	ldr	r3, [r7, #24]
 800052e:	3301      	adds	r3, #1
 8000530:	61bb      	str	r3, [r7, #24]
 8000532:	69bb      	ldr	r3, [r7, #24]
 8000534:	2b02      	cmp	r3, #2
 8000536:	dded      	ble.n	8000514 <main+0x128>
  }
  /* Ensure LED is in correct initial state (OFF) */
  LED_Control(0);
 8000538:	2000      	movs	r0, #0
 800053a:	f000 fba5 	bl	8000c88 <LED_Control>
  {      
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

    /* State Machine Logic */
    if (uTIM1_Interrupt_Flag == 1)
 800053e:	4b94      	ldr	r3, [pc, #592]	@ (8000790 <main+0x3a4>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	b2db      	uxtb	r3, r3
 8000544:	2b01      	cmp	r3, #1
 8000546:	d000      	beq.n	800054a <main+0x15e>
 8000548:	e10e      	b.n	8000768 <main+0x37c>
    {
      IWDG->KR = 0xAAAA; /* Feed Dog */
 800054a:	4b92      	ldr	r3, [pc, #584]	@ (8000794 <main+0x3a8>)
 800054c:	4a92      	ldr	r2, [pc, #584]	@ (8000798 <main+0x3ac>)
 800054e:	601a      	str	r2, [r3, #0]
      uTIM1_Interrupt_Flag = 0;
 8000550:	4b8f      	ldr	r3, [pc, #572]	@ (8000790 <main+0x3a4>)
 8000552:	2200      	movs	r2, #0
 8000554:	701a      	strb	r2, [r3, #0]
      //HAL_UART_Transmit(&huart1, (uint8_t*)"int\n", 4, 100); 
      /* --- 1. Data Processing (Averaging) --- */
      /* Direct assignment (uint16_t to uint32_t auto-promotes correctly) */
      uADC_Value_T2P = uADC_Value[0]&0x0FFF;
 8000556:	4b88      	ldr	r3, [pc, #544]	@ (8000778 <main+0x38c>)
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	b29b      	uxth	r3, r3
 800055c:	051b      	lsls	r3, r3, #20
 800055e:	0d1a      	lsrs	r2, r3, #20
 8000560:	4b8e      	ldr	r3, [pc, #568]	@ (800079c <main+0x3b0>)
 8000562:	601a      	str	r2, [r3, #0]
      uADC_Value_PWGD = uADC_Value[1]&0x0FFF;
 8000564:	4b84      	ldr	r3, [pc, #528]	@ (8000778 <main+0x38c>)
 8000566:	885b      	ldrh	r3, [r3, #2]
 8000568:	b29b      	uxth	r3, r3
 800056a:	051b      	lsls	r3, r3, #20
 800056c:	0d1a      	lsrs	r2, r3, #20
 800056e:	4b8c      	ldr	r3, [pc, #560]	@ (80007a0 <main+0x3b4>)
 8000570:	601a      	str	r2, [r3, #0]

      static uint32_t usart_timer = 0;
      usart_timer++;
 8000572:	4b8c      	ldr	r3, [pc, #560]	@ (80007a4 <main+0x3b8>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	4b8a      	ldr	r3, [pc, #552]	@ (80007a4 <main+0x3b8>)
 800057a:	601a      	str	r2, [r3, #0]
      if(usart_timer > 100000)
 800057c:	4b89      	ldr	r3, [pc, #548]	@ (80007a4 <main+0x3b8>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a89      	ldr	r2, [pc, #548]	@ (80007a8 <main+0x3bc>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d908      	bls.n	8000598 <main+0x1ac>
      {
    	  usart_timer = 0;
 8000586:	4b87      	ldr	r3, [pc, #540]	@ (80007a4 <main+0x3b8>)
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
    	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&uADC_T2P_Average, 4);
 800058c:	4987      	ldr	r1, [pc, #540]	@ (80007ac <main+0x3c0>)
 800058e:	4b7f      	ldr	r3, [pc, #508]	@ (800078c <main+0x3a0>)
 8000590:	2204      	movs	r2, #4
 8000592:	0018      	movs	r0, r3
 8000594:	f004 fc28 	bl	8004de8 <HAL_UART_Transmit_DMA>
      /* --- 2. State Machine --- */
      /* 10us tick base */

      // 必须加取地址符 &

      switch (state_main)
 8000598:	2327      	movs	r3, #39	@ 0x27
 800059a:	18fb      	adds	r3, r7, r3
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b04      	cmp	r3, #4
 80005a0:	d100      	bne.n	80005a4 <main+0x1b8>
 80005a2:	e0cc      	b.n	800073e <main+0x352>
 80005a4:	dd00      	ble.n	80005a8 <main+0x1bc>
 80005a6:	e0df      	b.n	8000768 <main+0x37c>
 80005a8:	2b03      	cmp	r3, #3
 80005aa:	d100      	bne.n	80005ae <main+0x1c2>
 80005ac:	e0a3      	b.n	80006f6 <main+0x30a>
 80005ae:	dd00      	ble.n	80005b2 <main+0x1c6>
 80005b0:	e0da      	b.n	8000768 <main+0x37c>
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d002      	beq.n	80005bc <main+0x1d0>
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	d039      	beq.n	800062e <main+0x242>
 80005ba:	e0d5      	b.n	8000768 <main+0x37c>
      {
        case 1: /* Wait for PWGD > 1.5V */
          /* LED: 1s Blink (500ms ON / 500ms OFF) - 100kHz * 0.5s = 50000 ticks */
          led_timer++;
 80005bc:	6a3b      	ldr	r3, [r7, #32]
 80005be:	3301      	adds	r3, #1
 80005c0:	623b      	str	r3, [r7, #32]
          if (led_timer < 50000) LED_Control(1); /* ON */
 80005c2:	6a3b      	ldr	r3, [r7, #32]
 80005c4:	4a7a      	ldr	r2, [pc, #488]	@ (80007b0 <main+0x3c4>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d803      	bhi.n	80005d2 <main+0x1e6>
 80005ca:	2001      	movs	r0, #1
 80005cc:	f000 fb5c 	bl	8000c88 <LED_Control>
 80005d0:	e009      	b.n	80005e6 <main+0x1fa>
          else if (led_timer < 100000) LED_Control(0); /* OFF */
 80005d2:	6a3b      	ldr	r3, [r7, #32]
 80005d4:	4a77      	ldr	r2, [pc, #476]	@ (80007b4 <main+0x3c8>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d803      	bhi.n	80005e2 <main+0x1f6>
 80005da:	2000      	movs	r0, #0
 80005dc:	f000 fb54 	bl	8000c88 <LED_Control>
 80005e0:	e001      	b.n	80005e6 <main+0x1fa>
          else led_timer = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	623b      	str	r3, [r7, #32]

          /* PWGD Check: > 1.5V (~1861 @ 3.3V) */
          if (uADC_Value_PWGD > 0x7ff) 
 80005e6:	4b6e      	ldr	r3, [pc, #440]	@ (80007a0 <main+0x3b4>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	2380      	movs	r3, #128	@ 0x80
 80005ec:	011b      	lsls	r3, r3, #4
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d303      	bcc.n	80005fa <main+0x20e>
          {
             pwgd_debounce++;
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	3301      	adds	r3, #1
 80005f6:	61fb      	str	r3, [r7, #28]
 80005f8:	e005      	b.n	8000606 <main+0x21a>
          } 
          else 
          {
             if(pwgd_debounce > 100) pwgd_debounce -= 100;
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	2b64      	cmp	r3, #100	@ 0x64
 80005fe:	d902      	bls.n	8000606 <main+0x21a>
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	3b64      	subs	r3, #100	@ 0x64
 8000604:	61fb      	str	r3, [r7, #28]
          }

          /* 200ms debounce = 200ms / 10us tick = 20000 ticks */
          if (pwgd_debounce >= 20000) 
 8000606:	69fb      	ldr	r3, [r7, #28]
 8000608:	4a6b      	ldr	r2, [pc, #428]	@ (80007b8 <main+0x3cc>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d800      	bhi.n	8000610 <main+0x224>
 800060e:	e0a8      	b.n	8000762 <main+0x376>
          {
            pwgd_debounce = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	61fb      	str	r3, [r7, #28]
            state_main = 2;
 8000614:	2327      	movs	r3, #39	@ 0x27
 8000616:	18fb      	adds	r3, r7, r3
 8000618:	2202      	movs	r2, #2
 800061a:	701a      	strb	r2, [r3, #0]
            led_timer = 0; /* Reset for next state */
 800061c:	2300      	movs	r3, #0
 800061e:	623b      	str	r3, [r7, #32]
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"S2\n", 3);
 8000620:	4966      	ldr	r1, [pc, #408]	@ (80007bc <main+0x3d0>)
 8000622:	4b5a      	ldr	r3, [pc, #360]	@ (800078c <main+0x3a0>)
 8000624:	2203      	movs	r2, #3
 8000626:	0018      	movs	r0, r3
 8000628:	f004 fbde 	bl	8004de8 <HAL_UART_Transmit_DMA>
          }
          break;
 800062c:	e099      	b.n	8000762 <main+0x376>

        case 2: /* Check T2P Power Level */
          /* LED: 2s Blink (1s ON / 1s OFF) -> 100000 ticks */
          led_timer++;
 800062e:	6a3b      	ldr	r3, [r7, #32]
 8000630:	3301      	adds	r3, #1
 8000632:	623b      	str	r3, [r7, #32]
          if (led_timer < 100000) LED_Control(1);
 8000634:	6a3b      	ldr	r3, [r7, #32]
 8000636:	4a5f      	ldr	r2, [pc, #380]	@ (80007b4 <main+0x3c8>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d803      	bhi.n	8000644 <main+0x258>
 800063c:	2001      	movs	r0, #1
 800063e:	f000 fb23 	bl	8000c88 <LED_Control>
 8000642:	e009      	b.n	8000658 <main+0x26c>
          else if (led_timer < 200000) LED_Control(0);
 8000644:	6a3b      	ldr	r3, [r7, #32]
 8000646:	4a5e      	ldr	r2, [pc, #376]	@ (80007c0 <main+0x3d4>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d803      	bhi.n	8000654 <main+0x268>
 800064c:	2000      	movs	r0, #0
 800064e:	f000 fb1b 	bl	8000c88 <LED_Control>
 8000652:	e001      	b.n	8000658 <main+0x26c>
          else led_timer = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	623b      	str	r3, [r7, #32]
          
          /* Check T2P (uADC_T2P_Average) */
          //uADC_Sum_T2P += uADC_Value_T2P;
          if(uADC_Value_T2P > 0x7ff) uADC_Sum_T2P += 0x7ff;
 8000658:	4b50      	ldr	r3, [pc, #320]	@ (800079c <main+0x3b0>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	011b      	lsls	r3, r3, #4
 8000660:	429a      	cmp	r2, r3
 8000662:	d306      	bcc.n	8000672 <main+0x286>
 8000664:	4b57      	ldr	r3, [pc, #348]	@ (80007c4 <main+0x3d8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a57      	ldr	r2, [pc, #348]	@ (80007c8 <main+0x3dc>)
 800066a:	189a      	adds	r2, r3, r2
 800066c:	4b55      	ldr	r3, [pc, #340]	@ (80007c4 <main+0x3d8>)
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	e003      	b.n	800067a <main+0x28e>
          else uADC_Sum_T2P += 0;
 8000672:	4b54      	ldr	r3, [pc, #336]	@ (80007c4 <main+0x3d8>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b53      	ldr	r3, [pc, #332]	@ (80007c4 <main+0x3d8>)
 8000678:	601a      	str	r2, [r3, #0]
          uADC_Count++;
 800067a:	4b54      	ldr	r3, [pc, #336]	@ (80007cc <main+0x3e0>)
 800067c:	881b      	ldrh	r3, [r3, #0]
 800067e:	b29b      	uxth	r3, r3
 8000680:	3301      	adds	r3, #1
 8000682:	b29a      	uxth	r2, r3
 8000684:	4b51      	ldr	r3, [pc, #324]	@ (80007cc <main+0x3e0>)
 8000686:	801a      	strh	r2, [r3, #0]
          /* 8192 samples * 10us = 81.92ms */
          if(uADC_Count >= 8192)
 8000688:	4b50      	ldr	r3, [pc, #320]	@ (80007cc <main+0x3e0>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	b29a      	uxth	r2, r3
 800068e:	2380      	movs	r3, #128	@ 0x80
 8000690:	019b      	lsls	r3, r3, #6
 8000692:	429a      	cmp	r2, r3
 8000694:	d367      	bcc.n	8000766 <main+0x37a>
          {
            uADC_T2P_Average = uADC_Sum_T2P >> 13;
 8000696:	4b4b      	ldr	r3, [pc, #300]	@ (80007c4 <main+0x3d8>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	0b5a      	lsrs	r2, r3, #13
 800069c:	4b43      	ldr	r3, [pc, #268]	@ (80007ac <main+0x3c0>)
 800069e:	601a      	str	r2, [r3, #0]
            uADC_Count = 0;
 80006a0:	4b4a      	ldr	r3, [pc, #296]	@ (80007cc <main+0x3e0>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	801a      	strh	r2, [r3, #0]
            uADC_Sum_T2P = 0;
 80006a6:	4b47      	ldr	r3, [pc, #284]	@ (80007c4 <main+0x3d8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]

            if (uADC_T2P_Average > 819 && uADC_T2P_Average < 1229) /*20%~30%*/
 80006ac:	4b3f      	ldr	r3, [pc, #252]	@ (80007ac <main+0x3c0>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	23cd      	movs	r3, #205	@ 0xcd
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d311      	bcc.n	80006dc <main+0x2f0>
 80006b8:	4b3c      	ldr	r3, [pc, #240]	@ (80007ac <main+0x3c0>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a44      	ldr	r2, [pc, #272]	@ (80007d0 <main+0x3e4>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d80c      	bhi.n	80006dc <main+0x2f0>
            //if (uADC_T2P_Average < 200) /*20%~30%*/
            {
               state_main = 3;
 80006c2:	2327      	movs	r3, #39	@ 0x27
 80006c4:	18fb      	adds	r3, r7, r3
 80006c6:	2203      	movs	r2, #3
 80006c8:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	623b      	str	r3, [r7, #32]
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"71W->S3\n", 8);
 80006ce:	4941      	ldr	r1, [pc, #260]	@ (80007d4 <main+0x3e8>)
 80006d0:	4b2e      	ldr	r3, [pc, #184]	@ (800078c <main+0x3a0>)
 80006d2:	2208      	movs	r2, #8
 80006d4:	0018      	movs	r0, r3
 80006d6:	f004 fb87 	bl	8004de8 <HAL_UART_Transmit_DMA>
               state_main = 4;
               led_timer = 0;
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
            }
          }
          break;
 80006da:	e044      	b.n	8000766 <main+0x37a>
               state_main = 4;
 80006dc:	2327      	movs	r3, #39	@ 0x27
 80006de:	18fb      	adds	r3, r7, r3
 80006e0:	2204      	movs	r2, #4
 80006e2:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	623b      	str	r3, [r7, #32]
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
 80006e8:	493b      	ldr	r1, [pc, #236]	@ (80007d8 <main+0x3ec>)
 80006ea:	4b28      	ldr	r3, [pc, #160]	@ (800078c <main+0x3a0>)
 80006ec:	220a      	movs	r2, #10
 80006ee:	0018      	movs	r0, r3
 80006f0:	f004 fb7a 	bl	8004de8 <HAL_UART_Transmit_DMA>
          break;
 80006f4:	e037      	b.n	8000766 <main+0x37a>

        case 3: /* 71W Mode */
          /* LED: 3s Blink (1.5s ON / 1.5s OFF) - 1.5s / 10us = 150000 ticks */
          led_timer++;
 80006f6:	6a3b      	ldr	r3, [r7, #32]
 80006f8:	3301      	adds	r3, #1
 80006fa:	623b      	str	r3, [r7, #32]
          if (led_timer < 300000) LED_Control(1);
 80006fc:	6a3b      	ldr	r3, [r7, #32]
 80006fe:	4a37      	ldr	r2, [pc, #220]	@ (80007dc <main+0x3f0>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d803      	bhi.n	800070c <main+0x320>
 8000704:	2001      	movs	r0, #1
 8000706:	f000 fabf 	bl	8000c88 <LED_Control>
 800070a:	e009      	b.n	8000720 <main+0x334>
          else if (led_timer < 600000) LED_Control(0);
 800070c:	6a3b      	ldr	r3, [r7, #32]
 800070e:	4a34      	ldr	r2, [pc, #208]	@ (80007e0 <main+0x3f4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d803      	bhi.n	800071c <main+0x330>
 8000714:	2000      	movs	r0, #0
 8000716:	f000 fab7 	bl	8000c88 <LED_Control>
 800071a:	e001      	b.n	8000720 <main+0x334>
          else led_timer = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	623b      	str	r3, [r7, #32]
          
          /* PA6 High, PA7 High */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000720:	23a0      	movs	r3, #160	@ 0xa0
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	2201      	movs	r2, #1
 8000726:	2140      	movs	r1, #64	@ 0x40
 8000728:	0018      	movs	r0, r3
 800072a:	f002 feef 	bl	800350c <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800072e:	23a0      	movs	r3, #160	@ 0xa0
 8000730:	05db      	lsls	r3, r3, #23
 8000732:	2201      	movs	r2, #1
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	0018      	movs	r0, r3
 8000738:	f002 fee8 	bl	800350c <HAL_GPIO_WritePin>
          break;
 800073c:	e014      	b.n	8000768 <main+0x37c>

        case 4: /* Low Power / Fail Mode */
          /* LED Off */
          LED_Control(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f000 faa2 	bl	8000c88 <LED_Control>
          
          /* PA6 Low, PA7 Low */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000744:	23a0      	movs	r3, #160	@ 0xa0
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	2200      	movs	r2, #0
 800074a:	2140      	movs	r1, #64	@ 0x40
 800074c:	0018      	movs	r0, r3
 800074e:	f002 fedd 	bl	800350c <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000752:	23a0      	movs	r3, #160	@ 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	2200      	movs	r2, #0
 8000758:	2180      	movs	r1, #128	@ 0x80
 800075a:	0018      	movs	r0, r3
 800075c:	f002 fed6 	bl	800350c <HAL_GPIO_WritePin>
          break;
 8000760:	e002      	b.n	8000768 <main+0x37c>
          break;
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	e000      	b.n	8000768 <main+0x37c>
          break;
 8000766:	46c0      	nop			@ (mov r8, r8)
      }
    }
    /* */
    IWDG->KR = 0xAAAA; /* Feed Dog */
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <main+0x3a8>)
 800076a:	4a0b      	ldr	r2, [pc, #44]	@ (8000798 <main+0x3ac>)
 800076c:	601a      	str	r2, [r3, #0]
    if (uTIM1_Interrupt_Flag == 1)
 800076e:	e6e6      	b.n	800053e <main+0x152>
 8000770:	40021000 	.word	0x40021000
 8000774:	50000400 	.word	0x50000400
 8000778:	20000030 	.word	0x20000030
 800077c:	20000048 	.word	0x20000048
 8000780:	200000ac 	.word	0x200000ac
 8000784:	20000164 	.word	0x20000164
 8000788:	080061f4 	.word	0x080061f4
 800078c:	200001b0 	.word	0x200001b0
 8000790:	2000002c 	.word	0x2000002c
 8000794:	40003000 	.word	0x40003000
 8000798:	0000aaaa 	.word	0x0000aaaa
 800079c:	2000003c 	.word	0x2000003c
 80007a0:	20000040 	.word	0x20000040
 80007a4:	20000244 	.word	0x20000244
 80007a8:	000186a0 	.word	0x000186a0
 80007ac:	20000034 	.word	0x20000034
 80007b0:	0000c34f 	.word	0x0000c34f
 80007b4:	0001869f 	.word	0x0001869f
 80007b8:	00004e1f 	.word	0x00004e1f
 80007bc:	08006200 	.word	0x08006200
 80007c0:	00030d3f 	.word	0x00030d3f
 80007c4:	20000038 	.word	0x20000038
 80007c8:	000007ff 	.word	0x000007ff
 80007cc:	20000044 	.word	0x20000044
 80007d0:	000004cc 	.word	0x000004cc
 80007d4:	08006204 	.word	0x08006204
 80007d8:	08006210 	.word	0x08006210
 80007dc:	000493df 	.word	0x000493df
 80007e0:	000927bf 	.word	0x000927bf

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b093      	sub	sp, #76	@ 0x4c
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	2414      	movs	r4, #20
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2334      	movs	r3, #52	@ 0x34
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f005 fcc5 	bl	8006184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	0018      	movs	r0, r3
 80007fe:	2310      	movs	r3, #16
 8000800:	001a      	movs	r2, r3
 8000802:	2100      	movs	r1, #0
 8000804:	f005 fcbe 	bl	8006184 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000808:	2380      	movs	r3, #128	@ 0x80
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	0018      	movs	r0, r3
 800080e:	f002 feb5 	bl	800357c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2202      	movs	r2, #2
 8000816:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	2280      	movs	r2, #128	@ 0x80
 800081c:	0052      	lsls	r2, r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000820:	0021      	movs	r1, r4
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2240      	movs	r2, #64	@ 0x40
 800082c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082e:	187b      	adds	r3, r7, r1
 8000830:	2202      	movs	r2, #2
 8000832:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2202      	movs	r2, #2
 8000838:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2208      	movs	r2, #8
 8000844:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2280      	movs	r2, #128	@ 0x80
 800084a:	0292      	lsls	r2, r2, #10
 800084c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2280      	movs	r2, #128	@ 0x80
 8000852:	0592      	lsls	r2, r2, #22
 8000854:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000856:	187b      	adds	r3, r7, r1
 8000858:	0018      	movs	r0, r3
 800085a:	f002 fedb 	bl	8003614 <HAL_RCC_OscConfig>
 800085e:	1e03      	subs	r3, r0, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000862:	f000 fa6f 	bl	8000d44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	2207      	movs	r2, #7
 800086a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	2202      	movs	r2, #2
 8000870:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	2200      	movs	r2, #0
 800087c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2102      	movs	r1, #2
 8000882:	0018      	movs	r0, r3
 8000884:	f003 f9d6 	bl	8003c34 <HAL_RCC_ClockConfig>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800088c:	f000 fa5a 	bl	8000d44 <Error_Handler>
  }
}
 8000890:	46c0      	nop			@ (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	b013      	add	sp, #76	@ 0x4c
 8000896:	bd90      	pop	{r4, r7, pc}

08000898 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800089e:	2310      	movs	r3, #16
 80008a0:	18fb      	adds	r3, r7, r3
 80008a2:	0018      	movs	r0, r3
 80008a4:	2318      	movs	r3, #24
 80008a6:	001a      	movs	r2, r3
 80008a8:	2100      	movs	r1, #0
 80008aa:	f005 fc6b 	bl	8006184 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	0018      	movs	r0, r3
 80008b2:	230c      	movs	r3, #12
 80008b4:	001a      	movs	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f005 fc64 	bl	8006184 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008bc:	4b46      	ldr	r3, [pc, #280]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008be:	4a47      	ldr	r2, [pc, #284]	@ (80009dc <MX_ADC1_Init+0x144>)
 80008c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008c2:	4b45      	ldr	r3, [pc, #276]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	05d2      	lsls	r2, r2, #23
 80008c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008ca:	4b43      	ldr	r3, [pc, #268]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008d0:	4b41      	ldr	r3, [pc, #260]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008d6:	4b40      	ldr	r3, [pc, #256]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	0392      	lsls	r2, r2, #14
 80008dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008de:	4b3e      	ldr	r3, [pc, #248]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008e0:	2208      	movs	r2, #8
 80008e2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008e4:	4b3c      	ldr	r3, [pc, #240]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80008ea:	4b3b      	ldr	r3, [pc, #236]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008f0:	4b39      	ldr	r3, [pc, #228]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 80008f6:	4b38      	ldr	r3, [pc, #224]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008fc:	4b36      	ldr	r3, [pc, #216]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80008fe:	2220      	movs	r2, #32
 8000900:	2100      	movs	r1, #0
 8000902:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000904:	4b34      	ldr	r3, [pc, #208]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000906:	2200      	movs	r2, #0
 8000908:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800090a:	4b33      	ldr	r3, [pc, #204]	@ (80009d8 <MX_ADC1_Init+0x140>)
 800090c:	2200      	movs	r2, #0
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000910:	4b31      	ldr	r3, [pc, #196]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000912:	222c      	movs	r2, #44	@ 0x2c
 8000914:	2101      	movs	r1, #1
 8000916:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000918:	4b2f      	ldr	r3, [pc, #188]	@ (80009d8 <MX_ADC1_Init+0x140>)
 800091a:	2200      	movs	r2, #0
 800091c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 800091e:	4b2e      	ldr	r3, [pc, #184]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000920:	2205      	movs	r2, #5
 8000922:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8000924:	4b2c      	ldr	r3, [pc, #176]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000926:	2205      	movs	r2, #5
 8000928:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800092a:	4b2b      	ldr	r3, [pc, #172]	@ (80009d8 <MX_ADC1_Init+0x140>)
 800092c:	223c      	movs	r2, #60	@ 0x3c
 800092e:	2100      	movs	r1, #0
 8000930:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000932:	4b29      	ldr	r3, [pc, #164]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000934:	2200      	movs	r2, #0
 8000936:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000938:	4b27      	ldr	r3, [pc, #156]	@ (80009d8 <MX_ADC1_Init+0x140>)
 800093a:	0018      	movs	r0, r3
 800093c:	f000 ff04 	bl	8001748 <HAL_ADC_Init>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000944:	f000 f9fe 	bl	8000d44 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000948:	2110      	movs	r1, #16
 800094a:	187b      	adds	r3, r7, r1
 800094c:	4a24      	ldr	r2, [pc, #144]	@ (80009e0 <MX_ADC1_Init+0x148>)
 800094e:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	22c0      	movs	r2, #192	@ 0xc0
 8000954:	0412      	lsls	r2, r2, #16
 8000956:	605a      	str	r2, [r3, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8000958:	187b      	adds	r3, r7, r1
 800095a:	2201      	movs	r2, #1
 800095c:	609a      	str	r2, [r3, #8]
  AnalogWDGConfig.ITMode = DISABLE;
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2200      	movs	r2, #0
 8000962:	731a      	strb	r2, [r3, #12]
  AnalogWDGConfig.HighThreshold = 0;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  AnalogWDGConfig.LowThreshold = 0;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000970:	187a      	adds	r2, r7, r1
 8000972:	4b19      	ldr	r3, [pc, #100]	@ (80009d8 <MX_ADC1_Init+0x140>)
 8000974:	0011      	movs	r1, r2
 8000976:	0018      	movs	r0, r3
 8000978:	f001 fc2c 	bl	80021d4 <HAL_ADC_AnalogWDGConfig>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d001      	beq.n	8000984 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000980:	f000 f9e0 	bl	8000d44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2201      	movs	r2, #1
 8000988:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2200      	movs	r2, #0
 800098e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000996:	1d3a      	adds	r2, r7, #4
 8000998:	4b0f      	ldr	r3, [pc, #60]	@ (80009d8 <MX_ADC1_Init+0x140>)
 800099a:	0011      	movs	r1, r2
 800099c:	0018      	movs	r0, r3
 800099e:	f001 fa41 	bl	8001e24 <HAL_ADC_ConfigChannel>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 80009a6:	f000 f9cd 	bl	8000d44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	4a0d      	ldr	r2, [pc, #52]	@ (80009e4 <MX_ADC1_Init+0x14c>)
 80009ae:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	2204      	movs	r2, #4
 80009b4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009bc:	1d3a      	adds	r2, r7, #4
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <MX_ADC1_Init+0x140>)
 80009c0:	0011      	movs	r1, r2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f001 fa2e 	bl	8001e24 <HAL_ADC_ConfigChannel>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80009cc:	f000 f9ba 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b00a      	add	sp, #40	@ 0x28
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000048 	.word	0x20000048
 80009dc:	40012400 	.word	0x40012400
 80009e0:	7cc00000 	.word	0x7cc00000
 80009e4:	04000002 	.word	0x04000002

080009e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ee:	2320      	movs	r3, #32
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	0018      	movs	r0, r3
 80009f4:	2310      	movs	r3, #16
 80009f6:	001a      	movs	r2, r3
 80009f8:	2100      	movs	r1, #0
 80009fa:	f005 fbc3 	bl	8006184 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009fe:	230c      	movs	r3, #12
 8000a00:	18fb      	adds	r3, r7, r3
 8000a02:	0018      	movs	r0, r3
 8000a04:	2314      	movs	r3, #20
 8000a06:	001a      	movs	r2, r3
 8000a08:	2100      	movs	r1, #0
 8000a0a:	f005 fbbb 	bl	8006184 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a0e:	003b      	movs	r3, r7
 8000a10:	0018      	movs	r0, r3
 8000a12:	230c      	movs	r3, #12
 8000a14:	001a      	movs	r2, r3
 8000a16:	2100      	movs	r1, #0
 8000a18:	f005 fbb4 	bl	8006184 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a1c:	4b29      	ldr	r3, [pc, #164]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a1e:	4a2a      	ldr	r2, [pc, #168]	@ (8000ac8 <MX_TIM1_Init+0xe0>)
 8000a20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63; /* 64MHz / 64 = 1MHz */
 8000a22:	4b28      	ldr	r3, [pc, #160]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a24:	223f      	movs	r2, #63	@ 0x3f
 8000a26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a28:	4b26      	ldr	r3, [pc, #152]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;      /* 1MHz / 10 = 100kHz (10us) */
 8000a2e:	4b25      	ldr	r3, [pc, #148]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a30:	2209      	movs	r2, #9
 8000a32:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a34:	4b23      	ldr	r3, [pc, #140]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a40:	4b20      	ldr	r3, [pc, #128]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f003 fbc3 	bl	80041d4 <HAL_TIM_Base_Init>
 8000a4e:	1e03      	subs	r3, r0, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000a52:	f000 f977 	bl	8000d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a56:	2120      	movs	r1, #32
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2280      	movs	r2, #128	@ 0x80
 8000a5c:	0152      	lsls	r2, r2, #5
 8000a5e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a60:	187a      	adds	r2, r7, r1
 8000a62:	4b18      	ldr	r3, [pc, #96]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a64:	0011      	movs	r1, r2
 8000a66:	0018      	movs	r0, r3
 8000a68:	f003 fd62 	bl	8004530 <HAL_TIM_ConfigClockSource>
 8000a6c:	1e03      	subs	r3, r0, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000a70:	f000 f968 	bl	8000d44 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000a74:	210c      	movs	r1, #12
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000a82:	187a      	adds	r2, r7, r1
 8000a84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000a86:	0011      	movs	r1, r2
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f003 fe27 	bl	80046dc <HAL_TIM_SlaveConfigSynchro>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000a92:	f000 f957 	bl	8000d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a96:	003b      	movs	r3, r7
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a9c:	003b      	movs	r3, r7
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa2:	003b      	movs	r3, r7
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aa8:	003a      	movs	r2, r7
 8000aaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <MX_TIM1_Init+0xdc>)
 8000aac:	0011      	movs	r1, r2
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f004 f826 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab4:	1e03      	subs	r3, r0, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000ab8:	f000 f944 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b00c      	add	sp, #48	@ 0x30
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20000164 	.word	0x20000164
 8000ac8:	40012c00 	.word	0x40012c00

08000acc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad0:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ad2:	4a24      	ldr	r2, [pc, #144]	@ (8000b64 <MX_USART1_UART_Init+0x98>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ad6:	4b22      	ldr	r3, [pc, #136]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ad8:	22e1      	movs	r2, #225	@ 0xe1
 8000ada:	0252      	lsls	r2, r2, #9
 8000adc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b20      	ldr	r3, [pc, #128]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b1d      	ldr	r3, [pc, #116]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000af2:	2208      	movs	r2, #8
 8000af4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b18      	ldr	r3, [pc, #96]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b02:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b08:	4b15      	ldr	r3, [pc, #84]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b0e:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b14:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b16:	0018      	movs	r0, r3
 8000b18:	f004 f86c 	bl	8004bf4 <HAL_UART_Init>
 8000b1c:	1e03      	subs	r3, r0, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b20:	f000 f910 	bl	8000d44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b24:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b26:	2100      	movs	r1, #0
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f005 fa4b 	bl	8005fc4 <HAL_UARTEx_SetTxFifoThreshold>
 8000b2e:	1e03      	subs	r3, r0, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b32:	f000 f907 	bl	8000d44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f005 fa82 	bl	8006044 <HAL_UARTEx_SetRxFifoThreshold>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d001      	beq.n	8000b48 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b44:	f000 f8fe 	bl	8000d44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b48:	4b05      	ldr	r3, [pc, #20]	@ (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f005 fa00 	bl	8005f50 <HAL_UARTEx_DisableFifoMode>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b54:	f000 f8f6 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b58:	46c0      	nop			@ (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	200001b0 	.word	0x200001b0
 8000b64:	40013800 	.word	0x40013800

08000b68 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* IWDG Initialization using Registers (No HAL driver needed) */
  /* 1. Enable IWDG (LSI automatically enabled by hardware if not already) */
  IWDG->KR = 0xCCCC; /* Start IWDG */
 8000b6c:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <MX_IWDG_Init+0x2c>)
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b98 <MX_IWDG_Init+0x30>)
 8000b70:	601a      	str	r2, [r3, #0]
  
  /* 2. Enable register access */
  IWDG->KR = 0x5555; 
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <MX_IWDG_Init+0x2c>)
 8000b74:	4a09      	ldr	r2, [pc, #36]	@ (8000b9c <MX_IWDG_Init+0x34>)
 8000b76:	601a      	str	r2, [r3, #0]
  
  /* 3. Set Prescaler (32kHz / 32 = 1kHz) */
  /* PR: 000->/4, 011->/32 */
  IWDG->PR = 0x03; 
 8000b78:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <MX_IWDG_Init+0x2c>)
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	605a      	str	r2, [r3, #4]
  
  /* 4. Set Reload (1000ms = 1000 counts at 1kHz) */
  IWDG->RLR = 1000; 
 8000b7e:	4b05      	ldr	r3, [pc, #20]	@ (8000b94 <MX_IWDG_Init+0x2c>)
 8000b80:	22fa      	movs	r2, #250	@ 0xfa
 8000b82:	0092      	lsls	r2, r2, #2
 8000b84:	609a      	str	r2, [r3, #8]

  /* 5. Reload Counter */
  IWDG->KR = 0xAAAA;
 8000b86:	4b03      	ldr	r3, [pc, #12]	@ (8000b94 <MX_IWDG_Init+0x2c>)
 8000b88:	4a05      	ldr	r2, [pc, #20]	@ (8000ba0 <MX_IWDG_Init+0x38>)
 8000b8a:	601a      	str	r2, [r3, #0]
}
 8000b8c:	46c0      	nop			@ (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	40003000 	.word	0x40003000
 8000b98:	0000cccc 	.word	0x0000cccc
 8000b9c:	00005555 	.word	0x00005555
 8000ba0:	0000aaaa 	.word	0x0000aaaa

08000ba4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000baa:	4b10      	ldr	r3, [pc, #64]	@ (8000bec <MX_DMA_Init+0x48>)
 8000bac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bae:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_DMA_Init+0x48>)
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bec <MX_DMA_Init+0x48>)
 8000bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bba:	2201      	movs	r2, #1
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	2009      	movs	r0, #9
 8000bc8:	f001 ffec 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bcc:	2009      	movs	r0, #9
 8000bce:	f001 fffe 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	200a      	movs	r0, #10
 8000bd8:	f001 ffe4 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000bdc:	200a      	movs	r0, #10
 8000bde:	f001 fff6 	bl	8002bce <HAL_NVIC_EnableIRQ>

}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	40021000 	.word	0x40021000

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b089      	sub	sp, #36	@ 0x24
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	240c      	movs	r4, #12
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2314      	movs	r3, #20
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f005 fabf 	bl	8006184 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c06:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c0c:	2102      	movs	r1, #2
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c12:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c16:	2202      	movs	r2, #2
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60bb      	str	r3, [r7, #8]
 8000c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c22:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c24:	2101      	movs	r1, #1
 8000c26:	430a      	orrs	r2, r1
 8000c28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <MX_GPIO_Init+0x90>)
 8000c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c2e:	2201      	movs	r2, #1
 8000c30:	4013      	ands	r3, r2
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c36:	23a0      	movs	r3, #160	@ 0xa0
 8000c38:	05db      	lsls	r3, r3, #23
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2140      	movs	r1, #64	@ 0x40
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f002 fc64 	bl	800350c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET); /* Default OFF (High-Z) */
 8000c44:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <MX_GPIO_Init+0x94>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	2101      	movs	r1, #1
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f002 fc5e 	bl	800350c <HAL_GPIO_WritePin>

  /* ... PA6/7 config ... */

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin; 
 8000c50:	0021      	movs	r1, r4
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2201      	movs	r2, #1
 8000c56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2211      	movs	r2, #17
 8000c5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6a:	187b      	adds	r3, r7, r1
 8000c6c:	4a05      	ldr	r2, [pc, #20]	@ (8000c84 <MX_GPIO_Init+0x94>)
 8000c6e:	0019      	movs	r1, r3
 8000c70:	0010      	movs	r0, r2
 8000c72:	f002 fae7 	bl	8003244 <HAL_GPIO_Init>


  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b009      	add	sp, #36	@ 0x24
 8000c7c:	bd90      	pop	{r4, r7, pc}
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	40021000 	.word	0x40021000
 8000c84:	50000400 	.word	0x50000400

08000c88 <LED_Control>:

/* USER CODE BEGIN 4 */
void LED_Control(uint8_t on)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b089      	sub	sp, #36	@ 0x24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	0002      	movs	r2, r0
 8000c90:	1dfb      	adds	r3, r7, #7
 8000c92:	701a      	strb	r2, [r3, #0]
    static uint8_t current_state = 0xFF; /* 0xFF = Unknown/Init */

    if (current_state == on) return; /* No change needed */
 8000c94:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <LED_Control+0x8c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	1dfa      	adds	r2, r7, #7
 8000c9a:	7812      	ldrb	r2, [r2, #0]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d034      	beq.n	8000d0a <LED_Control+0x82>

    current_state = on;
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <LED_Control+0x8c>)
 8000ca2:	1dfa      	adds	r2, r7, #7
 8000ca4:	7812      	ldrb	r2, [r2, #0]
 8000ca6:	701a      	strb	r2, [r3, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	240c      	movs	r4, #12
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	0018      	movs	r0, r3
 8000cae:	2314      	movs	r3, #20
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	f005 fa66 	bl	8006184 <memset>
    GPIO_InitStruct.Pin = led_Pin;
 8000cb8:	0021      	movs	r1, r4
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]

    if(on)
 8000ccc:	1dfb      	adds	r3, r7, #7
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d00f      	beq.n	8000cf4 <LED_Control+0x6c>
    {
        /* ON: Output Open-Drain, Low */
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2211      	movs	r2, #17
 8000cd8:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <LED_Control+0x90>)
 8000cde:	0019      	movs	r1, r3
 8000ce0:	0010      	movs	r0, r2
 8000ce2:	f002 faaf 	bl	8003244 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET);
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <LED_Control+0x90>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2101      	movs	r1, #1
 8000cec:	0018      	movs	r0, r3
 8000cee:	f002 fc0d 	bl	800350c <HAL_GPIO_WritePin>
 8000cf2:	e00b      	b.n	8000d0c <LED_Control+0x84>
    }
    else
    {
        /* OFF: Input, High-Z */
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf4:	210c      	movs	r1, #12
 8000cf6:	187b      	adds	r3, r7, r1
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	4a06      	ldr	r2, [pc, #24]	@ (8000d18 <LED_Control+0x90>)
 8000d00:	0019      	movs	r1, r3
 8000d02:	0010      	movs	r0, r2
 8000d04:	f002 fa9e 	bl	8003244 <HAL_GPIO_Init>
 8000d08:	e000      	b.n	8000d0c <LED_Control+0x84>
    if (current_state == on) return; /* No change needed */
 8000d0a:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b009      	add	sp, #36	@ 0x24
 8000d10:	bd90      	pop	{r4, r7, pc}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	20000000 	.word	0x20000000
 8000d18:	50000400 	.word	0x50000400

08000d1c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d102      	bne.n	8000d34 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    uTIM1_Interrupt_Flag = 1;
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]

  }
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40012c00 	.word	0x40012c00
 8000d40:	2000002c 	.word	0x2000002c

08000d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4a:	b672      	cpsid	i
}
 8000d4c:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Force Init LED PB0 in case we crashed before MX_GPIO_Init */
  /* LED_Control handles Init, enabling Clock if needed is good practice though LED_Control relies on it being enabled? 
     LED_Control does NOT enable clock. We should enable it here. */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <Error_Handler+0x58>)
 8000d50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <Error_Handler+0x58>)
 8000d54:	2102      	movs	r1, #2
 8000d56:	430a      	orrs	r2, r1
 8000d58:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d5a:	4b10      	ldr	r3, [pc, #64]	@ (8000d9c <Error_Handler+0x58>)
 8000d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d5e:	2202      	movs	r2, #2
 8000d60:	4013      	ands	r3, r2
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
  
  while (1)
  {
      /* Blink LED fast to indicate Error Loop */
      LED_Control(1); /* ON */
 8000d66:	2001      	movs	r0, #1
 8000d68:	f7ff ff8e 	bl	8000c88 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	e002      	b.n	8000d78 <Error_Handler+0x34>
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	3301      	adds	r3, #1
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	4a09      	ldr	r2, [pc, #36]	@ (8000da0 <Error_Handler+0x5c>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	ddf8      	ble.n	8000d72 <Error_Handler+0x2e>
      LED_Control(0); /* OFF */
 8000d80:	2000      	movs	r0, #0
 8000d82:	f7ff ff81 	bl	8000c88 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	e002      	b.n	8000d92 <Error_Handler+0x4e>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a02      	ldr	r2, [pc, #8]	@ (8000da0 <Error_Handler+0x5c>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	ddf8      	ble.n	8000d8c <Error_Handler+0x48>
      LED_Control(1); /* ON */
 8000d9a:	e7e4      	b.n	8000d66 <Error_Handler+0x22>
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	0001869f 	.word	0x0001869f

08000da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000daa:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <HAL_MspInit+0x44>)
 8000dac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dae:	4b0e      	ldr	r3, [pc, #56]	@ (8000de8 <HAL_MspInit+0x44>)
 8000db0:	2101      	movs	r1, #1
 8000db2:	430a      	orrs	r2, r1
 8000db4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <HAL_MspInit+0x44>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dba:	2201      	movs	r2, #1
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <HAL_MspInit+0x44>)
 8000dc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dc6:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <HAL_MspInit+0x44>)
 8000dc8:	2180      	movs	r1, #128	@ 0x80
 8000dca:	0549      	lsls	r1, r1, #21
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dd0:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_MspInit+0x44>)
 8000dd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dd4:	2380      	movs	r3, #128	@ 0x80
 8000dd6:	055b      	lsls	r3, r3, #21
 8000dd8:	4013      	ands	r3, r2
 8000dda:	603b      	str	r3, [r7, #0]
 8000ddc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b002      	add	sp, #8
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			@ (mov r8, r8)
 8000de8:	40021000 	.word	0x40021000

08000dec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b08b      	sub	sp, #44	@ 0x2c
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	2414      	movs	r4, #20
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	0018      	movs	r0, r3
 8000dfa:	2314      	movs	r3, #20
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	f005 f9c0 	bl	8006184 <memset>
  if(hadc->Instance==ADC1)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a32      	ldr	r2, [pc, #200]	@ (8000ed4 <HAL_ADC_MspInit+0xe8>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d15d      	bne.n	8000eca <HAL_ADC_MspInit+0xde>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e0e:	4b32      	ldr	r3, [pc, #200]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e12:	4b31      	ldr	r3, [pc, #196]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e14:	2180      	movs	r1, #128	@ 0x80
 8000e16:	0349      	lsls	r1, r1, #13
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e20:	2380      	movs	r3, #128	@ 0x80
 8000e22:	035b      	lsls	r3, r3, #13
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e30:	2101      	movs	r1, #1
 8000e32:	430a      	orrs	r2, r1
 8000e34:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e36:	4b28      	ldr	r3, [pc, #160]	@ (8000ed8 <HAL_ADC_MspInit+0xec>)
 8000e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e42:	193b      	adds	r3, r7, r4
 8000e44:	2203      	movs	r2, #3
 8000e46:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	193b      	adds	r3, r7, r4
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e54:	193a      	adds	r2, r7, r4
 8000e56:	23a0      	movs	r3, #160	@ 0xa0
 8000e58:	05db      	lsls	r3, r3, #23
 8000e5a:	0011      	movs	r1, r2
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f002 f9f1 	bl	8003244 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e62:	4b1e      	ldr	r3, [pc, #120]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e64:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee0 <HAL_ADC_MspInit+0xf4>)
 8000e66:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000e68:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e6a:	2205      	movs	r2, #5
 8000e6c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e74:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e7a:	4b18      	ldr	r3, [pc, #96]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e7c:	2280      	movs	r2, #128	@ 0x80
 8000e7e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e80:	4b16      	ldr	r3, [pc, #88]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e82:	2280      	movs	r2, #128	@ 0x80
 8000e84:	0052      	lsls	r2, r2, #1
 8000e86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e8a:	2280      	movs	r2, #128	@ 0x80
 8000e8c:	00d2      	lsls	r2, r2, #3
 8000e8e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e90:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e92:	2220      	movs	r2, #32
 8000e94:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000e96:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000e98:	2280      	movs	r2, #128	@ 0x80
 8000e9a:	0192      	lsls	r2, r2, #6
 8000e9c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f001 feb1 	bl	8002c08 <HAL_DMA_Init>
 8000ea6:	1e03      	subs	r3, r0, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8000eaa:	f7ff ff4b 	bl	8000d44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000eb2:	651a      	str	r2, [r3, #80]	@ 0x50
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <HAL_ADC_MspInit+0xf0>)
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	200c      	movs	r0, #12
 8000ec0:	f001 fe70 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000ec4:	200c      	movs	r0, #12
 8000ec6:	f001 fe82 	bl	8002bce <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b00b      	add	sp, #44	@ 0x2c
 8000ed0:	bd90      	pop	{r4, r7, pc}
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	40012400 	.word	0x40012400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	200000ac 	.word	0x200000ac
 8000ee0:	40020008 	.word	0x40020008

08000ee4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f2c <HAL_TIM_Base_MspInit+0x48>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d115      	bne.n	8000f22 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <HAL_TIM_Base_MspInit+0x4c>)
 8000ef8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000efa:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <HAL_TIM_Base_MspInit+0x4c>)
 8000efc:	2180      	movs	r1, #128	@ 0x80
 8000efe:	0109      	lsls	r1, r1, #4
 8000f00:	430a      	orrs	r2, r1
 8000f02:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <HAL_TIM_Base_MspInit+0x4c>)
 8000f06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f08:	2380      	movs	r3, #128	@ 0x80
 8000f0a:	011b      	lsls	r3, r3, #4
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	200d      	movs	r0, #13
 8000f18:	f001 fe44 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000f1c:	200d      	movs	r0, #13
 8000f1e:	f001 fe56 	bl	8002bce <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b004      	add	sp, #16
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	40012c00 	.word	0x40012c00
 8000f30:	40021000 	.word	0x40021000

08000f34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b091      	sub	sp, #68	@ 0x44
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	232c      	movs	r3, #44	@ 0x2c
 8000f3e:	18fb      	adds	r3, r7, r3
 8000f40:	0018      	movs	r0, r3
 8000f42:	2314      	movs	r3, #20
 8000f44:	001a      	movs	r2, r3
 8000f46:	2100      	movs	r1, #0
 8000f48:	f005 f91c 	bl	8006184 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f4c:	2414      	movs	r4, #20
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	0018      	movs	r0, r3
 8000f52:	2318      	movs	r3, #24
 8000f54:	001a      	movs	r2, r3
 8000f56:	2100      	movs	r1, #0
 8000f58:	f005 f914 	bl	8006184 <memset>
  if(huart->Instance==USART1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a3a      	ldr	r2, [pc, #232]	@ (800104c <HAL_UART_MspInit+0x118>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d16e      	bne.n	8001044 <HAL_UART_MspInit+0x110>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000f6c:	193b      	adds	r3, r7, r4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f72:	193b      	adds	r3, r7, r4
 8000f74:	0018      	movs	r0, r3
 8000f76:	f003 f807 	bl	8003f88 <HAL_RCCEx_PeriphCLKConfig>
 8000f7a:	1e03      	subs	r3, r0, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f7e:	f7ff fee1 	bl	8000d44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f82:	4b33      	ldr	r3, [pc, #204]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000f84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f86:	4b32      	ldr	r3, [pc, #200]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000f88:	2180      	movs	r1, #128	@ 0x80
 8000f8a:	01c9      	lsls	r1, r1, #7
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f90:	4b2f      	ldr	r3, [pc, #188]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000f92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f94:	2380      	movs	r3, #128	@ 0x80
 8000f96:	01db      	lsls	r3, r3, #7
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000fa0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000fa4:	2102      	movs	r1, #2
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000faa:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <HAL_UART_MspInit+0x11c>)
 8000fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fb6:	212c      	movs	r1, #44	@ 0x2c
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2240      	movs	r2, #64	@ 0x40
 8000fbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	187b      	adds	r3, r7, r1
 8000fcc:	2200      	movs	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <HAL_UART_MspInit+0x120>)
 8000fda:	0019      	movs	r1, r3
 8000fdc:	0010      	movs	r0, r2
 8000fde:	f002 f931 	bl	8003244 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8000fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800105c <HAL_UART_MspInit+0x128>)
 8000fe6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8000fea:	2233      	movs	r2, #51	@ 0x33
 8000fec:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8000ff0:	2210      	movs	r2, #16
 8000ff2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ffa:	4b17      	ldr	r3, [pc, #92]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8000ffc:	2280      	movs	r2, #128	@ 0x80
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8001002:	2200      	movs	r2, #0
 8001004:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001006:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <HAL_UART_MspInit+0x124>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8001014:	2200      	movs	r2, #0
 8001016:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <HAL_UART_MspInit+0x124>)
 800101a:	0018      	movs	r0, r3
 800101c:	f001 fdf4 	bl	8002c08 <HAL_DMA_Init>
 8001020:	1e03      	subs	r3, r0, #0
 8001022:	d001      	beq.n	8001028 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8001024:	f7ff fe8e 	bl	8000d44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a0b      	ldr	r2, [pc, #44]	@ (8001058 <HAL_UART_MspInit+0x124>)
 800102c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800102e:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <HAL_UART_MspInit+0x124>)
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001034:	2200      	movs	r2, #0
 8001036:	2100      	movs	r1, #0
 8001038:	201b      	movs	r0, #27
 800103a:	f001 fdb3 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800103e:	201b      	movs	r0, #27
 8001040:	f001 fdc5 	bl	8002bce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b011      	add	sp, #68	@ 0x44
 800104a:	bd90      	pop	{r4, r7, pc}
 800104c:	40013800 	.word	0x40013800
 8001050:	40021000 	.word	0x40021000
 8001054:	50000400 	.word	0x50000400
 8001058:	20000108 	.word	0x20000108
 800105c:	4002001c 	.word	0x4002001c

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001064:	46c0      	nop			@ (mov r8, r8)
 8001066:	e7fd      	b.n	8001064 <NMI_Handler+0x4>

08001068 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106c:	46c0      	nop			@ (mov r8, r8)
 800106e:	e7fd      	b.n	800106c <HardFault_Handler+0x4>

08001070 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001074:	46c0      	nop			@ (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107e:	46c0      	nop			@ (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001088:	f000 f8e6 	bl	8001258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* Debug: Check if SysTick is firing (Interrupts Alive?) */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800108c:	4b03      	ldr	r3, [pc, #12]	@ (800109c <SysTick_Handler+0x18>)
 800108e:	2101      	movs	r1, #1
 8001090:	0018      	movs	r0, r3
 8001092:	f002 fa58 	bl	8003546 <HAL_GPIO_TogglePin>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	50000400 	.word	0x50000400

080010a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80010a4:	4b03      	ldr	r3, [pc, #12]	@ (80010b4 <DMA1_Channel1_IRQHandler+0x14>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f001 ff8a 	bl	8002fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */

}
 80010ac:	46c0      	nop			@ (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	200000ac 	.word	0x200000ac

080010b8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80010bc:	4b03      	ldr	r3, [pc, #12]	@ (80010cc <DMA1_Channel2_3_IRQHandler+0x14>)
 80010be:	0018      	movs	r0, r3
 80010c0:	f001 ff7e 	bl	8002fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80010c4:	46c0      	nop			@ (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	20000108 	.word	0x20000108

080010d0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010d4:	4b03      	ldr	r3, [pc, #12]	@ (80010e4 <ADC1_IRQHandler+0x14>)
 80010d6:	0018      	movs	r0, r3
 80010d8:	f000 fd6c 	bl	8001bb4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80010dc:	46c0      	nop			@ (mov r8, r8)
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	20000048 	.word	0x20000048

080010e8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010ec:	4b03      	ldr	r3, [pc, #12]	@ (80010fc <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80010ee:	0018      	movs	r0, r3
 80010f0:	f003 f916 	bl	8004320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	20000164 	.word	0x20000164

08001100 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001104:	4b03      	ldr	r3, [pc, #12]	@ (8001114 <USART1_IRQHandler+0x14>)
 8001106:	0018      	movs	r0, r3
 8001108:	f003 ff00 	bl	8004f0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800110c:	46c0      	nop			@ (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	200001b0 	.word	0x200001b0

08001118 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <SystemInit+0x14>)
 800111e:	2280      	movs	r2, #128	@ 0x80
 8001120:	0512      	lsls	r2, r2, #20
 8001122:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001124:	46c0      	nop			@ (mov r8, r8)
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	46c0      	nop			@ (mov r8, r8)
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001130:	480d      	ldr	r0, [pc, #52]	@ (8001168 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001132:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001134:	f7ff fff0 	bl	8001118 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001138:	480c      	ldr	r0, [pc, #48]	@ (800116c <LoopForever+0x6>)
  ldr r1, =_edata
 800113a:	490d      	ldr	r1, [pc, #52]	@ (8001170 <LoopForever+0xa>)
  ldr r2, =_sidata
 800113c:	4a0d      	ldr	r2, [pc, #52]	@ (8001174 <LoopForever+0xe>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001140:	e002      	b.n	8001148 <LoopCopyDataInit>

08001142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001146:	3304      	adds	r3, #4

08001148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800114c:	d3f9      	bcc.n	8001142 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114e:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001150:	4c0a      	ldr	r4, [pc, #40]	@ (800117c <LoopForever+0x16>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001154:	e001      	b.n	800115a <LoopFillZerobss>

08001156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001158:	3204      	adds	r2, #4

0800115a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800115c:	d3fb      	bcc.n	8001156 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800115e:	f005 f819 	bl	8006194 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001162:	f7ff f943 	bl	80003ec <main>

08001166 <LoopForever>:

LoopForever:
  b LoopForever
 8001166:	e7fe      	b.n	8001166 <LoopForever>
  ldr   r0, =_estack
 8001168:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800116c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001170:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001174:	080062ac 	.word	0x080062ac
  ldr r2, =_sbss
 8001178:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800117c:	2000024c 	.word	0x2000024c

08001180 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001180:	e7fe      	b.n	8001180 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08001184 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <HAL_Init+0x3c>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <HAL_Init+0x3c>)
 8001196:	2180      	movs	r1, #128	@ 0x80
 8001198:	0049      	lsls	r1, r1, #1
 800119a:	430a      	orrs	r2, r1
 800119c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800119e:	2003      	movs	r0, #3
 80011a0:	f000 f810 	bl	80011c4 <HAL_InitTick>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	e001      	b.n	80011b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff fdf8 	bl	8000da4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011b4:	1dfb      	adds	r3, r7, #7
 80011b6:	781b      	ldrb	r3, [r3, #0]
}
 80011b8:	0018      	movs	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b002      	add	sp, #8
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40022000 	.word	0x40022000

080011c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011cc:	230f      	movs	r3, #15
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80011d4:	4b1d      	ldr	r3, [pc, #116]	@ (800124c <HAL_InitTick+0x88>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d02b      	beq.n	8001234 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80011dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <HAL_InitTick+0x8c>)
 80011de:	681c      	ldr	r4, [r3, #0]
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <HAL_InitTick+0x88>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	0019      	movs	r1, r3
 80011e6:	23fa      	movs	r3, #250	@ 0xfa
 80011e8:	0098      	lsls	r0, r3, #2
 80011ea:	f7fe ff89 	bl	8000100 <__udivsi3>
 80011ee:	0003      	movs	r3, r0
 80011f0:	0019      	movs	r1, r3
 80011f2:	0020      	movs	r0, r4
 80011f4:	f7fe ff84 	bl	8000100 <__udivsi3>
 80011f8:	0003      	movs	r3, r0
 80011fa:	0018      	movs	r0, r3
 80011fc:	f001 fcf7 	bl	8002bee <HAL_SYSTICK_Config>
 8001200:	1e03      	subs	r3, r0, #0
 8001202:	d112      	bne.n	800122a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b03      	cmp	r3, #3
 8001208:	d80a      	bhi.n	8001220 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	2301      	movs	r3, #1
 800120e:	425b      	negs	r3, r3
 8001210:	2200      	movs	r2, #0
 8001212:	0018      	movs	r0, r3
 8001214:	f001 fcc6 	bl	8002ba4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_InitTick+0x90>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	e00d      	b.n	800123c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001220:	230f      	movs	r3, #15
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
 8001228:	e008      	b.n	800123c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800122a:	230f      	movs	r3, #15
 800122c:	18fb      	adds	r3, r7, r3
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	e003      	b.n	800123c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001234:	230f      	movs	r3, #15
 8001236:	18fb      	adds	r3, r7, r3
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800123c:	230f      	movs	r3, #15
 800123e:	18fb      	adds	r3, r7, r3
 8001240:	781b      	ldrb	r3, [r3, #0]
}
 8001242:	0018      	movs	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	b005      	add	sp, #20
 8001248:	bd90      	pop	{r4, r7, pc}
 800124a:	46c0      	nop			@ (mov r8, r8)
 800124c:	2000000c 	.word	0x2000000c
 8001250:	20000004 	.word	0x20000004
 8001254:	20000008 	.word	0x20000008

08001258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <HAL_IncTick+0x1c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	001a      	movs	r2, r3
 8001262:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <HAL_IncTick+0x20>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	18d2      	adds	r2, r2, r3
 8001268:	4b03      	ldr	r3, [pc, #12]	@ (8001278 <HAL_IncTick+0x20>)
 800126a:	601a      	str	r2, [r3, #0]
}
 800126c:	46c0      	nop			@ (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	2000000c 	.word	0x2000000c
 8001278:	20000248 	.word	0x20000248

0800127c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  return uwTick;
 8001280:	4b02      	ldr	r3, [pc, #8]	@ (800128c <HAL_GetTick+0x10>)
 8001282:	681b      	ldr	r3, [r3, #0]
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	20000248 	.word	0x20000248

08001290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001298:	f7ff fff0 	bl	800127c <HAL_GetTick>
 800129c:	0003      	movs	r3, r0
 800129e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	d005      	beq.n	80012b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012aa:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <HAL_Delay+0x44>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	001a      	movs	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	189b      	adds	r3, r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012b6:	46c0      	nop			@ (mov r8, r8)
 80012b8:	f7ff ffe0 	bl	800127c <HAL_GetTick>
 80012bc:	0002      	movs	r2, r0
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d8f7      	bhi.n	80012b8 <HAL_Delay+0x28>
  {
  }
}
 80012c8:	46c0      	nop			@ (mov r8, r8)
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b004      	add	sp, #16
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	2000000c 	.word	0x2000000c

080012d8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a05      	ldr	r2, [pc, #20]	@ (80012fc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80012e8:	401a      	ands	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	601a      	str	r2, [r3, #0]
}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			@ (mov r8, r8)
 80012fc:	fe3fffff 	.word	0xfe3fffff

08001300 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	23e0      	movs	r3, #224	@ 0xe0
 800130e:	045b      	lsls	r3, r3, #17
 8001310:	4013      	ands	r3, r2
}
 8001312:	0018      	movs	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	b002      	add	sp, #8
 8001318:	bd80      	pop	{r7, pc}

0800131a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b084      	sub	sp, #16
 800131e:	af00      	add	r7, sp, #0
 8001320:	60f8      	str	r0, [r7, #12]
 8001322:	60b9      	str	r1, [r7, #8]
 8001324:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	2104      	movs	r1, #4
 800132e:	400a      	ands	r2, r1
 8001330:	2107      	movs	r1, #7
 8001332:	4091      	lsls	r1, r2
 8001334:	000a      	movs	r2, r1
 8001336:	43d2      	mvns	r2, r2
 8001338:	401a      	ands	r2, r3
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	2104      	movs	r1, #4
 800133e:	400b      	ands	r3, r1
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	4099      	lsls	r1, r3
 8001344:	000b      	movs	r3, r1
 8001346:	431a      	orrs	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	b004      	add	sp, #16
 8001352:	bd80      	pop	{r7, pc}

08001354 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	2104      	movs	r1, #4
 8001366:	400a      	ands	r2, r1
 8001368:	2107      	movs	r1, #7
 800136a:	4091      	lsls	r1, r2
 800136c:	000a      	movs	r2, r1
 800136e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2104      	movs	r1, #4
 8001374:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001376:	40da      	lsrs	r2, r3
 8001378:	0013      	movs	r3, r2
}
 800137a:	0018      	movs	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	b002      	add	sp, #8
 8001380:	bd80      	pop	{r7, pc}

08001382 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68da      	ldr	r2, [r3, #12]
 800138e:	23c0      	movs	r3, #192	@ 0xc0
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	4013      	ands	r3, r2
 8001394:	d101      	bne.n	800139a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800139a:	2300      	movs	r3, #0
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b4:	68ba      	ldr	r2, [r7, #8]
 80013b6:	211f      	movs	r1, #31
 80013b8:	400a      	ands	r2, r1
 80013ba:	210f      	movs	r1, #15
 80013bc:	4091      	lsls	r1, r2
 80013be:	000a      	movs	r2, r1
 80013c0:	43d2      	mvns	r2, r2
 80013c2:	401a      	ands	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	0e9b      	lsrs	r3, r3, #26
 80013c8:	210f      	movs	r1, #15
 80013ca:	4019      	ands	r1, r3
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	201f      	movs	r0, #31
 80013d0:	4003      	ands	r3, r0
 80013d2:	4099      	lsls	r1, r3
 80013d4:	000b      	movs	r3, r1
 80013d6:	431a      	orrs	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013dc:	46c0      	nop			@ (mov r8, r8)
 80013de:	46bd      	mov	sp, r7
 80013e0:	b004      	add	sp, #16
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	035b      	lsls	r3, r3, #13
 80013f6:	0b5b      	lsrs	r3, r3, #13
 80013f8:	431a      	orrs	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	46bd      	mov	sp, r7
 8001402:	b002      	add	sp, #8
 8001404:	bd80      	pop	{r7, pc}

08001406 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001414:	683a      	ldr	r2, [r7, #0]
 8001416:	0352      	lsls	r2, r2, #13
 8001418:	0b52      	lsrs	r2, r2, #13
 800141a:	43d2      	mvns	r2, r2
 800141c:	401a      	ands	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001422:	46c0      	nop			@ (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}

0800142a <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	2203      	movs	r2, #3
 8001438:	4013      	ands	r3, r2
}
 800143a:	0018      	movs	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	b002      	add	sp, #8
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	695b      	ldr	r3, [r3, #20]
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	0212      	lsls	r2, r2, #8
 8001458:	43d2      	mvns	r2, r2
 800145a:	401a      	ands	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	400b      	ands	r3, r1
 8001464:	4904      	ldr	r1, [pc, #16]	@ (8001478 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001466:	400b      	ands	r3, r1
 8001468:	431a      	orrs	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800146e:	46c0      	nop			@ (mov r8, r8)
 8001470:	46bd      	mov	sp, r7
 8001472:	b004      	add	sp, #16
 8001474:	bd80      	pop	{r7, pc}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	07ffff00 	.word	0x07ffff00

0800147c <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4a11      	ldr	r2, [pc, #68]	@ (80014d0 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d103      	bne.n	8001498 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	330c      	adds	r3, #12
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	e009      	b.n	80014ac <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	33a0      	adds	r3, #160	@ 0xa0
 800149c:	0019      	movs	r1, r3
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	0d5b      	lsrs	r3, r3, #21
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	2204      	movs	r2, #4
 80014a6:	4013      	ands	r3, r2
 80014a8:	18cb      	adds	r3, r1, r3
 80014aa:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	4908      	ldr	r1, [pc, #32]	@ (80014d4 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 80014b4:	400a      	ands	r2, r1
 80014b6:	43d2      	mvns	r2, r2
 80014b8:	401a      	ands	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68b9      	ldr	r1, [r7, #8]
 80014be:	400b      	ands	r3, r1
 80014c0:	431a      	orrs	r2, r3
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 80014c6:	46c0      	nop			@ (mov r8, r8)
 80014c8:	46bd      	mov	sp, r7
 80014ca:	b006      	add	sp, #24
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	46c0      	nop			@ (mov r8, r8)
 80014d0:	7cc00000 	.word	0x7cc00000
 80014d4:	7cc7ffff 	.word	0x7cc7ffff

080014d8 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	3320      	adds	r3, #32
 80014ea:	0018      	movs	r0, r3
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	0d1b      	lsrs	r3, r3, #20
 80014f0:	2203      	movs	r2, #3
 80014f2:	401a      	ands	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	0d5b      	lsrs	r3, r3, #21
 80014f8:	2101      	movs	r1, #1
 80014fa:	400b      	ands	r3, r1
 80014fc:	18d3      	adds	r3, r2, r3
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	18c3      	adds	r3, r0, r3
 8001502:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a06      	ldr	r2, [pc, #24]	@ (8001524 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800150a:	401a      	ands	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	0419      	lsls	r1, r3, #16
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	430b      	orrs	r3, r1
 8001514:	431a      	orrs	r2, r3
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800151a:	46c0      	nop			@ (mov r8, r8)
 800151c:	46bd      	mov	sp, r7
 800151e:	b006      	add	sp, #24
 8001520:	bd80      	pop	{r7, pc}
 8001522:	46c0      	nop			@ (mov r8, r8)
 8001524:	f000f000 	.word	0xf000f000

08001528 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	4a05      	ldr	r2, [pc, #20]	@ (800154c <LL_ADC_EnableInternalRegulator+0x24>)
 8001536:	4013      	ands	r3, r2
 8001538:	2280      	movs	r2, #128	@ 0x80
 800153a:	0552      	lsls	r2, r2, #21
 800153c:	431a      	orrs	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	6fffffe8 	.word	0x6fffffe8

08001550 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	401a      	ands	r2, r3
 8001562:	2380      	movs	r3, #128	@ 0x80
 8001564:	055b      	lsls	r3, r3, #21
 8001566:	429a      	cmp	r2, r3
 8001568:	d101      	bne.n	800156e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800156a:	2301      	movs	r3, #1
 800156c:	e000      	b.n	8001570 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800156e:	2300      	movs	r3, #0
}
 8001570:	0018      	movs	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	b002      	add	sp, #8
 8001576:	bd80      	pop	{r7, pc}

08001578 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <LL_ADC_Enable+0x20>)
 8001586:	4013      	ands	r3, r2
 8001588:	2201      	movs	r2, #1
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001590:	46c0      	nop			@ (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}
 8001598:	7fffffe8 	.word	0x7fffffe8

0800159c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <LL_ADC_Disable+0x20>)
 80015aa:	4013      	ands	r3, r2
 80015ac:	2202      	movs	r2, #2
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80015b4:	46c0      	nop			@ (mov r8, r8)
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b002      	add	sp, #8
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	7fffffe8 	.word	0x7fffffe8

080015c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	2201      	movs	r2, #1
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d101      	bne.n	80015d8 <LL_ADC_IsEnabled+0x18>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <LL_ADC_IsEnabled+0x1a>
 80015d8:	2300      	movs	r3, #0
}
 80015da:	0018      	movs	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	b002      	add	sp, #8
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2202      	movs	r2, #2
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d101      	bne.n	80015fa <LL_ADC_IsDisableOngoing+0x18>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <LL_ADC_IsDisableOngoing+0x1a>
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	b002      	add	sp, #8
 8001602:	bd80      	pop	{r7, pc}

08001604 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	4a04      	ldr	r2, [pc, #16]	@ (8001624 <LL_ADC_REG_StartConversion+0x20>)
 8001612:	4013      	ands	r3, r2
 8001614:	2204      	movs	r2, #4
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800161c:	46c0      	nop			@ (mov r8, r8)
 800161e:	46bd      	mov	sp, r7
 8001620:	b002      	add	sp, #8
 8001622:	bd80      	pop	{r7, pc}
 8001624:	7fffffe8 	.word	0x7fffffe8

08001628 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2204      	movs	r2, #4
 8001636:	4013      	ands	r3, r2
 8001638:	2b04      	cmp	r3, #4
 800163a:	d101      	bne.n	8001640 <LL_ADC_REG_IsConversionOngoing+0x18>
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001640:	2300      	movs	r3, #0
}
 8001642:	0018      	movs	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	b002      	add	sp, #8
 8001648:	bd80      	pop	{r7, pc}

0800164a <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2280      	movs	r2, #128	@ 0x80
 8001656:	601a      	str	r2, [r3, #0]
}
 8001658:	46c0      	nop			@ (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b002      	add	sp, #8
 800165e:	bd80      	pop	{r7, pc}

08001660 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2280      	movs	r2, #128	@ 0x80
 800166c:	0052      	lsls	r2, r2, #1
 800166e:	601a      	str	r2, [r3, #0]
}
 8001670:	46c0      	nop			@ (mov r8, r8)
 8001672:	46bd      	mov	sp, r7
 8001674:	b002      	add	sp, #8
 8001676:	bd80      	pop	{r7, pc}

08001678 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2280      	movs	r2, #128	@ 0x80
 8001684:	0092      	lsls	r2, r2, #2
 8001686:	601a      	str	r2, [r3, #0]
}
 8001688:	46c0      	nop			@ (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	b002      	add	sp, #8
 800168e:	bd80      	pop	{r7, pc}

08001690 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2280      	movs	r2, #128	@ 0x80
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	605a      	str	r2, [r3, #4]
}
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b002      	add	sp, #8
 80016aa:	bd80      	pop	{r7, pc}

080016ac <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	0052      	lsls	r2, r2, #1
 80016bc:	431a      	orrs	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	605a      	str	r2, [r3, #4]
}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b002      	add	sp, #8
 80016c8:	bd80      	pop	{r7, pc}

080016ca <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b082      	sub	sp, #8
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2280      	movs	r2, #128	@ 0x80
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	605a      	str	r2, [r3, #4]
}
 80016e0:	46c0      	nop			@ (mov r8, r8)
 80016e2:	46bd      	mov	sp, r7
 80016e4:	b002      	add	sp, #8
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2280      	movs	r2, #128	@ 0x80
 80016f6:	4393      	bics	r3, r2
 80016f8:	001a      	movs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	605a      	str	r2, [r3, #4]
}
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	b002      	add	sp, #8
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4a03      	ldr	r2, [pc, #12]	@ (8001724 <LL_ADC_DisableIT_AWD2+0x1c>)
 8001716:	401a      	ands	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	605a      	str	r2, [r3, #4]
}
 800171c:	46c0      	nop			@ (mov r8, r8)
 800171e:	46bd      	mov	sp, r7
 8001720:	b002      	add	sp, #8
 8001722:	bd80      	pop	{r7, pc}
 8001724:	fffffeff 	.word	0xfffffeff

08001728 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a03      	ldr	r2, [pc, #12]	@ (8001744 <LL_ADC_DisableIT_AWD3+0x1c>)
 8001736:	401a      	ands	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	605a      	str	r2, [r3, #4]
}
 800173c:	46c0      	nop			@ (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b002      	add	sp, #8
 8001742:	bd80      	pop	{r7, pc}
 8001744:	fffffdff 	.word	0xfffffdff

08001748 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001750:	231f      	movs	r3, #31
 8001752:	18fb      	adds	r3, r7, r3
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e17f      	b.n	8001a6e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10a      	bne.n	800178c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	0018      	movs	r0, r3
 800177a:	f7ff fb37 	bl	8000dec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2254      	movs	r2, #84	@ 0x54
 8001788:	2100      	movs	r1, #0
 800178a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	0018      	movs	r0, r3
 8001792:	f7ff fedd 	bl	8001550 <LL_ADC_IsInternalRegulatorEnabled>
 8001796:	1e03      	subs	r3, r0, #0
 8001798:	d115      	bne.n	80017c6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	0018      	movs	r0, r3
 80017a0:	f7ff fec2 	bl	8001528 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017a4:	4bb4      	ldr	r3, [pc, #720]	@ (8001a78 <HAL_ADC_Init+0x330>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	49b4      	ldr	r1, [pc, #720]	@ (8001a7c <HAL_ADC_Init+0x334>)
 80017aa:	0018      	movs	r0, r3
 80017ac:	f7fe fca8 	bl	8000100 <__udivsi3>
 80017b0:	0003      	movs	r3, r0
 80017b2:	3301      	adds	r3, #1
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017b8:	e002      	b.n	80017c0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	3b01      	subs	r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f9      	bne.n	80017ba <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	0018      	movs	r0, r3
 80017cc:	f7ff fec0 	bl	8001550 <LL_ADC_IsInternalRegulatorEnabled>
 80017d0:	1e03      	subs	r3, r0, #0
 80017d2:	d10f      	bne.n	80017f4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d8:	2210      	movs	r2, #16
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e4:	2201      	movs	r2, #1
 80017e6:	431a      	orrs	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80017ec:	231f      	movs	r3, #31
 80017ee:	18fb      	adds	r3, r7, r3
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	0018      	movs	r0, r3
 80017fa:	f7ff ff15 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 80017fe:	0003      	movs	r3, r0
 8001800:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	2210      	movs	r2, #16
 8001808:	4013      	ands	r3, r2
 800180a:	d000      	beq.n	800180e <HAL_ADC_Init+0xc6>
 800180c:	e122      	b.n	8001a54 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d000      	beq.n	8001816 <HAL_ADC_Init+0xce>
 8001814:	e11e      	b.n	8001a54 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181a:	4a99      	ldr	r2, [pc, #612]	@ (8001a80 <HAL_ADC_Init+0x338>)
 800181c:	4013      	ands	r3, r2
 800181e:	2202      	movs	r2, #2
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	0018      	movs	r0, r3
 800182c:	f7ff fec8 	bl	80015c0 <LL_ADC_IsEnabled>
 8001830:	1e03      	subs	r3, r0, #0
 8001832:	d000      	beq.n	8001836 <HAL_ADC_Init+0xee>
 8001834:	e0ad      	b.n	8001992 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	7e1b      	ldrb	r3, [r3, #24]
 800183e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001840:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	7e5b      	ldrb	r3, [r3, #25]
 8001846:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001848:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	7e9b      	ldrb	r3, [r3, #26]
 800184e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001850:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	2b00      	cmp	r3, #0
 8001858:	d002      	beq.n	8001860 <HAL_ADC_Init+0x118>
 800185a:	2380      	movs	r3, #128	@ 0x80
 800185c:	015b      	lsls	r3, r3, #5
 800185e:	e000      	b.n	8001862 <HAL_ADC_Init+0x11a>
 8001860:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001862:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001868:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	2b00      	cmp	r3, #0
 8001870:	da04      	bge.n	800187c <HAL_ADC_Init+0x134>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	e001      	b.n	8001880 <HAL_ADC_Init+0x138>
 800187c:	2380      	movs	r3, #128	@ 0x80
 800187e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001880:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	212c      	movs	r1, #44	@ 0x2c
 8001886:	5c5b      	ldrb	r3, [r3, r1]
 8001888:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800188a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4313      	orrs	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2220      	movs	r2, #32
 8001896:	5c9b      	ldrb	r3, [r3, r2]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d115      	bne.n	80018c8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	7e9b      	ldrb	r3, [r3, #26]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d105      	bne.n	80018b0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	2280      	movs	r2, #128	@ 0x80
 80018a8:	0252      	lsls	r2, r2, #9
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
 80018ae:	e00b      	b.n	80018c8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b4:	2220      	movs	r2, #32
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018c0:	2201      	movs	r2, #1
 80018c2:	431a      	orrs	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d00a      	beq.n	80018e6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018d4:	23e0      	movs	r3, #224	@ 0xe0
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018de:	4313      	orrs	r3, r2
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4a65      	ldr	r2, [pc, #404]	@ (8001a84 <HAL_ADC_Init+0x33c>)
 80018ee:	4013      	ands	r3, r2
 80018f0:	0019      	movs	r1, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	0f9b      	lsrs	r3, r3, #30
 8001902:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001908:	4313      	orrs	r3, r2
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	4313      	orrs	r3, r2
 800190e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	223c      	movs	r2, #60	@ 0x3c
 8001914:	5c9b      	ldrb	r3, [r3, r2]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d111      	bne.n	800193e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	0f9b      	lsrs	r3, r3, #30
 8001920:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001926:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800192c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001932:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	4313      	orrs	r3, r2
 8001938:	2201      	movs	r2, #1
 800193a:	4313      	orrs	r3, r2
 800193c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	4a50      	ldr	r2, [pc, #320]	@ (8001a88 <HAL_ADC_Init+0x340>)
 8001946:	4013      	ands	r3, r2
 8001948:	0019      	movs	r1, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	430a      	orrs	r2, r1
 8001952:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	23c0      	movs	r3, #192	@ 0xc0
 800195a:	061b      	lsls	r3, r3, #24
 800195c:	429a      	cmp	r2, r3
 800195e:	d018      	beq.n	8001992 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	05db      	lsls	r3, r3, #23
 8001968:	429a      	cmp	r2, r3
 800196a:	d012      	beq.n	8001992 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	061b      	lsls	r3, r3, #24
 8001974:	429a      	cmp	r2, r3
 8001976:	d00c      	beq.n	8001992 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001978:	4b44      	ldr	r3, [pc, #272]	@ (8001a8c <HAL_ADC_Init+0x344>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a44      	ldr	r2, [pc, #272]	@ (8001a90 <HAL_ADC_Init+0x348>)
 800197e:	4013      	ands	r3, r2
 8001980:	0019      	movs	r1, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685a      	ldr	r2, [r3, #4]
 8001986:	23f0      	movs	r3, #240	@ 0xf0
 8001988:	039b      	lsls	r3, r3, #14
 800198a:	401a      	ands	r2, r3
 800198c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a8c <HAL_ADC_Init+0x344>)
 800198e:	430a      	orrs	r2, r1
 8001990:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800199a:	001a      	movs	r2, r3
 800199c:	2100      	movs	r1, #0
 800199e:	f7ff fcbc 	bl	800131a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019aa:	493a      	ldr	r1, [pc, #232]	@ (8001a94 <HAL_ADC_Init+0x34c>)
 80019ac:	001a      	movs	r2, r3
 80019ae:	f7ff fcb4 	bl	800131a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d109      	bne.n	80019ce <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2110      	movs	r1, #16
 80019c6:	4249      	negs	r1, r1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80019cc:	e018      	b.n	8001a00 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691a      	ldr	r2, [r3, #16]
 80019d2:	2380      	movs	r3, #128	@ 0x80
 80019d4:	039b      	lsls	r3, r3, #14
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d112      	bne.n	8001a00 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	3b01      	subs	r3, #1
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	221c      	movs	r2, #28
 80019ea:	4013      	ands	r3, r2
 80019ec:	2210      	movs	r2, #16
 80019ee:	4252      	negs	r2, r2
 80019f0:	409a      	lsls	r2, r3
 80019f2:	0011      	movs	r1, r2
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2100      	movs	r1, #0
 8001a06:	0018      	movs	r0, r3
 8001a08:	f7ff fca4 	bl	8001354 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a0c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d10b      	bne.n	8001a2e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a20:	2203      	movs	r2, #3
 8001a22:	4393      	bics	r3, r2
 8001a24:	2201      	movs	r2, #1
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a2c:	e01c      	b.n	8001a68 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a32:	2212      	movs	r2, #18
 8001a34:	4393      	bics	r3, r2
 8001a36:	2210      	movs	r2, #16
 8001a38:	431a      	orrs	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a42:	2201      	movs	r2, #1
 8001a44:	431a      	orrs	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a4a:	231f      	movs	r3, #31
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a52:	e009      	b.n	8001a68 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a58:	2210      	movs	r2, #16
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a60:	231f      	movs	r3, #31
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001a68:	231f      	movs	r3, #31
 8001a6a:	18fb      	adds	r3, r7, r3
 8001a6c:	781b      	ldrb	r3, [r3, #0]
}
 8001a6e:	0018      	movs	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	b008      	add	sp, #32
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	20000004 	.word	0x20000004
 8001a7c:	00030d40 	.word	0x00030d40
 8001a80:	fffffefd 	.word	0xfffffefd
 8001a84:	ffde0201 	.word	0xffde0201
 8001a88:	1ffffc02 	.word	0x1ffffc02
 8001a8c:	40012708 	.word	0x40012708
 8001a90:	ffc3ffff 	.word	0xffc3ffff
 8001a94:	07ffff04 	.word	0x07ffff04

08001a98 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001a98:	b5b0      	push	{r4, r5, r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7ff fdbd 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 8001aae:	1e03      	subs	r3, r0, #0
 8001ab0:	d16c      	bne.n	8001b8c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2254      	movs	r2, #84	@ 0x54
 8001ab6:	5c9b      	ldrb	r3, [r3, r2]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d101      	bne.n	8001ac0 <HAL_ADC_Start_DMA+0x28>
 8001abc:	2302      	movs	r3, #2
 8001abe:	e06c      	b.n	8001b9a <HAL_ADC_Start_DMA+0x102>
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2254      	movs	r2, #84	@ 0x54
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d113      	bne.n	8001afc <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0018      	movs	r0, r3
 8001ada:	f7ff fd71 	bl	80015c0 <LL_ADC_IsEnabled>
 8001ade:	1e03      	subs	r3, r0, #0
 8001ae0:	d004      	beq.n	8001aec <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f7ff fd58 	bl	800159c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2101      	movs	r1, #1
 8001af8:	430a      	orrs	r2, r1
 8001afa:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001afc:	2517      	movs	r5, #23
 8001afe:	197c      	adds	r4, r7, r5
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	0018      	movs	r0, r3
 8001b04:	f000 fe10 	bl	8002728 <ADC_Enable>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b0c:	002c      	movs	r4, r5
 8001b0e:	193b      	adds	r3, r7, r4
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d13e      	bne.n	8001b94 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	4a22      	ldr	r2, [pc, #136]	@ (8001ba4 <HAL_ADC_Start_DMA+0x10c>)
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2280      	movs	r2, #128	@ 0x80
 8001b20:	0052      	lsls	r2, r2, #1
 8001b22:	431a      	orrs	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba8 <HAL_ADC_Start_DMA+0x110>)
 8001b34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <HAL_ADC_Start_DMA+0x114>)
 8001b3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b42:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb0 <HAL_ADC_Start_DMA+0x118>)
 8001b44:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	221c      	movs	r2, #28
 8001b4c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2254      	movs	r2, #84	@ 0x54
 8001b52:	2100      	movs	r1, #0
 8001b54:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2110      	movs	r1, #16
 8001b62:	430a      	orrs	r2, r1
 8001b64:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	3340      	adds	r3, #64	@ 0x40
 8001b70:	0019      	movs	r1, r3
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	193c      	adds	r4, r7, r4
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f001 f8d0 	bl	8002d1c <HAL_DMA_Start_IT>
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	0018      	movs	r0, r3
 8001b86:	f7ff fd3d 	bl	8001604 <LL_ADC_REG_StartConversion>
 8001b8a:	e003      	b.n	8001b94 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b8c:	2317      	movs	r3, #23
 8001b8e:	18fb      	adds	r3, r7, r3
 8001b90:	2202      	movs	r2, #2
 8001b92:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001b94:	2317      	movs	r3, #23
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	781b      	ldrb	r3, [r3, #0]
}
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	b006      	add	sp, #24
 8001ba0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ba2:	46c0      	nop			@ (mov r8, r8)
 8001ba4:	fffff0fe 	.word	0xfffff0fe
 8001ba8:	080028f1 	.word	0x080028f1
 8001bac:	080029b9 	.word	0x080029b9
 8001bb0:	080029d7 	.word	0x080029d7

08001bb4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d017      	beq.n	8001c08 <HAL_ADC_IRQHandler+0x54>
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d013      	beq.n	8001c08 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be4:	2210      	movs	r2, #16
 8001be6:	4013      	ands	r3, r2
 8001be8:	d106      	bne.n	8001bf8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bee:	2280      	movs	r2, #128	@ 0x80
 8001bf0:	0112      	lsls	r2, r2, #4
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f000 ff16 	bl	8002a2c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2202      	movs	r2, #2
 8001c06:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d003      	beq.n	8001c18 <HAL_ADC_IRQHandler+0x64>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2204      	movs	r2, #4
 8001c14:	4013      	ands	r3, r2
 8001c16:	d107      	bne.n	8001c28 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	2208      	movs	r2, #8
 8001c1c:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c1e:	d04d      	beq.n	8001cbc <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2208      	movs	r2, #8
 8001c24:	4013      	ands	r3, r2
 8001c26:	d049      	beq.n	8001cbc <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2c:	2210      	movs	r2, #16
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d106      	bne.n	8001c40 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	2280      	movs	r2, #128	@ 0x80
 8001c38:	0092      	lsls	r2, r2, #2
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff fb9c 	bl	8001382 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c4a:	1e03      	subs	r3, r0, #0
 8001c4c:	d02e      	beq.n	8001cac <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	7e9b      	ldrb	r3, [r3, #26]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d12a      	bne.n	8001cac <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2208      	movs	r2, #8
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d123      	bne.n	8001cac <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7ff fcdd 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d110      	bne.n	8001c94 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	210c      	movs	r1, #12
 8001c7e:	438a      	bics	r2, r1
 8001c80:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c86:	4a56      	ldr	r2, [pc, #344]	@ (8001de0 <HAL_ADC_IRQHandler+0x22c>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c92:	e00b      	b.n	8001cac <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c98:	2220      	movs	r2, #32
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	0018      	movs	r0, r3
 8001cb0:	f000 f898 	bl	8001de4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	220c      	movs	r2, #12
 8001cba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	2280      	movs	r2, #128	@ 0x80
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d012      	beq.n	8001cea <HAL_ADC_IRQHandler+0x136>
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2280      	movs	r2, #128	@ 0x80
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d00e      	beq.n	8001cea <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd0:	2280      	movs	r2, #128	@ 0x80
 8001cd2:	0252      	lsls	r2, r2, #9
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f000 f891 	bl	8001e04 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2280      	movs	r2, #128	@ 0x80
 8001ce8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	2380      	movs	r3, #128	@ 0x80
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d014      	beq.n	8001d1e <HAL_ADC_IRQHandler+0x16a>
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d00f      	beq.n	8001d1e <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d02:	2280      	movs	r2, #128	@ 0x80
 8001d04:	0292      	lsls	r2, r2, #10
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f000 fe7c 	bl	8002a0c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2280      	movs	r2, #128	@ 0x80
 8001d1a:	0052      	lsls	r2, r2, #1
 8001d1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	2380      	movs	r3, #128	@ 0x80
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4013      	ands	r3, r2
 8001d26:	d014      	beq.n	8001d52 <HAL_ADC_IRQHandler+0x19e>
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d00f      	beq.n	8001d52 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d36:	2280      	movs	r2, #128	@ 0x80
 8001d38:	02d2      	lsls	r2, r2, #11
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	0018      	movs	r0, r3
 8001d44:	f000 fe6a 	bl	8002a1c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2280      	movs	r2, #128	@ 0x80
 8001d4e:	0092      	lsls	r2, r2, #2
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	2210      	movs	r2, #16
 8001d56:	4013      	ands	r3, r2
 8001d58:	d02b      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x1fe>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d027      	beq.n	8001db2 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d102      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	e008      	b.n	8001d82 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7ff fb58 	bl	800142a <LL_ADC_REG_GetDMATransfer>
 8001d7a:	1e03      	subs	r3, r0, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d110      	bne.n	8001daa <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8c:	2280      	movs	r2, #128	@ 0x80
 8001d8e:	00d2      	lsls	r2, r2, #3
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f000 f835 	bl	8001e14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2210      	movs	r2, #16
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	2380      	movs	r3, #128	@ 0x80
 8001db6:	019b      	lsls	r3, r3, #6
 8001db8:	4013      	ands	r3, r2
 8001dba:	d00d      	beq.n	8001dd8 <HAL_ADC_IRQHandler+0x224>
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	2380      	movs	r3, #128	@ 0x80
 8001dc0:	019b      	lsls	r3, r3, #6
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d008      	beq.n	8001dd8 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f000 fe37 	bl	8002a3c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2280      	movs	r2, #128	@ 0x80
 8001dd4:	0192      	lsls	r2, r2, #6
 8001dd6:	601a      	str	r2, [r3, #0]
  }
}
 8001dd8:	46c0      	nop			@ (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b006      	add	sp, #24
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	fffffefe 	.word	0xfffffefe

08001de4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001dec:	46c0      	nop			@ (mov r8, r8)
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b002      	add	sp, #8
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001dfc:	46c0      	nop			@ (mov r8, r8)
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	b002      	add	sp, #8
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e0c:	46c0      	nop			@ (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b002      	add	sp, #8
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e1c:	46c0      	nop			@ (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b002      	add	sp, #8
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e2e:	2317      	movs	r3, #23
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2254      	movs	r2, #84	@ 0x54
 8001e3e:	5c9b      	ldrb	r3, [r3, r2]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x24>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e1c0      	b.n	80021ca <HAL_ADC_ConfigChannel+0x3a6>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2254      	movs	r2, #84	@ 0x54
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	0018      	movs	r0, r3
 8001e56:	f7ff fbe7 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 8001e5a:	1e03      	subs	r3, r0, #0
 8001e5c:	d000      	beq.n	8001e60 <HAL_ADC_ConfigChannel+0x3c>
 8001e5e:	e1a3      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d100      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x46>
 8001e68:	e143      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691a      	ldr	r2, [r3, #16]
 8001e6e:	2380      	movs	r3, #128	@ 0x80
 8001e70:	061b      	lsls	r3, r3, #24
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d004      	beq.n	8001e80 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001e7a:	4ac1      	ldr	r2, [pc, #772]	@ (8002180 <HAL_ADC_ConfigChannel+0x35c>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d108      	bne.n	8001e92 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	0019      	movs	r1, r3
 8001e8a:	0010      	movs	r0, r2
 8001e8c:	f7ff faaa 	bl	80013e4 <LL_ADC_REG_SetSequencerChAdd>
 8001e90:	e0c9      	b.n	8002026 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	211f      	movs	r1, #31
 8001e9c:	400b      	ands	r3, r1
 8001e9e:	210f      	movs	r1, #15
 8001ea0:	4099      	lsls	r1, r3
 8001ea2:	000b      	movs	r3, r1
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	035b      	lsls	r3, r3, #13
 8001eb0:	0b5b      	lsrs	r3, r3, #13
 8001eb2:	d105      	bne.n	8001ec0 <HAL_ADC_ConfigChannel+0x9c>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	0e9b      	lsrs	r3, r3, #26
 8001eba:	221f      	movs	r2, #31
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	e098      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d000      	beq.n	8001ecc <HAL_ADC_ConfigChannel+0xa8>
 8001eca:	e091      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x1cc>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d000      	beq.n	8001ed8 <HAL_ADC_ConfigChannel+0xb4>
 8001ed6:	e089      	b.n	8001fec <HAL_ADC_ConfigChannel+0x1c8>
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2204      	movs	r2, #4
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d000      	beq.n	8001ee4 <HAL_ADC_ConfigChannel+0xc0>
 8001ee2:	e081      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x1c4>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2208      	movs	r2, #8
 8001eea:	4013      	ands	r3, r2
 8001eec:	d000      	beq.n	8001ef0 <HAL_ADC_ConfigChannel+0xcc>
 8001eee:	e079      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x1c0>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d000      	beq.n	8001efc <HAL_ADC_ConfigChannel+0xd8>
 8001efa:	e071      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x1bc>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2220      	movs	r2, #32
 8001f02:	4013      	ands	r3, r2
 8001f04:	d000      	beq.n	8001f08 <HAL_ADC_ConfigChannel+0xe4>
 8001f06:	e069      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x1b8>
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2240      	movs	r2, #64	@ 0x40
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d000      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0xf0>
 8001f12:	e061      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x1b4>
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2280      	movs	r2, #128	@ 0x80
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d000      	beq.n	8001f20 <HAL_ADC_ConfigChannel+0xfc>
 8001f1e:	e059      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x1b0>
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d151      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x1ac>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	2380      	movs	r3, #128	@ 0x80
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	4013      	ands	r3, r2
 8001f36:	d149      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x1a8>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	@ 0x80
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4013      	ands	r3, r2
 8001f42:	d141      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x1a4>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	2380      	movs	r3, #128	@ 0x80
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d139      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x1a0>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	015b      	lsls	r3, r3, #5
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d131      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x19c>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	@ 0x80
 8001f62:	019b      	lsls	r3, r3, #6
 8001f64:	4013      	ands	r3, r2
 8001f66:	d129      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x198>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	2380      	movs	r3, #128	@ 0x80
 8001f6e:	01db      	lsls	r3, r3, #7
 8001f70:	4013      	ands	r3, r2
 8001f72:	d121      	bne.n	8001fb8 <HAL_ADC_ConfigChannel+0x194>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2380      	movs	r3, #128	@ 0x80
 8001f7a:	021b      	lsls	r3, r3, #8
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d119      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x190>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	2380      	movs	r3, #128	@ 0x80
 8001f86:	025b      	lsls	r3, r3, #9
 8001f88:	4013      	ands	r3, r2
 8001f8a:	d111      	bne.n	8001fb0 <HAL_ADC_ConfigChannel+0x18c>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2380      	movs	r3, #128	@ 0x80
 8001f92:	029b      	lsls	r3, r3, #10
 8001f94:	4013      	ands	r3, r2
 8001f96:	d109      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x188>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	2380      	movs	r3, #128	@ 0x80
 8001f9e:	02db      	lsls	r3, r3, #11
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d001      	beq.n	8001fa8 <HAL_ADC_ConfigChannel+0x184>
 8001fa4:	2312      	movs	r3, #18
 8001fa6:	e024      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e022      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fac:	2311      	movs	r3, #17
 8001fae:	e020      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fb0:	2310      	movs	r3, #16
 8001fb2:	e01e      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fb4:	230f      	movs	r3, #15
 8001fb6:	e01c      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fb8:	230e      	movs	r3, #14
 8001fba:	e01a      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fbc:	230d      	movs	r3, #13
 8001fbe:	e018      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fc0:	230c      	movs	r3, #12
 8001fc2:	e016      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fc4:	230b      	movs	r3, #11
 8001fc6:	e014      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fc8:	230a      	movs	r3, #10
 8001fca:	e012      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fcc:	2309      	movs	r3, #9
 8001fce:	e010      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	e00e      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fd4:	2307      	movs	r3, #7
 8001fd6:	e00c      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fd8:	2306      	movs	r3, #6
 8001fda:	e00a      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fdc:	2305      	movs	r3, #5
 8001fde:	e008      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	e006      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e004      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e002      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	6852      	ldr	r2, [r2, #4]
 8001ff6:	201f      	movs	r0, #31
 8001ff8:	4002      	ands	r2, r0
 8001ffa:	4093      	lsls	r3, r2
 8001ffc:	000a      	movs	r2, r1
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	089b      	lsrs	r3, r3, #2
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	429a      	cmp	r2, r3
 8002012:	d808      	bhi.n	8002026 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	6859      	ldr	r1, [r3, #4]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	001a      	movs	r2, r3
 8002022:	f7ff f9bf 	bl	80013a4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6818      	ldr	r0, [r3, #0]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	6819      	ldr	r1, [r3, #0]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	001a      	movs	r2, r3
 8002034:	f7ff fa06 	bl	8001444 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	db00      	blt.n	8002042 <HAL_ADC_ConfigChannel+0x21e>
 8002040:	e0bc      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002042:	4b50      	ldr	r3, [pc, #320]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 8002044:	0018      	movs	r0, r3
 8002046:	f7ff f95b 	bl	8001300 <LL_ADC_GetCommonPathInternalCh>
 800204a:	0003      	movs	r3, r0
 800204c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a4d      	ldr	r2, [pc, #308]	@ (8002188 <HAL_ADC_ConfigChannel+0x364>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d122      	bne.n	800209e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	041b      	lsls	r3, r3, #16
 800205e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002060:	d11d      	bne.n	800209e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	2280      	movs	r2, #128	@ 0x80
 8002066:	0412      	lsls	r2, r2, #16
 8002068:	4313      	orrs	r3, r2
 800206a:	4a46      	ldr	r2, [pc, #280]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 800206c:	0019      	movs	r1, r3
 800206e:	0010      	movs	r0, r2
 8002070:	f7ff f932 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002074:	4b45      	ldr	r3, [pc, #276]	@ (800218c <HAL_ADC_ConfigChannel+0x368>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4945      	ldr	r1, [pc, #276]	@ (8002190 <HAL_ADC_ConfigChannel+0x36c>)
 800207a:	0018      	movs	r0, r3
 800207c:	f7fe f840 	bl	8000100 <__udivsi3>
 8002080:	0003      	movs	r3, r0
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	0013      	movs	r3, r2
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	189b      	adds	r3, r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800208e:	e002      	b.n	8002096 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3b01      	subs	r3, #1
 8002094:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1f9      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800209c:	e08e      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a3c      	ldr	r2, [pc, #240]	@ (8002194 <HAL_ADC_ConfigChannel+0x370>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d10e      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	045b      	lsls	r3, r3, #17
 80020ae:	4013      	ands	r3, r2
 80020b0:	d109      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	2280      	movs	r2, #128	@ 0x80
 80020b6:	0452      	lsls	r2, r2, #17
 80020b8:	4313      	orrs	r3, r2
 80020ba:	4a32      	ldr	r2, [pc, #200]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 80020bc:	0019      	movs	r1, r3
 80020be:	0010      	movs	r0, r2
 80020c0:	f7ff f90a 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
 80020c4:	e07a      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a33      	ldr	r2, [pc, #204]	@ (8002198 <HAL_ADC_ConfigChannel+0x374>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d000      	beq.n	80020d2 <HAL_ADC_ConfigChannel+0x2ae>
 80020d0:	e074      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	03db      	lsls	r3, r3, #15
 80020d8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80020da:	d000      	beq.n	80020de <HAL_ADC_ConfigChannel+0x2ba>
 80020dc:	e06e      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	2280      	movs	r2, #128	@ 0x80
 80020e2:	03d2      	lsls	r2, r2, #15
 80020e4:	4313      	orrs	r3, r2
 80020e6:	4a27      	ldr	r2, [pc, #156]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 80020e8:	0019      	movs	r1, r3
 80020ea:	0010      	movs	r0, r2
 80020ec:	f7ff f8f4 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
 80020f0:	e064      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691a      	ldr	r2, [r3, #16]
 80020f6:	2380      	movs	r3, #128	@ 0x80
 80020f8:	061b      	lsls	r3, r3, #24
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d004      	beq.n	8002108 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002102:	4a1f      	ldr	r2, [pc, #124]	@ (8002180 <HAL_ADC_ConfigChannel+0x35c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d107      	bne.n	8002118 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	0019      	movs	r1, r3
 8002112:	0010      	movs	r0, r2
 8002114:	f7ff f977 	bl	8001406 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	da4d      	bge.n	80021bc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002120:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 8002122:	0018      	movs	r0, r3
 8002124:	f7ff f8ec 	bl	8001300 <LL_ADC_GetCommonPathInternalCh>
 8002128:	0003      	movs	r3, r0
 800212a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a15      	ldr	r2, [pc, #84]	@ (8002188 <HAL_ADC_ConfigChannel+0x364>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d108      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	4a18      	ldr	r2, [pc, #96]	@ (800219c <HAL_ADC_ConfigChannel+0x378>)
 800213a:	4013      	ands	r3, r2
 800213c:	4a11      	ldr	r2, [pc, #68]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 800213e:	0019      	movs	r1, r3
 8002140:	0010      	movs	r0, r2
 8002142:	f7ff f8c9 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
 8002146:	e039      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a11      	ldr	r2, [pc, #68]	@ (8002194 <HAL_ADC_ConfigChannel+0x370>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d108      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4a12      	ldr	r2, [pc, #72]	@ (80021a0 <HAL_ADC_ConfigChannel+0x37c>)
 8002156:	4013      	ands	r3, r2
 8002158:	4a0a      	ldr	r2, [pc, #40]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 800215a:	0019      	movs	r1, r3
 800215c:	0010      	movs	r0, r2
 800215e:	f7ff f8bb 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
 8002162:	e02b      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0b      	ldr	r2, [pc, #44]	@ (8002198 <HAL_ADC_ConfigChannel+0x374>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d126      	bne.n	80021bc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	4a0c      	ldr	r2, [pc, #48]	@ (80021a4 <HAL_ADC_ConfigChannel+0x380>)
 8002172:	4013      	ands	r3, r2
 8002174:	4a03      	ldr	r2, [pc, #12]	@ (8002184 <HAL_ADC_ConfigChannel+0x360>)
 8002176:	0019      	movs	r1, r3
 8002178:	0010      	movs	r0, r2
 800217a:	f7ff f8ad 	bl	80012d8 <LL_ADC_SetCommonPathInternalCh>
 800217e:	e01d      	b.n	80021bc <HAL_ADC_ConfigChannel+0x398>
 8002180:	80000004 	.word	0x80000004
 8002184:	40012708 	.word	0x40012708
 8002188:	b0001000 	.word	0xb0001000
 800218c:	20000004 	.word	0x20000004
 8002190:	00030d40 	.word	0x00030d40
 8002194:	b8004000 	.word	0xb8004000
 8002198:	b4002000 	.word	0xb4002000
 800219c:	ff7fffff 	.word	0xff7fffff
 80021a0:	feffffff 	.word	0xfeffffff
 80021a4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	2220      	movs	r2, #32
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80021b4:	2317      	movs	r3, #23
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	2201      	movs	r2, #1
 80021ba:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2254      	movs	r2, #84	@ 0x54
 80021c0:	2100      	movs	r1, #0
 80021c2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80021c4:	2317      	movs	r3, #23
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	781b      	ldrb	r3, [r3, #0]
}
 80021ca:	0018      	movs	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	b006      	add	sp, #24
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	46c0      	nop			@ (mov r8, r8)

080021d4 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021de:	2317      	movs	r3, #23
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	60bb      	str	r3, [r7, #8]
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2254      	movs	r2, #84	@ 0x54
 80021ee:	5c9b      	ldrb	r3, [r3, r2]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_AnalogWDGConfig+0x24>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e289      	b.n	800270c <HAL_ADC_AnalogWDGConfig+0x538>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2254      	movs	r2, #84	@ 0x54
 80021fc:	2101      	movs	r1, #1
 80021fe:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0018      	movs	r0, r3
 8002206:	f7ff fa0f 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d000      	beq.n	8002210 <HAL_ADC_AnalogWDGConfig+0x3c>
 800220e:	e24a      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4aa3      	ldr	r2, [pc, #652]	@ (80024a4 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d162      	bne.n	80022e0 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0018      	movs	r0, r3
 8002220:	f7ff f9ce 	bl	80015c0 <LL_ADC_IsEnabled>
 8002224:	1e03      	subs	r3, r0, #0
 8002226:	d009      	beq.n	800223c <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 8002228:	2301      	movs	r3, #1
 800222a:	60bb      	str	r3, [r7, #8]
        tmp_hal_status = ADC_Disable(hadc);
 800222c:	2317      	movs	r3, #23
 800222e:	18fc      	adds	r4, r7, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	0018      	movs	r0, r3
 8002234:	f000 fafe 	bl	8002834 <ADC_Disable>
 8002238:	0003      	movs	r3, r0
 800223a:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2280      	movs	r2, #128	@ 0x80
 8002242:	0412      	lsls	r2, r2, #16
 8002244:	4293      	cmp	r3, r2
 8002246:	d011      	beq.n	800226c <HAL_ADC_AnalogWDGConfig+0x98>
 8002248:	22c0      	movs	r2, #192	@ 0xc0
 800224a:	0412      	lsls	r2, r2, #16
 800224c:	4293      	cmp	r3, r2
 800224e:	d115      	bne.n	800227c <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	4a93      	ldr	r2, [pc, #588]	@ (80024a8 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 800225a:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800225c:	22c0      	movs	r2, #192	@ 0xc0
 800225e:	0412      	lsls	r2, r2, #16
 8002260:	4313      	orrs	r3, r2
 8002262:	4990      	ldr	r1, [pc, #576]	@ (80024a4 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002264:	001a      	movs	r2, r3
 8002266:	f7ff f909 	bl	800147c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800226a:	e00f      	b.n	800228c <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a8e      	ldr	r2, [pc, #568]	@ (80024ac <HAL_ADC_AnalogWDGConfig+0x2d8>)
 8002272:	498c      	ldr	r1, [pc, #560]	@ (80024a4 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002274:	0018      	movs	r0, r3
 8002276:	f7ff f901 	bl	800147c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800227a:	e007      	b.n	800228c <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4988      	ldr	r1, [pc, #544]	@ (80024a4 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002282:	2200      	movs	r2, #0
 8002284:	0018      	movs	r0, r3
 8002286:	f7ff f8f9 	bl	800147c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800228a:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d10b      	bne.n	80022aa <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 8002292:	2217      	movs	r2, #23
 8002294:	18bb      	adds	r3, r7, r2
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d106      	bne.n	80022aa <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800229c:	18bc      	adds	r4, r7, r2
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 fa41 	bl	8002728 <ADC_Enable>
 80022a6:	0003      	movs	r3, r0
 80022a8:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ae:	4a80      	ldr	r2, [pc, #512]	@ (80024b0 <HAL_ADC_AnalogWDGConfig+0x2dc>)
 80022b0:	401a      	ands	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	0018      	movs	r0, r3
 80022bc:	f7ff f9c5 	bl	800164a <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	7b1b      	ldrb	r3, [r3, #12]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d105      	bne.n	80022d4 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f7ff f9df 	bl	8001690 <LL_ADC_EnableIT_AWD1>
 80022d2:	e1e8      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	0018      	movs	r0, r3
 80022da:	f7ff fa05 	bl	80016e8 <LL_ADC_DisableIT_AWD1>
 80022de:	e1e2      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2280      	movs	r2, #128	@ 0x80
 80022e6:	0412      	lsls	r2, r2, #16
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d100      	bne.n	80022ee <HAL_ADC_AnalogWDGConfig+0x11a>
 80022ec:	e18f      	b.n	800260e <HAL_ADC_AnalogWDGConfig+0x43a>
 80022ee:	22c0      	movs	r2, #192	@ 0xc0
 80022f0:	0412      	lsls	r2, r2, #16
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d000      	beq.n	80022f8 <HAL_ADC_AnalogWDGConfig+0x124>
 80022f6:	e193      	b.n	8002620 <HAL_ADC_AnalogWDGConfig+0x44c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6d      	ldr	r2, [pc, #436]	@ (80024b4 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d000      	beq.n	8002304 <HAL_ADC_AnalogWDGConfig+0x130>
 8002302:	e0bc      	b.n	800247e <HAL_ADC_AnalogWDGConfig+0x2aa>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	22a0      	movs	r2, #160	@ 0xa0
 800230a:	5899      	ldr	r1, [r3, r2]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	035b      	lsls	r3, r3, #13
 8002312:	0b5b      	lsrs	r3, r3, #13
 8002314:	d108      	bne.n	8002328 <HAL_ADC_AnalogWDGConfig+0x154>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	0e9b      	lsrs	r3, r3, #26
 800231c:	221f      	movs	r2, #31
 800231e:	4013      	ands	r3, r2
 8002320:	2201      	movs	r2, #1
 8002322:	409a      	lsls	r2, r3
 8002324:	0013      	movs	r3, r2
 8002326:	e0a4      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	2201      	movs	r2, #1
 800232e:	4013      	ands	r3, r2
 8002330:	d000      	beq.n	8002334 <HAL_ADC_AnalogWDGConfig+0x160>
 8002332:	e09d      	b.n	8002470 <HAL_ADC_AnalogWDGConfig+0x29c>
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2202      	movs	r2, #2
 800233a:	4013      	ands	r3, r2
 800233c:	d000      	beq.n	8002340 <HAL_ADC_AnalogWDGConfig+0x16c>
 800233e:	e095      	b.n	800246c <HAL_ADC_AnalogWDGConfig+0x298>
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	2204      	movs	r2, #4
 8002346:	4013      	ands	r3, r2
 8002348:	d000      	beq.n	800234c <HAL_ADC_AnalogWDGConfig+0x178>
 800234a:	e08d      	b.n	8002468 <HAL_ADC_AnalogWDGConfig+0x294>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2208      	movs	r2, #8
 8002352:	4013      	ands	r3, r2
 8002354:	d000      	beq.n	8002358 <HAL_ADC_AnalogWDGConfig+0x184>
 8002356:	e085      	b.n	8002464 <HAL_ADC_AnalogWDGConfig+0x290>
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	2210      	movs	r2, #16
 800235e:	4013      	ands	r3, r2
 8002360:	d000      	beq.n	8002364 <HAL_ADC_AnalogWDGConfig+0x190>
 8002362:	e07d      	b.n	8002460 <HAL_ADC_AnalogWDGConfig+0x28c>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2220      	movs	r2, #32
 800236a:	4013      	ands	r3, r2
 800236c:	d000      	beq.n	8002370 <HAL_ADC_AnalogWDGConfig+0x19c>
 800236e:	e075      	b.n	800245c <HAL_ADC_AnalogWDGConfig+0x288>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	2240      	movs	r2, #64	@ 0x40
 8002376:	4013      	ands	r3, r2
 8002378:	d000      	beq.n	800237c <HAL_ADC_AnalogWDGConfig+0x1a8>
 800237a:	e06d      	b.n	8002458 <HAL_ADC_AnalogWDGConfig+0x284>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	2280      	movs	r2, #128	@ 0x80
 8002382:	4013      	ands	r3, r2
 8002384:	d000      	beq.n	8002388 <HAL_ADC_AnalogWDGConfig+0x1b4>
 8002386:	e065      	b.n	8002454 <HAL_ADC_AnalogWDGConfig+0x280>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	2380      	movs	r3, #128	@ 0x80
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	4013      	ands	r3, r2
 8002392:	d000      	beq.n	8002396 <HAL_ADC_AnalogWDGConfig+0x1c2>
 8002394:	e05b      	b.n	800244e <HAL_ADC_AnalogWDGConfig+0x27a>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	2380      	movs	r3, #128	@ 0x80
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4013      	ands	r3, r2
 80023a0:	d152      	bne.n	8002448 <HAL_ADC_AnalogWDGConfig+0x274>
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	2380      	movs	r3, #128	@ 0x80
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4013      	ands	r3, r2
 80023ac:	d149      	bne.n	8002442 <HAL_ADC_AnalogWDGConfig+0x26e>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	2380      	movs	r3, #128	@ 0x80
 80023b4:	011b      	lsls	r3, r3, #4
 80023b6:	4013      	ands	r3, r2
 80023b8:	d140      	bne.n	800243c <HAL_ADC_AnalogWDGConfig+0x268>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	2380      	movs	r3, #128	@ 0x80
 80023c0:	015b      	lsls	r3, r3, #5
 80023c2:	4013      	ands	r3, r2
 80023c4:	d137      	bne.n	8002436 <HAL_ADC_AnalogWDGConfig+0x262>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	4013      	ands	r3, r2
 80023d0:	d12e      	bne.n	8002430 <HAL_ADC_AnalogWDGConfig+0x25c>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	2380      	movs	r3, #128	@ 0x80
 80023d8:	01db      	lsls	r3, r3, #7
 80023da:	4013      	ands	r3, r2
 80023dc:	d125      	bne.n	800242a <HAL_ADC_AnalogWDGConfig+0x256>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	4013      	ands	r3, r2
 80023e8:	d11c      	bne.n	8002424 <HAL_ADC_AnalogWDGConfig+0x250>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	2380      	movs	r3, #128	@ 0x80
 80023f0:	025b      	lsls	r3, r3, #9
 80023f2:	4013      	ands	r3, r2
 80023f4:	d113      	bne.n	800241e <HAL_ADC_AnalogWDGConfig+0x24a>
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	2380      	movs	r3, #128	@ 0x80
 80023fc:	029b      	lsls	r3, r3, #10
 80023fe:	4013      	ands	r3, r2
 8002400:	d10a      	bne.n	8002418 <HAL_ADC_AnalogWDGConfig+0x244>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	2380      	movs	r3, #128	@ 0x80
 8002408:	02db      	lsls	r3, r3, #11
 800240a:	4013      	ands	r3, r2
 800240c:	d002      	beq.n	8002414 <HAL_ADC_AnalogWDGConfig+0x240>
 800240e:	2380      	movs	r3, #128	@ 0x80
 8002410:	02db      	lsls	r3, r3, #11
 8002412:	e02e      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002414:	2301      	movs	r3, #1
 8002416:	e02c      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002418:	2380      	movs	r3, #128	@ 0x80
 800241a:	029b      	lsls	r3, r3, #10
 800241c:	e029      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	025b      	lsls	r3, r3, #9
 8002422:	e026      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002424:	2380      	movs	r3, #128	@ 0x80
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	e023      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	01db      	lsls	r3, r3, #7
 800242e:	e020      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002430:	2380      	movs	r3, #128	@ 0x80
 8002432:	019b      	lsls	r3, r3, #6
 8002434:	e01d      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002436:	2380      	movs	r3, #128	@ 0x80
 8002438:	015b      	lsls	r3, r3, #5
 800243a:	e01a      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800243c:	2380      	movs	r3, #128	@ 0x80
 800243e:	011b      	lsls	r3, r3, #4
 8002440:	e017      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	e014      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002448:	2380      	movs	r3, #128	@ 0x80
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	e011      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	e00e      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002454:	2380      	movs	r3, #128	@ 0x80
 8002456:	e00c      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002458:	2340      	movs	r3, #64	@ 0x40
 800245a:	e00a      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800245c:	2320      	movs	r3, #32
 800245e:	e008      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002460:	2310      	movs	r3, #16
 8002462:	e006      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002464:	2308      	movs	r3, #8
 8002466:	e004      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002468:	2304      	movs	r3, #4
 800246a:	e002      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 800246c:	2302      	movs	r3, #2
 800246e:	e000      	b.n	8002472 <HAL_ADC_AnalogWDGConfig+0x29e>
 8002470:	2301      	movs	r3, #1
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	430b      	orrs	r3, r1
 8002478:	21a0      	movs	r1, #160	@ 0xa0
 800247a:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800247c:	e0d9      	b.n	8002632 <HAL_ADC_AnalogWDGConfig+0x45e>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	22a4      	movs	r2, #164	@ 0xa4
 8002484:	5899      	ldr	r1, [r3, r2]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	035b      	lsls	r3, r3, #13
 800248c:	0b5b      	lsrs	r3, r3, #13
 800248e:	d113      	bne.n	80024b8 <HAL_ADC_AnalogWDGConfig+0x2e4>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	0e9b      	lsrs	r3, r3, #26
 8002496:	221f      	movs	r2, #31
 8002498:	4013      	ands	r3, r2
 800249a:	2201      	movs	r2, #1
 800249c:	409a      	lsls	r2, r3
 800249e:	0013      	movs	r3, r2
 80024a0:	e0af      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80024a2:	46c0      	nop			@ (mov r8, r8)
 80024a4:	7cc00000 	.word	0x7cc00000
 80024a8:	fc07ffff 	.word	0xfc07ffff
 80024ac:	0087ffff 	.word	0x0087ffff
 80024b0:	fffeffff 	.word	0xfffeffff
 80024b4:	0017ffff 	.word	0x0017ffff
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2201      	movs	r2, #1
 80024be:	4013      	ands	r3, r2
 80024c0:	d000      	beq.n	80024c4 <HAL_ADC_AnalogWDGConfig+0x2f0>
 80024c2:	e09d      	b.n	8002600 <HAL_ADC_AnalogWDGConfig+0x42c>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d000      	beq.n	80024d0 <HAL_ADC_AnalogWDGConfig+0x2fc>
 80024ce:	e095      	b.n	80025fc <HAL_ADC_AnalogWDGConfig+0x428>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2204      	movs	r2, #4
 80024d6:	4013      	ands	r3, r2
 80024d8:	d000      	beq.n	80024dc <HAL_ADC_AnalogWDGConfig+0x308>
 80024da:	e08d      	b.n	80025f8 <HAL_ADC_AnalogWDGConfig+0x424>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2208      	movs	r2, #8
 80024e2:	4013      	ands	r3, r2
 80024e4:	d000      	beq.n	80024e8 <HAL_ADC_AnalogWDGConfig+0x314>
 80024e6:	e085      	b.n	80025f4 <HAL_ADC_AnalogWDGConfig+0x420>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	2210      	movs	r2, #16
 80024ee:	4013      	ands	r3, r2
 80024f0:	d000      	beq.n	80024f4 <HAL_ADC_AnalogWDGConfig+0x320>
 80024f2:	e07d      	b.n	80025f0 <HAL_ADC_AnalogWDGConfig+0x41c>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	2220      	movs	r2, #32
 80024fa:	4013      	ands	r3, r2
 80024fc:	d000      	beq.n	8002500 <HAL_ADC_AnalogWDGConfig+0x32c>
 80024fe:	e075      	b.n	80025ec <HAL_ADC_AnalogWDGConfig+0x418>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	2240      	movs	r2, #64	@ 0x40
 8002506:	4013      	ands	r3, r2
 8002508:	d000      	beq.n	800250c <HAL_ADC_AnalogWDGConfig+0x338>
 800250a:	e06d      	b.n	80025e8 <HAL_ADC_AnalogWDGConfig+0x414>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	2280      	movs	r2, #128	@ 0x80
 8002512:	4013      	ands	r3, r2
 8002514:	d000      	beq.n	8002518 <HAL_ADC_AnalogWDGConfig+0x344>
 8002516:	e065      	b.n	80025e4 <HAL_ADC_AnalogWDGConfig+0x410>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	2380      	movs	r3, #128	@ 0x80
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4013      	ands	r3, r2
 8002522:	d000      	beq.n	8002526 <HAL_ADC_AnalogWDGConfig+0x352>
 8002524:	e05b      	b.n	80025de <HAL_ADC_AnalogWDGConfig+0x40a>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	2380      	movs	r3, #128	@ 0x80
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4013      	ands	r3, r2
 8002530:	d152      	bne.n	80025d8 <HAL_ADC_AnalogWDGConfig+0x404>
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	2380      	movs	r3, #128	@ 0x80
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	4013      	ands	r3, r2
 800253c:	d149      	bne.n	80025d2 <HAL_ADC_AnalogWDGConfig+0x3fe>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	2380      	movs	r3, #128	@ 0x80
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	4013      	ands	r3, r2
 8002548:	d140      	bne.n	80025cc <HAL_ADC_AnalogWDGConfig+0x3f8>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	2380      	movs	r3, #128	@ 0x80
 8002550:	015b      	lsls	r3, r3, #5
 8002552:	4013      	ands	r3, r2
 8002554:	d137      	bne.n	80025c6 <HAL_ADC_AnalogWDGConfig+0x3f2>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	019b      	lsls	r3, r3, #6
 800255e:	4013      	ands	r3, r2
 8002560:	d12e      	bne.n	80025c0 <HAL_ADC_AnalogWDGConfig+0x3ec>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	2380      	movs	r3, #128	@ 0x80
 8002568:	01db      	lsls	r3, r3, #7
 800256a:	4013      	ands	r3, r2
 800256c:	d125      	bne.n	80025ba <HAL_ADC_AnalogWDGConfig+0x3e6>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	2380      	movs	r3, #128	@ 0x80
 8002574:	021b      	lsls	r3, r3, #8
 8002576:	4013      	ands	r3, r2
 8002578:	d11c      	bne.n	80025b4 <HAL_ADC_AnalogWDGConfig+0x3e0>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	025b      	lsls	r3, r3, #9
 8002582:	4013      	ands	r3, r2
 8002584:	d113      	bne.n	80025ae <HAL_ADC_AnalogWDGConfig+0x3da>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	2380      	movs	r3, #128	@ 0x80
 800258c:	029b      	lsls	r3, r3, #10
 800258e:	4013      	ands	r3, r2
 8002590:	d10a      	bne.n	80025a8 <HAL_ADC_AnalogWDGConfig+0x3d4>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	2380      	movs	r3, #128	@ 0x80
 8002598:	02db      	lsls	r3, r3, #11
 800259a:	4013      	ands	r3, r2
 800259c:	d002      	beq.n	80025a4 <HAL_ADC_AnalogWDGConfig+0x3d0>
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	02db      	lsls	r3, r3, #11
 80025a2:	e02e      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025a4:	2301      	movs	r3, #1
 80025a6:	e02c      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025a8:	2380      	movs	r3, #128	@ 0x80
 80025aa:	029b      	lsls	r3, r3, #10
 80025ac:	e029      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025ae:	2380      	movs	r3, #128	@ 0x80
 80025b0:	025b      	lsls	r3, r3, #9
 80025b2:	e026      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025b4:	2380      	movs	r3, #128	@ 0x80
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	e023      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	01db      	lsls	r3, r3, #7
 80025be:	e020      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	019b      	lsls	r3, r3, #6
 80025c4:	e01d      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025c6:	2380      	movs	r3, #128	@ 0x80
 80025c8:	015b      	lsls	r3, r3, #5
 80025ca:	e01a      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	e017      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	e014      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	e011      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025de:	2380      	movs	r3, #128	@ 0x80
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	e00e      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	e00c      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025e8:	2340      	movs	r3, #64	@ 0x40
 80025ea:	e00a      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025ec:	2320      	movs	r3, #32
 80025ee:	e008      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025f0:	2310      	movs	r3, #16
 80025f2:	e006      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025f4:	2308      	movs	r3, #8
 80025f6:	e004      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025f8:	2304      	movs	r3, #4
 80025fa:	e002      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e000      	b.n	8002602 <HAL_ADC_AnalogWDGConfig+0x42e>
 8002600:	2301      	movs	r3, #1
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	430b      	orrs	r3, r1
 8002608:	21a4      	movs	r1, #164	@ 0xa4
 800260a:	5053      	str	r3, [r2, r1]
          break;
 800260c:	e011      	b.n	8002632 <HAL_ADC_AnalogWDGConfig+0x45e>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8002616:	4a3f      	ldr	r2, [pc, #252]	@ (8002714 <HAL_ADC_AnalogWDGConfig+0x540>)
 8002618:	0019      	movs	r1, r3
 800261a:	f7fe ff2f 	bl	800147c <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800261e:	e008      	b.n	8002632 <HAL_ADC_AnalogWDGConfig+0x45e>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2200      	movs	r2, #0
 800262a:	0019      	movs	r1, r3
 800262c:	f7fe ff26 	bl	800147c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002630:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a38      	ldr	r2, [pc, #224]	@ (8002718 <HAL_ADC_AnalogWDGConfig+0x544>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d11a      	bne.n	8002672 <HAL_ADC_AnalogWDGConfig+0x49e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002640:	4a36      	ldr	r2, [pc, #216]	@ (800271c <HAL_ADC_AnalogWDGConfig+0x548>)
 8002642:	401a      	ands	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	0018      	movs	r0, r3
 800264e:	f7ff f807 	bl	8001660 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	7b1b      	ldrb	r3, [r3, #12]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d105      	bne.n	8002666 <HAL_ADC_AnalogWDGConfig+0x492>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0018      	movs	r0, r3
 8002660:	f7ff f824 	bl	80016ac <LL_ADC_EnableIT_AWD2>
 8002664:	e01f      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	0018      	movs	r0, r3
 800266c:	f7ff f84c 	bl	8001708 <LL_ADC_DisableIT_AWD2>
 8002670:	e019      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002676:	4a2a      	ldr	r2, [pc, #168]	@ (8002720 <HAL_ADC_AnalogWDGConfig+0x54c>)
 8002678:	401a      	ands	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	0018      	movs	r0, r3
 8002684:	f7fe fff8 	bl	8001678 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	7b1b      	ldrb	r3, [r3, #12]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d105      	bne.n	800269c <HAL_ADC_AnalogWDGConfig+0x4c8>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	0018      	movs	r0, r3
 8002696:	f7ff f818 	bl	80016ca <LL_ADC_EnableIT_AWD3>
 800269a:	e004      	b.n	80026a6 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7ff f841 	bl	8001728 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002724 <HAL_ADC_AnalogWDGConfig+0x550>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d118      	bne.n	80026e2 <HAL_ADC_AnalogWDGConfig+0x50e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	08db      	lsrs	r3, r3, #3
 80026bc:	2103      	movs	r1, #3
 80026be:	400b      	ands	r3, r1
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	409a      	lsls	r2, r3
 80026c4:	0013      	movs	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	695a      	ldr	r2, [r3, #20]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	08db      	lsrs	r3, r3, #3
 80026d4:	2103      	movs	r1, #3
 80026d6:	400b      	ands	r3, r1
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	409a      	lsls	r2, r3
 80026dc:	0013      	movs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	e005      	b.n	80026ee <HAL_ADC_AnalogWDGConfig+0x51a>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	60fb      	str	r3, [r7, #12]
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	6819      	ldr	r1, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	f7fe feed 	bl	80014d8 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2254      	movs	r2, #84	@ 0x54
 8002702:	2100      	movs	r1, #0
 8002704:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002706:	2317      	movs	r3, #23
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	781b      	ldrb	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b007      	add	sp, #28
 8002712:	bd90      	pop	{r4, r7, pc}
 8002714:	0087ffff 	.word	0x0087ffff
 8002718:	0017ffff 	.word	0x0017ffff
 800271c:	fffdffff 	.word	0xfffdffff
 8002720:	fffbffff 	.word	0xfffbffff
 8002724:	7cc00000 	.word	0x7cc00000

08002728 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002730:	2300      	movs	r3, #0
 8002732:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	0018      	movs	r0, r3
 800273a:	f7fe ff41 	bl	80015c0 <LL_ADC_IsEnabled>
 800273e:	1e03      	subs	r3, r0, #0
 8002740:	d000      	beq.n	8002744 <ADC_Enable+0x1c>
 8002742:	e069      	b.n	8002818 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	4a36      	ldr	r2, [pc, #216]	@ (8002824 <ADC_Enable+0xfc>)
 800274c:	4013      	ands	r3, r2
 800274e:	d00d      	beq.n	800276c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002754:	2210      	movs	r2, #16
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002760:	2201      	movs	r2, #1
 8002762:	431a      	orrs	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e056      	b.n	800281a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	0018      	movs	r0, r3
 8002772:	f7fe ff01 	bl	8001578 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002776:	4b2c      	ldr	r3, [pc, #176]	@ (8002828 <ADC_Enable+0x100>)
 8002778:	0018      	movs	r0, r3
 800277a:	f7fe fdc1 	bl	8001300 <LL_ADC_GetCommonPathInternalCh>
 800277e:	0002      	movs	r2, r0
 8002780:	2380      	movs	r3, #128	@ 0x80
 8002782:	041b      	lsls	r3, r3, #16
 8002784:	4013      	ands	r3, r2
 8002786:	d00f      	beq.n	80027a8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002788:	4b28      	ldr	r3, [pc, #160]	@ (800282c <ADC_Enable+0x104>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4928      	ldr	r1, [pc, #160]	@ (8002830 <ADC_Enable+0x108>)
 800278e:	0018      	movs	r0, r3
 8002790:	f7fd fcb6 	bl	8000100 <__udivsi3>
 8002794:	0003      	movs	r3, r0
 8002796:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002798:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800279a:	e002      	b.n	80027a2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	3b01      	subs	r3, #1
 80027a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1f9      	bne.n	800279c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7e5b      	ldrb	r3, [r3, #25]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d033      	beq.n	8002818 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80027b0:	f7fe fd64 	bl	800127c <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027b8:	e027      	b.n	800280a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0018      	movs	r0, r3
 80027c0:	f7fe fefe 	bl	80015c0 <LL_ADC_IsEnabled>
 80027c4:	1e03      	subs	r3, r0, #0
 80027c6:	d104      	bne.n	80027d2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f7fe fed3 	bl	8001578 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027d2:	f7fe fd53 	bl	800127c <HAL_GetTick>
 80027d6:	0002      	movs	r2, r0
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d914      	bls.n	800280a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	4013      	ands	r3, r2
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d00d      	beq.n	800280a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f2:	2210      	movs	r2, #16
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	2201      	movs	r2, #1
 8002800:	431a      	orrs	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e007      	b.n	800281a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2201      	movs	r2, #1
 8002812:	4013      	ands	r3, r2
 8002814:	2b01      	cmp	r3, #1
 8002816:	d1d0      	bne.n	80027ba <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	0018      	movs	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	b004      	add	sp, #16
 8002820:	bd80      	pop	{r7, pc}
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	80000017 	.word	0x80000017
 8002828:	40012708 	.word	0x40012708
 800282c:	20000004 	.word	0x20000004
 8002830:	00030d40 	.word	0x00030d40

08002834 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	0018      	movs	r0, r3
 8002842:	f7fe fece 	bl	80015e2 <LL_ADC_IsDisableOngoing>
 8002846:	0003      	movs	r3, r0
 8002848:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	0018      	movs	r0, r3
 8002850:	f7fe feb6 	bl	80015c0 <LL_ADC_IsEnabled>
 8002854:	1e03      	subs	r3, r0, #0
 8002856:	d046      	beq.n	80028e6 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d143      	bne.n	80028e6 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2205      	movs	r2, #5
 8002866:	4013      	ands	r3, r2
 8002868:	2b01      	cmp	r3, #1
 800286a:	d10d      	bne.n	8002888 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	0018      	movs	r0, r3
 8002872:	f7fe fe93 	bl	800159c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2203      	movs	r2, #3
 800287c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800287e:	f7fe fcfd 	bl	800127c <HAL_GetTick>
 8002882:	0003      	movs	r3, r0
 8002884:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002886:	e028      	b.n	80028da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288c:	2210      	movs	r2, #16
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002898:	2201      	movs	r2, #1
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e021      	b.n	80028e8 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028a4:	f7fe fcea 	bl	800127c <HAL_GetTick>
 80028a8:	0002      	movs	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d913      	bls.n	80028da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2201      	movs	r2, #1
 80028ba:	4013      	ands	r3, r2
 80028bc:	d00d      	beq.n	80028da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	2210      	movs	r2, #16
 80028c4:	431a      	orrs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ce:	2201      	movs	r2, #1
 80028d0:	431a      	orrs	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e006      	b.n	80028e8 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2201      	movs	r2, #1
 80028e2:	4013      	ands	r3, r2
 80028e4:	d1de      	bne.n	80028a4 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	0018      	movs	r0, r3
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b004      	add	sp, #16
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	2250      	movs	r2, #80	@ 0x50
 8002904:	4013      	ands	r3, r2
 8002906:	d141      	bne.n	800298c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290c:	2280      	movs	r2, #128	@ 0x80
 800290e:	0092      	lsls	r2, r2, #2
 8002910:	431a      	orrs	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	0018      	movs	r0, r3
 800291c:	f7fe fd31 	bl	8001382 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002920:	1e03      	subs	r3, r0, #0
 8002922:	d02e      	beq.n	8002982 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	7e9b      	ldrb	r3, [r3, #26]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d12a      	bne.n	8002982 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2208      	movs	r2, #8
 8002934:	4013      	ands	r3, r2
 8002936:	2b08      	cmp	r3, #8
 8002938:	d123      	bne.n	8002982 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	0018      	movs	r0, r3
 8002940:	f7fe fe72 	bl	8001628 <LL_ADC_REG_IsConversionOngoing>
 8002944:	1e03      	subs	r3, r0, #0
 8002946:	d110      	bne.n	800296a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	210c      	movs	r1, #12
 8002954:	438a      	bics	r2, r1
 8002956:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295c:	4a15      	ldr	r2, [pc, #84]	@ (80029b4 <ADC_DMAConvCplt+0xc4>)
 800295e:	4013      	ands	r3, r2
 8002960:	2201      	movs	r2, #1
 8002962:	431a      	orrs	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	659a      	str	r2, [r3, #88]	@ 0x58
 8002968:	e00b      	b.n	8002982 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296e:	2220      	movs	r2, #32
 8002970:	431a      	orrs	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297a:	2201      	movs	r2, #1
 800297c:	431a      	orrs	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0018      	movs	r0, r3
 8002986:	f7ff fa2d 	bl	8001de4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800298a:	e00f      	b.n	80029ac <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	2210      	movs	r2, #16
 8002992:	4013      	ands	r3, r2
 8002994:	d004      	beq.n	80029a0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	0018      	movs	r0, r3
 800299a:	f7ff fa3b 	bl	8001e14 <HAL_ADC_ErrorCallback>
}
 800299e:	e005      	b.n	80029ac <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	0010      	movs	r0, r2
 80029aa:	4798      	blx	r3
}
 80029ac:	46c0      	nop			@ (mov r8, r8)
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b004      	add	sp, #16
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	fffffefe 	.word	0xfffffefe

080029b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f7ff fa13 	bl	8001df4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029ce:	46c0      	nop			@ (mov r8, r8)
 80029d0:	46bd      	mov	sp, r7
 80029d2:	b004      	add	sp, #16
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b084      	sub	sp, #16
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e8:	2240      	movs	r2, #64	@ 0x40
 80029ea:	431a      	orrs	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f4:	2204      	movs	r2, #4
 80029f6:	431a      	orrs	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	0018      	movs	r0, r3
 8002a00:	f7ff fa08 	bl	8001e14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a04:	46c0      	nop			@ (mov r8, r8)
 8002a06:	46bd      	mov	sp, r7
 8002a08:	b004      	add	sp, #16
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002a14:	46c0      	nop			@ (mov r8, r8)
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b002      	add	sp, #8
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002a24:	46c0      	nop			@ (mov r8, r8)
 8002a26:	46bd      	mov	sp, r7
 8002a28:	b002      	add	sp, #8
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002a34:	46c0      	nop			@ (mov r8, r8)
 8002a36:	46bd      	mov	sp, r7
 8002a38:	b002      	add	sp, #8
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002a44:	46c0      	nop			@ (mov r8, r8)
 8002a46:	46bd      	mov	sp, r7
 8002a48:	b002      	add	sp, #8
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	0002      	movs	r2, r0
 8002a54:	1dfb      	adds	r3, r7, #7
 8002a56:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a58:	1dfb      	adds	r3, r7, #7
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a5e:	d809      	bhi.n	8002a74 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a60:	1dfb      	adds	r3, r7, #7
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	001a      	movs	r2, r3
 8002a66:	231f      	movs	r3, #31
 8002a68:	401a      	ands	r2, r3
 8002a6a:	4b04      	ldr	r3, [pc, #16]	@ (8002a7c <__NVIC_EnableIRQ+0x30>)
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	4091      	lsls	r1, r2
 8002a70:	000a      	movs	r2, r1
 8002a72:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002a74:	46c0      	nop			@ (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b002      	add	sp, #8
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	e000e100 	.word	0xe000e100

08002a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	0002      	movs	r2, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	1dfb      	adds	r3, r7, #7
 8002a8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a8e:	1dfb      	adds	r3, r7, #7
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a94:	d828      	bhi.n	8002ae8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a96:	4a2f      	ldr	r2, [pc, #188]	@ (8002b54 <__NVIC_SetPriority+0xd4>)
 8002a98:	1dfb      	adds	r3, r7, #7
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	b25b      	sxtb	r3, r3
 8002a9e:	089b      	lsrs	r3, r3, #2
 8002aa0:	33c0      	adds	r3, #192	@ 0xc0
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	589b      	ldr	r3, [r3, r2]
 8002aa6:	1dfa      	adds	r2, r7, #7
 8002aa8:	7812      	ldrb	r2, [r2, #0]
 8002aaa:	0011      	movs	r1, r2
 8002aac:	2203      	movs	r2, #3
 8002aae:	400a      	ands	r2, r1
 8002ab0:	00d2      	lsls	r2, r2, #3
 8002ab2:	21ff      	movs	r1, #255	@ 0xff
 8002ab4:	4091      	lsls	r1, r2
 8002ab6:	000a      	movs	r2, r1
 8002ab8:	43d2      	mvns	r2, r2
 8002aba:	401a      	ands	r2, r3
 8002abc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	019b      	lsls	r3, r3, #6
 8002ac2:	22ff      	movs	r2, #255	@ 0xff
 8002ac4:	401a      	ands	r2, r3
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	0018      	movs	r0, r3
 8002acc:	2303      	movs	r3, #3
 8002ace:	4003      	ands	r3, r0
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ad4:	481f      	ldr	r0, [pc, #124]	@ (8002b54 <__NVIC_SetPriority+0xd4>)
 8002ad6:	1dfb      	adds	r3, r7, #7
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	b25b      	sxtb	r3, r3
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	33c0      	adds	r3, #192	@ 0xc0
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002ae6:	e031      	b.n	8002b4c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b58 <__NVIC_SetPriority+0xd8>)
 8002aea:	1dfb      	adds	r3, r7, #7
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	0019      	movs	r1, r3
 8002af0:	230f      	movs	r3, #15
 8002af2:	400b      	ands	r3, r1
 8002af4:	3b08      	subs	r3, #8
 8002af6:	089b      	lsrs	r3, r3, #2
 8002af8:	3306      	adds	r3, #6
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	18d3      	adds	r3, r2, r3
 8002afe:	3304      	adds	r3, #4
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	1dfa      	adds	r2, r7, #7
 8002b04:	7812      	ldrb	r2, [r2, #0]
 8002b06:	0011      	movs	r1, r2
 8002b08:	2203      	movs	r2, #3
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	00d2      	lsls	r2, r2, #3
 8002b0e:	21ff      	movs	r1, #255	@ 0xff
 8002b10:	4091      	lsls	r1, r2
 8002b12:	000a      	movs	r2, r1
 8002b14:	43d2      	mvns	r2, r2
 8002b16:	401a      	ands	r2, r3
 8002b18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	019b      	lsls	r3, r3, #6
 8002b1e:	22ff      	movs	r2, #255	@ 0xff
 8002b20:	401a      	ands	r2, r3
 8002b22:	1dfb      	adds	r3, r7, #7
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	0018      	movs	r0, r3
 8002b28:	2303      	movs	r3, #3
 8002b2a:	4003      	ands	r3, r0
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b30:	4809      	ldr	r0, [pc, #36]	@ (8002b58 <__NVIC_SetPriority+0xd8>)
 8002b32:	1dfb      	adds	r3, r7, #7
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	001c      	movs	r4, r3
 8002b38:	230f      	movs	r3, #15
 8002b3a:	4023      	ands	r3, r4
 8002b3c:	3b08      	subs	r3, #8
 8002b3e:	089b      	lsrs	r3, r3, #2
 8002b40:	430a      	orrs	r2, r1
 8002b42:	3306      	adds	r3, #6
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	18c3      	adds	r3, r0, r3
 8002b48:	3304      	adds	r3, #4
 8002b4a:	601a      	str	r2, [r3, #0]
}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b003      	add	sp, #12
 8002b52:	bd90      	pop	{r4, r7, pc}
 8002b54:	e000e100 	.word	0xe000e100
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	1e5a      	subs	r2, r3, #1
 8002b68:	2380      	movs	r3, #128	@ 0x80
 8002b6a:	045b      	lsls	r3, r3, #17
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d301      	bcc.n	8002b74 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b70:	2301      	movs	r3, #1
 8002b72:	e010      	b.n	8002b96 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <SysTick_Config+0x44>)
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	3a01      	subs	r2, #1
 8002b7a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	425b      	negs	r3, r3
 8002b80:	2103      	movs	r1, #3
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7ff ff7c 	bl	8002a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b88:	4b05      	ldr	r3, [pc, #20]	@ (8002ba0 <SysTick_Config+0x44>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <SysTick_Config+0x44>)
 8002b90:	2207      	movs	r2, #7
 8002b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	0018      	movs	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b002      	add	sp, #8
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			@ (mov r8, r8)
 8002ba0:	e000e010 	.word	0xe000e010

08002ba4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60b9      	str	r1, [r7, #8]
 8002bac:	607a      	str	r2, [r7, #4]
 8002bae:	210f      	movs	r1, #15
 8002bb0:	187b      	adds	r3, r7, r1
 8002bb2:	1c02      	adds	r2, r0, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	187b      	adds	r3, r7, r1
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	b25b      	sxtb	r3, r3
 8002bbe:	0011      	movs	r1, r2
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f7ff ff5d 	bl	8002a80 <__NVIC_SetPriority>
}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b004      	add	sp, #16
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	0002      	movs	r2, r0
 8002bd6:	1dfb      	adds	r3, r7, #7
 8002bd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bda:	1dfb      	adds	r3, r7, #7
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7ff ff33 	bl	8002a4c <__NVIC_EnableIRQ>
}
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	46bd      	mov	sp, r7
 8002bea:	b002      	add	sp, #8
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7ff ffaf 	bl	8002b5c <SysTick_Config>
 8002bfe:	0003      	movs	r3, r0
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b002      	add	sp, #8
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e077      	b.n	8002d0a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a3d      	ldr	r2, [pc, #244]	@ (8002d14 <HAL_DMA_Init+0x10c>)
 8002c20:	4694      	mov	ip, r2
 8002c22:	4463      	add	r3, ip
 8002c24:	2114      	movs	r1, #20
 8002c26:	0018      	movs	r0, r3
 8002c28:	f7fd fa6a 	bl	8000100 <__udivsi3>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2225      	movs	r2, #37	@ 0x25
 8002c38:	2102      	movs	r1, #2
 8002c3a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4934      	ldr	r1, [pc, #208]	@ (8002d18 <HAL_DMA_Init+0x110>)
 8002c48:	400a      	ands	r2, r1
 8002c4a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6819      	ldr	r1, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f000 fa8d 	bl	80031a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	2380      	movs	r3, #128	@ 0x80
 8002c90:	01db      	lsls	r3, r3, #7
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d102      	bne.n	8002c9c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca4:	213f      	movs	r1, #63	@ 0x3f
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002cb2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d011      	beq.n	8002ce0 <HAL_DMA_Init+0xd8>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d80d      	bhi.n	8002ce0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f000 fa98 	bl	80031fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	e008      	b.n	8002cf2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2225      	movs	r2, #37	@ 0x25
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2224      	movs	r2, #36	@ 0x24
 8002d04:	2100      	movs	r1, #0
 8002d06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b002      	add	sp, #8
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	bffdfff8 	.word	0xbffdfff8
 8002d18:	ffff800f 	.word	0xffff800f

08002d1c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
 8002d28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2317      	movs	r3, #23
 8002d2c:	18fb      	adds	r3, r7, r3
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2224      	movs	r2, #36	@ 0x24
 8002d36:	5c9b      	ldrb	r3, [r3, r2]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_DMA_Start_IT+0x24>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e06f      	b.n	8002e20 <HAL_DMA_Start_IT+0x104>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2224      	movs	r2, #36	@ 0x24
 8002d44:	2101      	movs	r1, #1
 8002d46:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2225      	movs	r2, #37	@ 0x25
 8002d4c:	5c9b      	ldrb	r3, [r3, r2]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d157      	bne.n	8002e04 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2225      	movs	r2, #37	@ 0x25
 8002d58:	2102      	movs	r1, #2
 8002d5a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	438a      	bics	r2, r1
 8002d70:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 f9d3 	bl	8003124 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d008      	beq.n	8002d98 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	210e      	movs	r1, #14
 8002d92:	430a      	orrs	r2, r1
 8002d94:	601a      	str	r2, [r3, #0]
 8002d96:	e00f      	b.n	8002db8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2104      	movs	r1, #4
 8002da4:	438a      	bics	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	210a      	movs	r1, #10
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	2380      	movs	r3, #128	@ 0x80
 8002dc0:	025b      	lsls	r3, r3, #9
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d008      	beq.n	8002dd8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd0:	2180      	movs	r1, #128	@ 0x80
 8002dd2:	0049      	lsls	r1, r1, #1
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d008      	beq.n	8002df2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dea:	2180      	movs	r1, #128	@ 0x80
 8002dec:	0049      	lsls	r1, r1, #1
 8002dee:	430a      	orrs	r2, r1
 8002df0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	e00a      	b.n	8002e1a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2280      	movs	r2, #128	@ 0x80
 8002e08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2224      	movs	r2, #36	@ 0x24
 8002e0e:	2100      	movs	r1, #0
 8002e10:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002e12:	2317      	movs	r3, #23
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	2201      	movs	r2, #1
 8002e18:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002e1a:	2317      	movs	r3, #23
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	781b      	ldrb	r3, [r3, #0]
}
 8002e20:	0018      	movs	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b006      	add	sp, #24
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e050      	b.n	8002edc <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2225      	movs	r2, #37	@ 0x25
 8002e3e:	5c9b      	ldrb	r3, [r3, r2]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d008      	beq.n	8002e58 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2224      	movs	r2, #36	@ 0x24
 8002e50:	2100      	movs	r1, #0
 8002e52:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e041      	b.n	8002edc <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	210e      	movs	r1, #14
 8002e64:	438a      	bics	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e72:	491c      	ldr	r1, [pc, #112]	@ (8002ee4 <HAL_DMA_Abort+0xbc>)
 8002e74:	400a      	ands	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2101      	movs	r1, #1
 8002e84:	438a      	bics	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002e88:	4b17      	ldr	r3, [pc, #92]	@ (8002ee8 <HAL_DMA_Abort+0xc0>)
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	221c      	movs	r2, #28
 8002e92:	4013      	ands	r3, r2
 8002e94:	2201      	movs	r2, #1
 8002e96:	409a      	lsls	r2, r3
 8002e98:	4b13      	ldr	r3, [pc, #76]	@ (8002ee8 <HAL_DMA_Abort+0xc0>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ea6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00c      	beq.n	8002eca <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eba:	490a      	ldr	r1, [pc, #40]	@ (8002ee4 <HAL_DMA_Abort+0xbc>)
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002ec8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2225      	movs	r2, #37	@ 0x25
 8002ece:	2101      	movs	r1, #1
 8002ed0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2224      	movs	r2, #36	@ 0x24
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	0018      	movs	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b002      	add	sp, #8
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	fffffeff 	.word	0xfffffeff
 8002ee8:	40020000 	.word	0x40020000

08002eec <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef4:	210f      	movs	r1, #15
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2200      	movs	r2, #0
 8002efa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2225      	movs	r2, #37	@ 0x25
 8002f00:	5c9b      	ldrb	r3, [r3, r2]
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d006      	beq.n	8002f16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]
 8002f14:	e049      	b.n	8002faa <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	210e      	movs	r1, #14
 8002f22:	438a      	bics	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2101      	movs	r1, #1
 8002f32:	438a      	bics	r2, r1
 8002f34:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f40:	491d      	ldr	r1, [pc, #116]	@ (8002fb8 <HAL_DMA_Abort_IT+0xcc>)
 8002f42:	400a      	ands	r2, r1
 8002f44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002f46:	4b1d      	ldr	r3, [pc, #116]	@ (8002fbc <HAL_DMA_Abort_IT+0xd0>)
 8002f48:	6859      	ldr	r1, [r3, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	221c      	movs	r2, #28
 8002f50:	4013      	ands	r3, r2
 8002f52:	2201      	movs	r2, #1
 8002f54:	409a      	lsls	r2, r3
 8002f56:	4b19      	ldr	r3, [pc, #100]	@ (8002fbc <HAL_DMA_Abort_IT+0xd0>)
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00c      	beq.n	8002f88 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f78:	490f      	ldr	r1, [pc, #60]	@ (8002fb8 <HAL_DMA_Abort_IT+0xcc>)
 8002f7a:	400a      	ands	r2, r1
 8002f7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002f86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2225      	movs	r2, #37	@ 0x25
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2224      	movs	r2, #36	@ 0x24
 8002f94:	2100      	movs	r1, #0
 8002f96:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d004      	beq.n	8002faa <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	0010      	movs	r0, r2
 8002fa8:	4798      	blx	r3
    }
  }
  return status;
 8002faa:	230f      	movs	r3, #15
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	781b      	ldrb	r3, [r3, #0]
}
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b004      	add	sp, #16
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	fffffeff 	.word	0xfffffeff
 8002fbc:	40020000 	.word	0x40020000

08002fc0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002fc8:	4b55      	ldr	r3, [pc, #340]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	221c      	movs	r2, #28
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2204      	movs	r2, #4
 8002fe0:	409a      	lsls	r2, r3
 8002fe2:	0013      	movs	r3, r2
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	d027      	beq.n	800303a <HAL_DMA_IRQHandler+0x7a>
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	2204      	movs	r2, #4
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d023      	beq.n	800303a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d107      	bne.n	800300e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2104      	movs	r1, #4
 800300a:	438a      	bics	r2, r1
 800300c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800300e:	4b44      	ldr	r3, [pc, #272]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 8003010:	6859      	ldr	r1, [r3, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	221c      	movs	r2, #28
 8003018:	4013      	ands	r3, r2
 800301a:	2204      	movs	r2, #4
 800301c:	409a      	lsls	r2, r3
 800301e:	4b40      	ldr	r3, [pc, #256]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 8003020:	430a      	orrs	r2, r1
 8003022:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	2b00      	cmp	r3, #0
 800302a:	d100      	bne.n	800302e <HAL_DMA_IRQHandler+0x6e>
 800302c:	e073      	b.n	8003116 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	0010      	movs	r0, r2
 8003036:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003038:	e06d      	b.n	8003116 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	221c      	movs	r2, #28
 8003040:	4013      	ands	r3, r2
 8003042:	2202      	movs	r2, #2
 8003044:	409a      	lsls	r2, r3
 8003046:	0013      	movs	r3, r2
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	4013      	ands	r3, r2
 800304c:	d02e      	beq.n	80030ac <HAL_DMA_IRQHandler+0xec>
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2202      	movs	r2, #2
 8003052:	4013      	ands	r3, r2
 8003054:	d02a      	beq.n	80030ac <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2220      	movs	r2, #32
 800305e:	4013      	ands	r3, r2
 8003060:	d10b      	bne.n	800307a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	210a      	movs	r1, #10
 800306e:	438a      	bics	r2, r1
 8003070:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2225      	movs	r2, #37	@ 0x25
 8003076:	2101      	movs	r1, #1
 8003078:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800307a:	4b29      	ldr	r3, [pc, #164]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 800307c:	6859      	ldr	r1, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	221c      	movs	r2, #28
 8003084:	4013      	ands	r3, r2
 8003086:	2202      	movs	r2, #2
 8003088:	409a      	lsls	r2, r3
 800308a:	4b25      	ldr	r3, [pc, #148]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 800308c:	430a      	orrs	r2, r1
 800308e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2224      	movs	r2, #36	@ 0x24
 8003094:	2100      	movs	r1, #0
 8003096:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d03a      	beq.n	8003116 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	0010      	movs	r0, r2
 80030a8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80030aa:	e034      	b.n	8003116 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	221c      	movs	r2, #28
 80030b2:	4013      	ands	r3, r2
 80030b4:	2208      	movs	r2, #8
 80030b6:	409a      	lsls	r2, r3
 80030b8:	0013      	movs	r3, r2
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	4013      	ands	r3, r2
 80030be:	d02b      	beq.n	8003118 <HAL_DMA_IRQHandler+0x158>
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2208      	movs	r2, #8
 80030c4:	4013      	ands	r3, r2
 80030c6:	d027      	beq.n	8003118 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	210e      	movs	r1, #14
 80030d4:	438a      	bics	r2, r1
 80030d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80030d8:	4b11      	ldr	r3, [pc, #68]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e0:	221c      	movs	r2, #28
 80030e2:	4013      	ands	r3, r2
 80030e4:	2201      	movs	r2, #1
 80030e6:	409a      	lsls	r2, r3
 80030e8:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <HAL_DMA_IRQHandler+0x160>)
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2225      	movs	r2, #37	@ 0x25
 80030f8:	2101      	movs	r1, #1
 80030fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2224      	movs	r2, #36	@ 0x24
 8003100:	2100      	movs	r1, #0
 8003102:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	0010      	movs	r0, r2
 8003114:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	46c0      	nop			@ (mov r8, r8)
}
 800311a:	46bd      	mov	sp, r7
 800311c:	b004      	add	sp, #16
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40020000 	.word	0x40020000

08003124 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
 8003130:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800313a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003140:	2b00      	cmp	r3, #0
 8003142:	d004      	beq.n	800314e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800314c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800314e:	4b14      	ldr	r3, [pc, #80]	@ (80031a0 <DMA_SetConfig+0x7c>)
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	221c      	movs	r2, #28
 8003158:	4013      	ands	r3, r2
 800315a:	2201      	movs	r2, #1
 800315c:	409a      	lsls	r2, r3
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <DMA_SetConfig+0x7c>)
 8003160:	430a      	orrs	r2, r1
 8003162:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b10      	cmp	r3, #16
 8003172:	d108      	bne.n	8003186 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003184:	e007      	b.n	8003196 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	60da      	str	r2, [r3, #12]
}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	b004      	add	sp, #16
 800319c:	bd80      	pop	{r7, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	40020000 	.word	0x40020000

080031a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b0:	089b      	lsrs	r3, r3, #2
 80031b2:	4a10      	ldr	r2, [pc, #64]	@ (80031f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80031b4:	4694      	mov	ip, r2
 80031b6:	4463      	add	r3, ip
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	001a      	movs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	001a      	movs	r2, r3
 80031c6:	23ff      	movs	r3, #255	@ 0xff
 80031c8:	4013      	ands	r3, r2
 80031ca:	3b08      	subs	r3, #8
 80031cc:	2114      	movs	r1, #20
 80031ce:	0018      	movs	r0, r3
 80031d0:	f7fc ff96 	bl	8000100 <__udivsi3>
 80031d4:	0003      	movs	r3, r0
 80031d6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a07      	ldr	r2, [pc, #28]	@ (80031f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80031dc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	221f      	movs	r2, #31
 80031e2:	4013      	ands	r3, r2
 80031e4:	2201      	movs	r2, #1
 80031e6:	409a      	lsls	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80031ec:	46c0      	nop			@ (mov r8, r8)
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b004      	add	sp, #16
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	10008200 	.word	0x10008200
 80031f8:	40020880 	.word	0x40020880

080031fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	223f      	movs	r2, #63	@ 0x3f
 800320a:	4013      	ands	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	4a0a      	ldr	r2, [pc, #40]	@ (800323c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003212:	4694      	mov	ip, r2
 8003214:	4463      	add	r3, ip
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	001a      	movs	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a07      	ldr	r2, [pc, #28]	@ (8003240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003222:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	3b01      	subs	r3, #1
 8003228:	2203      	movs	r2, #3
 800322a:	4013      	ands	r3, r2
 800322c:	2201      	movs	r2, #1
 800322e:	409a      	lsls	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003234:	46c0      	nop			@ (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	b004      	add	sp, #16
 800323a:	bd80      	pop	{r7, pc}
 800323c:	1000823f 	.word	0x1000823f
 8003240:	40020940 	.word	0x40020940

08003244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003252:	e147      	b.n	80034e4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2101      	movs	r1, #1
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	4091      	lsls	r1, r2
 800325e:	000a      	movs	r2, r1
 8003260:	4013      	ands	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d100      	bne.n	800326c <HAL_GPIO_Init+0x28>
 800326a:	e138      	b.n	80034de <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2203      	movs	r2, #3
 8003272:	4013      	ands	r3, r2
 8003274:	2b01      	cmp	r3, #1
 8003276:	d005      	beq.n	8003284 <HAL_GPIO_Init+0x40>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2203      	movs	r2, #3
 800327e:	4013      	ands	r3, r2
 8003280:	2b02      	cmp	r3, #2
 8003282:	d130      	bne.n	80032e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	2203      	movs	r2, #3
 8003290:	409a      	lsls	r2, r3
 8003292:	0013      	movs	r3, r2
 8003294:	43da      	mvns	r2, r3
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	4013      	ands	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	409a      	lsls	r2, r3
 80032a6:	0013      	movs	r3, r2
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032ba:	2201      	movs	r2, #1
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	409a      	lsls	r2, r3
 80032c0:	0013      	movs	r3, r2
 80032c2:	43da      	mvns	r2, r3
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	4013      	ands	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	091b      	lsrs	r3, r3, #4
 80032d0:	2201      	movs	r2, #1
 80032d2:	401a      	ands	r2, r3
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	409a      	lsls	r2, r3
 80032d8:	0013      	movs	r3, r2
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2203      	movs	r2, #3
 80032ec:	4013      	ands	r3, r2
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d017      	beq.n	8003322 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	2203      	movs	r2, #3
 80032fe:	409a      	lsls	r2, r3
 8003300:	0013      	movs	r3, r2
 8003302:	43da      	mvns	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	4013      	ands	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	409a      	lsls	r2, r3
 8003314:	0013      	movs	r3, r2
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2203      	movs	r2, #3
 8003328:	4013      	ands	r3, r2
 800332a:	2b02      	cmp	r3, #2
 800332c:	d123      	bne.n	8003376 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	08da      	lsrs	r2, r3, #3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	3208      	adds	r2, #8
 8003336:	0092      	lsls	r2, r2, #2
 8003338:	58d3      	ldr	r3, [r2, r3]
 800333a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2207      	movs	r2, #7
 8003340:	4013      	ands	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	220f      	movs	r2, #15
 8003346:	409a      	lsls	r2, r3
 8003348:	0013      	movs	r3, r2
 800334a:	43da      	mvns	r2, r3
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	4013      	ands	r3, r2
 8003350:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	691a      	ldr	r2, [r3, #16]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2107      	movs	r1, #7
 800335a:	400b      	ands	r3, r1
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	409a      	lsls	r2, r3
 8003360:	0013      	movs	r3, r2
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	4313      	orrs	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	08da      	lsrs	r2, r3, #3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3208      	adds	r2, #8
 8003370:	0092      	lsls	r2, r2, #2
 8003372:	6939      	ldr	r1, [r7, #16]
 8003374:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	2203      	movs	r2, #3
 8003382:	409a      	lsls	r2, r3
 8003384:	0013      	movs	r3, r2
 8003386:	43da      	mvns	r2, r3
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	4013      	ands	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2203      	movs	r2, #3
 8003394:	401a      	ands	r2, r3
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	409a      	lsls	r2, r3
 800339c:	0013      	movs	r3, r2
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	23c0      	movs	r3, #192	@ 0xc0
 80033b0:	029b      	lsls	r3, r3, #10
 80033b2:	4013      	ands	r3, r2
 80033b4:	d100      	bne.n	80033b8 <HAL_GPIO_Init+0x174>
 80033b6:	e092      	b.n	80034de <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80033b8:	4a50      	ldr	r2, [pc, #320]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	089b      	lsrs	r3, r3, #2
 80033be:	3318      	adds	r3, #24
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	589b      	ldr	r3, [r3, r2]
 80033c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	2203      	movs	r2, #3
 80033ca:	4013      	ands	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	220f      	movs	r2, #15
 80033d0:	409a      	lsls	r2, r3
 80033d2:	0013      	movs	r3, r2
 80033d4:	43da      	mvns	r2, r3
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	23a0      	movs	r3, #160	@ 0xa0
 80033e0:	05db      	lsls	r3, r3, #23
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d013      	beq.n	800340e <HAL_GPIO_Init+0x1ca>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a45      	ldr	r2, [pc, #276]	@ (8003500 <HAL_GPIO_Init+0x2bc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d00d      	beq.n	800340a <HAL_GPIO_Init+0x1c6>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a44      	ldr	r2, [pc, #272]	@ (8003504 <HAL_GPIO_Init+0x2c0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d007      	beq.n	8003406 <HAL_GPIO_Init+0x1c2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a43      	ldr	r2, [pc, #268]	@ (8003508 <HAL_GPIO_Init+0x2c4>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d101      	bne.n	8003402 <HAL_GPIO_Init+0x1be>
 80033fe:	2303      	movs	r3, #3
 8003400:	e006      	b.n	8003410 <HAL_GPIO_Init+0x1cc>
 8003402:	2305      	movs	r3, #5
 8003404:	e004      	b.n	8003410 <HAL_GPIO_Init+0x1cc>
 8003406:	2302      	movs	r3, #2
 8003408:	e002      	b.n	8003410 <HAL_GPIO_Init+0x1cc>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <HAL_GPIO_Init+0x1cc>
 800340e:	2300      	movs	r3, #0
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	2103      	movs	r1, #3
 8003414:	400a      	ands	r2, r1
 8003416:	00d2      	lsls	r2, r2, #3
 8003418:	4093      	lsls	r3, r2
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003420:	4936      	ldr	r1, [pc, #216]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	089b      	lsrs	r3, r3, #2
 8003426:	3318      	adds	r3, #24
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800342e:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	43da      	mvns	r2, r3
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	4013      	ands	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	035b      	lsls	r3, r3, #13
 8003446:	4013      	ands	r3, r2
 8003448:	d003      	beq.n	8003452 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003452:	4b2a      	ldr	r3, [pc, #168]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003458:	4b28      	ldr	r3, [pc, #160]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	43da      	mvns	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	4013      	ands	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	2380      	movs	r3, #128	@ 0x80
 800346e:	039b      	lsls	r3, r3, #14
 8003470:	4013      	ands	r3, r2
 8003472:	d003      	beq.n	800347c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800347c:	4b1f      	ldr	r3, [pc, #124]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003482:	4a1e      	ldr	r2, [pc, #120]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 8003484:	2384      	movs	r3, #132	@ 0x84
 8003486:	58d3      	ldr	r3, [r2, r3]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	43da      	mvns	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4013      	ands	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	2380      	movs	r3, #128	@ 0x80
 800349a:	029b      	lsls	r3, r3, #10
 800349c:	4013      	ands	r3, r2
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034a8:	4914      	ldr	r1, [pc, #80]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 80034aa:	2284      	movs	r2, #132	@ 0x84
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80034b0:	4a12      	ldr	r2, [pc, #72]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 80034b2:	2380      	movs	r3, #128	@ 0x80
 80034b4:	58d3      	ldr	r3, [r2, r3]
 80034b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	43da      	mvns	r2, r3
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4013      	ands	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	2380      	movs	r3, #128	@ 0x80
 80034c8:	025b      	lsls	r3, r3, #9
 80034ca:	4013      	ands	r3, r2
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034d6:	4909      	ldr	r1, [pc, #36]	@ (80034fc <HAL_GPIO_Init+0x2b8>)
 80034d8:	2280      	movs	r2, #128	@ 0x80
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	3301      	adds	r3, #1
 80034e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	40da      	lsrs	r2, r3
 80034ec:	1e13      	subs	r3, r2, #0
 80034ee:	d000      	beq.n	80034f2 <HAL_GPIO_Init+0x2ae>
 80034f0:	e6b0      	b.n	8003254 <HAL_GPIO_Init+0x10>
  }
}
 80034f2:	46c0      	nop			@ (mov r8, r8)
 80034f4:	46c0      	nop			@ (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b006      	add	sp, #24
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40021800 	.word	0x40021800
 8003500:	50000400 	.word	0x50000400
 8003504:	50000800 	.word	0x50000800
 8003508:	50000c00 	.word	0x50000c00

0800350c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	0008      	movs	r0, r1
 8003516:	0011      	movs	r1, r2
 8003518:	1cbb      	adds	r3, r7, #2
 800351a:	1c02      	adds	r2, r0, #0
 800351c:	801a      	strh	r2, [r3, #0]
 800351e:	1c7b      	adds	r3, r7, #1
 8003520:	1c0a      	adds	r2, r1, #0
 8003522:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003524:	1c7b      	adds	r3, r7, #1
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d004      	beq.n	8003536 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800352c:	1cbb      	adds	r3, r7, #2
 800352e:	881a      	ldrh	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003534:	e003      	b.n	800353e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003536:	1cbb      	adds	r3, r7, #2
 8003538:	881a      	ldrh	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	46bd      	mov	sp, r7
 8003542:	b002      	add	sp, #8
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b084      	sub	sp, #16
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	000a      	movs	r2, r1
 8003550:	1cbb      	adds	r3, r7, #2
 8003552:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800355a:	1cbb      	adds	r3, r7, #2
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4013      	ands	r3, r2
 8003562:	041a      	lsls	r2, r3, #16
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	43db      	mvns	r3, r3
 8003568:	1cb9      	adds	r1, r7, #2
 800356a:	8809      	ldrh	r1, [r1, #0]
 800356c:	400b      	ands	r3, r1
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	619a      	str	r2, [r3, #24]
}
 8003574:	46c0      	nop			@ (mov r8, r8)
 8003576:	46bd      	mov	sp, r7
 8003578:	b004      	add	sp, #16
 800357a:	bd80      	pop	{r7, pc}

0800357c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003584:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a19      	ldr	r2, [pc, #100]	@ (80035f0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800358a:	4013      	ands	r3, r2
 800358c:	0019      	movs	r1, r3
 800358e:	4b17      	ldr	r3, [pc, #92]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	430a      	orrs	r2, r1
 8003594:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	2380      	movs	r3, #128	@ 0x80
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	429a      	cmp	r2, r3
 800359e:	d11f      	bne.n	80035e0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80035a0:	4b14      	ldr	r3, [pc, #80]	@ (80035f4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	0013      	movs	r3, r2
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	189b      	adds	r3, r3, r2
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	4912      	ldr	r1, [pc, #72]	@ (80035f8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80035ae:	0018      	movs	r0, r3
 80035b0:	f7fc fda6 	bl	8000100 <__udivsi3>
 80035b4:	0003      	movs	r3, r0
 80035b6:	3301      	adds	r3, #1
 80035b8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ba:	e008      	b.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	e001      	b.n	80035ce <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e009      	b.n	80035e2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ce:	4b07      	ldr	r3, [pc, #28]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0x70>)
 80035d0:	695a      	ldr	r2, [r3, #20]
 80035d2:	2380      	movs	r3, #128	@ 0x80
 80035d4:	00db      	lsls	r3, r3, #3
 80035d6:	401a      	ands	r2, r3
 80035d8:	2380      	movs	r3, #128	@ 0x80
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	429a      	cmp	r2, r3
 80035de:	d0ed      	beq.n	80035bc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	0018      	movs	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b004      	add	sp, #16
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	40007000 	.word	0x40007000
 80035f0:	fffff9ff 	.word	0xfffff9ff
 80035f4:	20000004 	.word	0x20000004
 80035f8:	000f4240 	.word	0x000f4240

080035fc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003600:	4b03      	ldr	r3, [pc, #12]	@ (8003610 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	23e0      	movs	r3, #224	@ 0xe0
 8003606:	01db      	lsls	r3, r3, #7
 8003608:	4013      	ands	r3, r2
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40021000 	.word	0x40021000

08003614 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e2f3      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2201      	movs	r2, #1
 800362c:	4013      	ands	r3, r2
 800362e:	d100      	bne.n	8003632 <HAL_RCC_OscConfig+0x1e>
 8003630:	e07c      	b.n	800372c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003632:	4bc3      	ldr	r3, [pc, #780]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	2238      	movs	r2, #56	@ 0x38
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800363c:	4bc0      	ldr	r3, [pc, #768]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2203      	movs	r2, #3
 8003642:	4013      	ands	r3, r2
 8003644:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	2b10      	cmp	r3, #16
 800364a:	d102      	bne.n	8003652 <HAL_RCC_OscConfig+0x3e>
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	2b03      	cmp	r3, #3
 8003650:	d002      	beq.n	8003658 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	2b08      	cmp	r3, #8
 8003656:	d10b      	bne.n	8003670 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003658:	4bb9      	ldr	r3, [pc, #740]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2380      	movs	r3, #128	@ 0x80
 800365e:	029b      	lsls	r3, r3, #10
 8003660:	4013      	ands	r3, r2
 8003662:	d062      	beq.n	800372a <HAL_RCC_OscConfig+0x116>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d15e      	bne.n	800372a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e2ce      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	2380      	movs	r3, #128	@ 0x80
 8003676:	025b      	lsls	r3, r3, #9
 8003678:	429a      	cmp	r2, r3
 800367a:	d107      	bne.n	800368c <HAL_RCC_OscConfig+0x78>
 800367c:	4bb0      	ldr	r3, [pc, #704]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	4baf      	ldr	r3, [pc, #700]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003682:	2180      	movs	r1, #128	@ 0x80
 8003684:	0249      	lsls	r1, r1, #9
 8003686:	430a      	orrs	r2, r1
 8003688:	601a      	str	r2, [r3, #0]
 800368a:	e020      	b.n	80036ce <HAL_RCC_OscConfig+0xba>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	23a0      	movs	r3, #160	@ 0xa0
 8003692:	02db      	lsls	r3, r3, #11
 8003694:	429a      	cmp	r2, r3
 8003696:	d10e      	bne.n	80036b6 <HAL_RCC_OscConfig+0xa2>
 8003698:	4ba9      	ldr	r3, [pc, #676]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4ba8      	ldr	r3, [pc, #672]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800369e:	2180      	movs	r1, #128	@ 0x80
 80036a0:	02c9      	lsls	r1, r1, #11
 80036a2:	430a      	orrs	r2, r1
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	4ba6      	ldr	r3, [pc, #664]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4ba5      	ldr	r3, [pc, #660]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036ac:	2180      	movs	r1, #128	@ 0x80
 80036ae:	0249      	lsls	r1, r1, #9
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e00b      	b.n	80036ce <HAL_RCC_OscConfig+0xba>
 80036b6:	4ba2      	ldr	r3, [pc, #648]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	4ba1      	ldr	r3, [pc, #644]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036bc:	49a1      	ldr	r1, [pc, #644]	@ (8003944 <HAL_RCC_OscConfig+0x330>)
 80036be:	400a      	ands	r2, r1
 80036c0:	601a      	str	r2, [r3, #0]
 80036c2:	4b9f      	ldr	r3, [pc, #636]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	4b9e      	ldr	r3, [pc, #632]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036c8:	499f      	ldr	r1, [pc, #636]	@ (8003948 <HAL_RCC_OscConfig+0x334>)
 80036ca:	400a      	ands	r2, r1
 80036cc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d014      	beq.n	8003700 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d6:	f7fd fdd1 	bl	800127c <HAL_GetTick>
 80036da:	0003      	movs	r3, r0
 80036dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e0:	f7fd fdcc 	bl	800127c <HAL_GetTick>
 80036e4:	0002      	movs	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b64      	cmp	r3, #100	@ 0x64
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e28d      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036f2:	4b93      	ldr	r3, [pc, #588]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	2380      	movs	r3, #128	@ 0x80
 80036f8:	029b      	lsls	r3, r3, #10
 80036fa:	4013      	ands	r3, r2
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCC_OscConfig+0xcc>
 80036fe:	e015      	b.n	800372c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003700:	f7fd fdbc 	bl	800127c <HAL_GetTick>
 8003704:	0003      	movs	r3, r0
 8003706:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370a:	f7fd fdb7 	bl	800127c <HAL_GetTick>
 800370e:	0002      	movs	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b64      	cmp	r3, #100	@ 0x64
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e278      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800371c:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2380      	movs	r3, #128	@ 0x80
 8003722:	029b      	lsls	r3, r3, #10
 8003724:	4013      	ands	r3, r2
 8003726:	d1f0      	bne.n	800370a <HAL_RCC_OscConfig+0xf6>
 8003728:	e000      	b.n	800372c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2202      	movs	r2, #2
 8003732:	4013      	ands	r3, r2
 8003734:	d100      	bne.n	8003738 <HAL_RCC_OscConfig+0x124>
 8003736:	e099      	b.n	800386c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003738:	4b81      	ldr	r3, [pc, #516]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2238      	movs	r2, #56	@ 0x38
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003742:	4b7f      	ldr	r3, [pc, #508]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2203      	movs	r2, #3
 8003748:	4013      	ands	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	2b10      	cmp	r3, #16
 8003750:	d102      	bne.n	8003758 <HAL_RCC_OscConfig+0x144>
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d002      	beq.n	800375e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d135      	bne.n	80037ca <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800375e:	4b78      	ldr	r3, [pc, #480]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	2380      	movs	r3, #128	@ 0x80
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	4013      	ands	r3, r2
 8003768:	d005      	beq.n	8003776 <HAL_RCC_OscConfig+0x162>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e24b      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003776:	4b72      	ldr	r3, [pc, #456]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	4a74      	ldr	r2, [pc, #464]	@ (800394c <HAL_RCC_OscConfig+0x338>)
 800377c:	4013      	ands	r3, r2
 800377e:	0019      	movs	r1, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	021a      	lsls	r2, r3, #8
 8003786:	4b6e      	ldr	r3, [pc, #440]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003788:	430a      	orrs	r2, r1
 800378a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d112      	bne.n	80037b8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003792:	4b6b      	ldr	r3, [pc, #428]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a6e      	ldr	r2, [pc, #440]	@ (8003950 <HAL_RCC_OscConfig+0x33c>)
 8003798:	4013      	ands	r3, r2
 800379a:	0019      	movs	r1, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	4b67      	ldr	r3, [pc, #412]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037a2:	430a      	orrs	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80037a6:	4b66      	ldr	r3, [pc, #408]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	0adb      	lsrs	r3, r3, #11
 80037ac:	2207      	movs	r2, #7
 80037ae:	4013      	ands	r3, r2
 80037b0:	4a68      	ldr	r2, [pc, #416]	@ (8003954 <HAL_RCC_OscConfig+0x340>)
 80037b2:	40da      	lsrs	r2, r3
 80037b4:	4b68      	ldr	r3, [pc, #416]	@ (8003958 <HAL_RCC_OscConfig+0x344>)
 80037b6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80037b8:	4b68      	ldr	r3, [pc, #416]	@ (800395c <HAL_RCC_OscConfig+0x348>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	0018      	movs	r0, r3
 80037be:	f7fd fd01 	bl	80011c4 <HAL_InitTick>
 80037c2:	1e03      	subs	r3, r0, #0
 80037c4:	d051      	beq.n	800386a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e221      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d030      	beq.n	8003834 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80037d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a5e      	ldr	r2, [pc, #376]	@ (8003950 <HAL_RCC_OscConfig+0x33c>)
 80037d8:	4013      	ands	r3, r2
 80037da:	0019      	movs	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	4b57      	ldr	r3, [pc, #348]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037e2:	430a      	orrs	r2, r1
 80037e4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80037e6:	4b56      	ldr	r3, [pc, #344]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4b55      	ldr	r3, [pc, #340]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80037ec:	2180      	movs	r1, #128	@ 0x80
 80037ee:	0049      	lsls	r1, r1, #1
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f4:	f7fd fd42 	bl	800127c <HAL_GetTick>
 80037f8:	0003      	movs	r3, r0
 80037fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037fe:	f7fd fd3d 	bl	800127c <HAL_GetTick>
 8003802:	0002      	movs	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e1fe      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003810:	4b4b      	ldr	r3, [pc, #300]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	2380      	movs	r3, #128	@ 0x80
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	4013      	ands	r3, r2
 800381a:	d0f0      	beq.n	80037fe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381c:	4b48      	ldr	r3, [pc, #288]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	4a4a      	ldr	r2, [pc, #296]	@ (800394c <HAL_RCC_OscConfig+0x338>)
 8003822:	4013      	ands	r3, r2
 8003824:	0019      	movs	r1, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	021a      	lsls	r2, r3, #8
 800382c:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
 8003832:	e01b      	b.n	800386c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003834:	4b42      	ldr	r3, [pc, #264]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800383a:	4949      	ldr	r1, [pc, #292]	@ (8003960 <HAL_RCC_OscConfig+0x34c>)
 800383c:	400a      	ands	r2, r1
 800383e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003840:	f7fd fd1c 	bl	800127c <HAL_GetTick>
 8003844:	0003      	movs	r3, r0
 8003846:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384a:	f7fd fd17 	bl	800127c <HAL_GetTick>
 800384e:	0002      	movs	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e1d8      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800385c:	4b38      	ldr	r3, [pc, #224]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	2380      	movs	r3, #128	@ 0x80
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	4013      	ands	r3, r2
 8003866:	d1f0      	bne.n	800384a <HAL_RCC_OscConfig+0x236>
 8003868:	e000      	b.n	800386c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800386a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2208      	movs	r2, #8
 8003872:	4013      	ands	r3, r2
 8003874:	d047      	beq.n	8003906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003876:	4b32      	ldr	r3, [pc, #200]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2238      	movs	r2, #56	@ 0x38
 800387c:	4013      	ands	r3, r2
 800387e:	2b18      	cmp	r3, #24
 8003880:	d10a      	bne.n	8003898 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003882:	4b2f      	ldr	r3, [pc, #188]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	2202      	movs	r2, #2
 8003888:	4013      	ands	r3, r2
 800388a:	d03c      	beq.n	8003906 <HAL_RCC_OscConfig+0x2f2>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d138      	bne.n	8003906 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e1ba      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d019      	beq.n	80038d4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80038a0:	4b27      	ldr	r3, [pc, #156]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038a4:	4b26      	ldr	r3, [pc, #152]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038a6:	2101      	movs	r1, #1
 80038a8:	430a      	orrs	r2, r1
 80038aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fd fce6 	bl	800127c <HAL_GetTick>
 80038b0:	0003      	movs	r3, r0
 80038b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038b4:	e008      	b.n	80038c8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b6:	f7fd fce1 	bl	800127c <HAL_GetTick>
 80038ba:	0002      	movs	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e1a2      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038cc:	2202      	movs	r2, #2
 80038ce:	4013      	ands	r3, r2
 80038d0:	d0f1      	beq.n	80038b6 <HAL_RCC_OscConfig+0x2a2>
 80038d2:	e018      	b.n	8003906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80038d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038d8:	4b19      	ldr	r3, [pc, #100]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038da:	2101      	movs	r1, #1
 80038dc:	438a      	bics	r2, r1
 80038de:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e0:	f7fd fccc 	bl	800127c <HAL_GetTick>
 80038e4:	0003      	movs	r3, r0
 80038e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038ea:	f7fd fcc7 	bl	800127c <HAL_GetTick>
 80038ee:	0002      	movs	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e188      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038fc:	4b10      	ldr	r3, [pc, #64]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 80038fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003900:	2202      	movs	r2, #2
 8003902:	4013      	ands	r3, r2
 8003904:	d1f1      	bne.n	80038ea <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2204      	movs	r2, #4
 800390c:	4013      	ands	r3, r2
 800390e:	d100      	bne.n	8003912 <HAL_RCC_OscConfig+0x2fe>
 8003910:	e0c6      	b.n	8003aa0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003912:	231f      	movs	r3, #31
 8003914:	18fb      	adds	r3, r7, r3
 8003916:	2200      	movs	r2, #0
 8003918:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800391a:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	2238      	movs	r2, #56	@ 0x38
 8003920:	4013      	ands	r3, r2
 8003922:	2b20      	cmp	r3, #32
 8003924:	d11e      	bne.n	8003964 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003926:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <HAL_RCC_OscConfig+0x32c>)
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	2202      	movs	r2, #2
 800392c:	4013      	ands	r3, r2
 800392e:	d100      	bne.n	8003932 <HAL_RCC_OscConfig+0x31e>
 8003930:	e0b6      	b.n	8003aa0 <HAL_RCC_OscConfig+0x48c>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d000      	beq.n	800393c <HAL_RCC_OscConfig+0x328>
 800393a:	e0b1      	b.n	8003aa0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e166      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
 8003940:	40021000 	.word	0x40021000
 8003944:	fffeffff 	.word	0xfffeffff
 8003948:	fffbffff 	.word	0xfffbffff
 800394c:	ffff80ff 	.word	0xffff80ff
 8003950:	ffffc7ff 	.word	0xffffc7ff
 8003954:	00f42400 	.word	0x00f42400
 8003958:	20000004 	.word	0x20000004
 800395c:	20000008 	.word	0x20000008
 8003960:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003964:	4bac      	ldr	r3, [pc, #688]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	055b      	lsls	r3, r3, #21
 800396c:	4013      	ands	r3, r2
 800396e:	d101      	bne.n	8003974 <HAL_RCC_OscConfig+0x360>
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <HAL_RCC_OscConfig+0x362>
 8003974:	2300      	movs	r3, #0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d011      	beq.n	800399e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800397a:	4ba7      	ldr	r3, [pc, #668]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 800397c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800397e:	4ba6      	ldr	r3, [pc, #664]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003980:	2180      	movs	r1, #128	@ 0x80
 8003982:	0549      	lsls	r1, r1, #21
 8003984:	430a      	orrs	r2, r1
 8003986:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003988:	4ba3      	ldr	r3, [pc, #652]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 800398a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	055b      	lsls	r3, r3, #21
 8003990:	4013      	ands	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003996:	231f      	movs	r3, #31
 8003998:	18fb      	adds	r3, r7, r3
 800399a:	2201      	movs	r2, #1
 800399c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800399e:	4b9f      	ldr	r3, [pc, #636]	@ (8003c1c <HAL_RCC_OscConfig+0x608>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	2380      	movs	r3, #128	@ 0x80
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	4013      	ands	r3, r2
 80039a8:	d11a      	bne.n	80039e0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039aa:	4b9c      	ldr	r3, [pc, #624]	@ (8003c1c <HAL_RCC_OscConfig+0x608>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	4b9b      	ldr	r3, [pc, #620]	@ (8003c1c <HAL_RCC_OscConfig+0x608>)
 80039b0:	2180      	movs	r1, #128	@ 0x80
 80039b2:	0049      	lsls	r1, r1, #1
 80039b4:	430a      	orrs	r2, r1
 80039b6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80039b8:	f7fd fc60 	bl	800127c <HAL_GetTick>
 80039bc:	0003      	movs	r3, r0
 80039be:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c2:	f7fd fc5b 	bl	800127c <HAL_GetTick>
 80039c6:	0002      	movs	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e11c      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039d4:	4b91      	ldr	r3, [pc, #580]	@ (8003c1c <HAL_RCC_OscConfig+0x608>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	2380      	movs	r3, #128	@ 0x80
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	4013      	ands	r3, r2
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d106      	bne.n	80039f6 <HAL_RCC_OscConfig+0x3e2>
 80039e8:	4b8b      	ldr	r3, [pc, #556]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 80039ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80039ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 80039ee:	2101      	movs	r1, #1
 80039f0:	430a      	orrs	r2, r1
 80039f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039f4:	e01c      	b.n	8003a30 <HAL_RCC_OscConfig+0x41c>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b05      	cmp	r3, #5
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCC_OscConfig+0x404>
 80039fe:	4b86      	ldr	r3, [pc, #536]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a02:	4b85      	ldr	r3, [pc, #532]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a04:	2104      	movs	r1, #4
 8003a06:	430a      	orrs	r2, r1
 8003a08:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a0a:	4b83      	ldr	r3, [pc, #524]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a0e:	4b82      	ldr	r3, [pc, #520]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a10:	2101      	movs	r1, #1
 8003a12:	430a      	orrs	r2, r1
 8003a14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a16:	e00b      	b.n	8003a30 <HAL_RCC_OscConfig+0x41c>
 8003a18:	4b7f      	ldr	r3, [pc, #508]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a1c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a1e:	2101      	movs	r1, #1
 8003a20:	438a      	bics	r2, r1
 8003a22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a24:	4b7c      	ldr	r3, [pc, #496]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a28:	4b7b      	ldr	r3, [pc, #492]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a2a:	2104      	movs	r1, #4
 8003a2c:	438a      	bics	r2, r1
 8003a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d014      	beq.n	8003a62 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fd fc20 	bl	800127c <HAL_GetTick>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a40:	e009      	b.n	8003a56 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a42:	f7fd fc1b 	bl	800127c <HAL_GetTick>
 8003a46:	0002      	movs	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	4a74      	ldr	r2, [pc, #464]	@ (8003c20 <HAL_RCC_OscConfig+0x60c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0db      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a56:	4b70      	ldr	r3, [pc, #448]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x42e>
 8003a60:	e013      	b.n	8003a8a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a62:	f7fd fc0b 	bl	800127c <HAL_GetTick>
 8003a66:	0003      	movs	r3, r0
 8003a68:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a6a:	e009      	b.n	8003a80 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6c:	f7fd fc06 	bl	800127c <HAL_GetTick>
 8003a70:	0002      	movs	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	4a6a      	ldr	r2, [pc, #424]	@ (8003c20 <HAL_RCC_OscConfig+0x60c>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e0c6      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a80:	4b65      	ldr	r3, [pc, #404]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a84:	2202      	movs	r2, #2
 8003a86:	4013      	ands	r3, r2
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003a8a:	231f      	movs	r3, #31
 8003a8c:	18fb      	adds	r3, r7, r3
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d105      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003a94:	4b60      	ldr	r3, [pc, #384]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a98:	4b5f      	ldr	r3, [pc, #380]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003a9a:	4962      	ldr	r1, [pc, #392]	@ (8003c24 <HAL_RCC_OscConfig+0x610>)
 8003a9c:	400a      	ands	r2, r1
 8003a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d100      	bne.n	8003aaa <HAL_RCC_OscConfig+0x496>
 8003aa8:	e0b0      	b.n	8003c0c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aaa:	4b5b      	ldr	r3, [pc, #364]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2238      	movs	r2, #56	@ 0x38
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b10      	cmp	r3, #16
 8003ab4:	d100      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x4a4>
 8003ab6:	e078      	b.n	8003baa <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d153      	bne.n	8003b68 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac0:	4b55      	ldr	r3, [pc, #340]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	4b54      	ldr	r3, [pc, #336]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003ac6:	4958      	ldr	r1, [pc, #352]	@ (8003c28 <HAL_RCC_OscConfig+0x614>)
 8003ac8:	400a      	ands	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003acc:	f7fd fbd6 	bl	800127c <HAL_GetTick>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad6:	f7fd fbd1 	bl	800127c <HAL_GetTick>
 8003ada:	0002      	movs	r2, r0
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e092      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae8:	4b4b      	ldr	r3, [pc, #300]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	2380      	movs	r3, #128	@ 0x80
 8003aee:	049b      	lsls	r3, r3, #18
 8003af0:	4013      	ands	r3, r2
 8003af2:	d1f0      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af4:	4b48      	ldr	r3, [pc, #288]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	4a4c      	ldr	r2, [pc, #304]	@ (8003c2c <HAL_RCC_OscConfig+0x618>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1a      	ldr	r2, [r3, #32]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b22:	4b3d      	ldr	r3, [pc, #244]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4b3c      	ldr	r3, [pc, #240]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b28:	2180      	movs	r1, #128	@ 0x80
 8003b2a:	0449      	lsls	r1, r1, #17
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003b30:	4b39      	ldr	r3, [pc, #228]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	4b38      	ldr	r3, [pc, #224]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	0549      	lsls	r1, r1, #21
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3e:	f7fd fb9d 	bl	800127c <HAL_GetTick>
 8003b42:	0003      	movs	r3, r0
 8003b44:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b48:	f7fd fb98 	bl	800127c <HAL_GetTick>
 8003b4c:	0002      	movs	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e059      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	2380      	movs	r3, #128	@ 0x80
 8003b60:	049b      	lsls	r3, r3, #18
 8003b62:	4013      	ands	r3, r2
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0x534>
 8003b66:	e051      	b.n	8003c0c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b68:	4b2b      	ldr	r3, [pc, #172]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b6e:	492e      	ldr	r1, [pc, #184]	@ (8003c28 <HAL_RCC_OscConfig+0x614>)
 8003b70:	400a      	ands	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fd fb82 	bl	800127c <HAL_GetTick>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b7e:	f7fd fb7d 	bl	800127c <HAL_GetTick>
 8003b82:	0002      	movs	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e03e      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b90:	4b21      	ldr	r3, [pc, #132]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	2380      	movs	r3, #128	@ 0x80
 8003b96:	049b      	lsls	r3, r3, #18
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d1f0      	bne.n	8003b7e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003b9e:	68da      	ldr	r2, [r3, #12]
 8003ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003ba2:	4923      	ldr	r1, [pc, #140]	@ (8003c30 <HAL_RCC_OscConfig+0x61c>)
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	60da      	str	r2, [r3, #12]
 8003ba8:	e030      	b.n	8003c0c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e02b      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003bb6:	4b18      	ldr	r3, [pc, #96]	@ (8003c18 <HAL_RCC_OscConfig+0x604>)
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	401a      	ands	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d11e      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2270      	movs	r2, #112	@ 0x70
 8003bce:	401a      	ands	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d117      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	23fe      	movs	r3, #254	@ 0xfe
 8003bdc:	01db      	lsls	r3, r3, #7
 8003bde:	401a      	ands	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d10e      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	23f8      	movs	r3, #248	@ 0xf8
 8003bee:	039b      	lsls	r3, r3, #14
 8003bf0:	401a      	ands	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d106      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	0f5b      	lsrs	r3, r3, #29
 8003bfe:	075a      	lsls	r2, r3, #29
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d001      	beq.n	8003c0c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	0018      	movs	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b008      	add	sp, #32
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			@ (mov r8, r8)
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	40007000 	.word	0x40007000
 8003c20:	00001388 	.word	0x00001388
 8003c24:	efffffff 	.word	0xefffffff
 8003c28:	feffffff 	.word	0xfeffffff
 8003c2c:	1fc1808c 	.word	0x1fc1808c
 8003c30:	effefffc 	.word	0xeffefffc

08003c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0e9      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c48:	4b76      	ldr	r3, [pc, #472]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2207      	movs	r2, #7
 8003c4e:	4013      	ands	r3, r2
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d91e      	bls.n	8003c94 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c56:	4b73      	ldr	r3, [pc, #460]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2207      	movs	r2, #7
 8003c5c:	4393      	bics	r3, r2
 8003c5e:	0019      	movs	r1, r3
 8003c60:	4b70      	ldr	r3, [pc, #448]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c68:	f7fd fb08 	bl	800127c <HAL_GetTick>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c70:	e009      	b.n	8003c86 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c72:	f7fd fb03 	bl	800127c <HAL_GetTick>
 8003c76:	0002      	movs	r2, r0
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	4a6a      	ldr	r2, [pc, #424]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e0ca      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c86:	4b67      	ldr	r3, [pc, #412]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2207      	movs	r2, #7
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d1ee      	bne.n	8003c72 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	d015      	beq.n	8003cca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d006      	beq.n	8003cb6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003ca8:	4b60      	ldr	r3, [pc, #384]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	4b5f      	ldr	r3, [pc, #380]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003cae:	21e0      	movs	r1, #224	@ 0xe0
 8003cb0:	01c9      	lsls	r1, r1, #7
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	4a5d      	ldr	r2, [pc, #372]	@ (8003e30 <HAL_RCC_ClockConfig+0x1fc>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	0019      	movs	r1, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	4b59      	ldr	r3, [pc, #356]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d057      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d107      	bne.n	8003cec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cdc:	4b53      	ldr	r3, [pc, #332]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	2380      	movs	r3, #128	@ 0x80
 8003ce2:	029b      	lsls	r3, r3, #10
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	d12b      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e097      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d107      	bne.n	8003d04 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	2380      	movs	r3, #128	@ 0x80
 8003cfa:	049b      	lsls	r3, r3, #18
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d11f      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e08b      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d107      	bne.n	8003d1c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d0c:	4b47      	ldr	r3, [pc, #284]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	2380      	movs	r3, #128	@ 0x80
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4013      	ands	r3, r2
 8003d16:	d113      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e07f      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d106      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d24:	4b41      	ldr	r3, [pc, #260]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d28:	2202      	movs	r2, #2
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d108      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e074      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d32:	4b3e      	ldr	r3, [pc, #248]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d36:	2202      	movs	r2, #2
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d101      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e06d      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d40:	4b3a      	ldr	r3, [pc, #232]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	2207      	movs	r2, #7
 8003d46:	4393      	bics	r3, r2
 8003d48:	0019      	movs	r1, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	4b37      	ldr	r3, [pc, #220]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d50:	430a      	orrs	r2, r1
 8003d52:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d54:	f7fd fa92 	bl	800127c <HAL_GetTick>
 8003d58:	0003      	movs	r3, r0
 8003d5a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5c:	e009      	b.n	8003d72 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d5e:	f7fd fa8d 	bl	800127c <HAL_GetTick>
 8003d62:	0002      	movs	r2, r0
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	4a2f      	ldr	r2, [pc, #188]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f4>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e054      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d72:	4b2e      	ldr	r3, [pc, #184]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2238      	movs	r2, #56	@ 0x38
 8003d78:	401a      	ands	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d1ec      	bne.n	8003d5e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d84:	4b27      	ldr	r3, [pc, #156]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2207      	movs	r2, #7
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d21e      	bcs.n	8003dd0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b24      	ldr	r3, [pc, #144]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2207      	movs	r2, #7
 8003d98:	4393      	bics	r3, r2
 8003d9a:	0019      	movs	r1, r3
 8003d9c:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003da4:	f7fd fa6a 	bl	800127c <HAL_GetTick>
 8003da8:	0003      	movs	r3, r0
 8003daa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003dac:	e009      	b.n	8003dc2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dae:	f7fd fa65 	bl	800127c <HAL_GetTick>
 8003db2:	0002      	movs	r2, r0
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	4a1b      	ldr	r2, [pc, #108]	@ (8003e28 <HAL_RCC_ClockConfig+0x1f4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e02c      	b.n	8003e1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003dc2:	4b18      	ldr	r3, [pc, #96]	@ (8003e24 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2207      	movs	r2, #7
 8003dc8:	4013      	ands	r3, r2
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1ee      	bne.n	8003dae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2204      	movs	r2, #4
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d009      	beq.n	8003dee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003dda:	4b14      	ldr	r3, [pc, #80]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a15      	ldr	r2, [pc, #84]	@ (8003e34 <HAL_RCC_ClockConfig+0x200>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	0019      	movs	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	4b10      	ldr	r3, [pc, #64]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003dea:	430a      	orrs	r2, r1
 8003dec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003dee:	f000 f829 	bl	8003e44 <HAL_RCC_GetSysClockFreq>
 8003df2:	0001      	movs	r1, r0
 8003df4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e2c <HAL_RCC_ClockConfig+0x1f8>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	0a1b      	lsrs	r3, r3, #8
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	401a      	ands	r2, r3
 8003dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8003e38 <HAL_RCC_ClockConfig+0x204>)
 8003e00:	0092      	lsls	r2, r2, #2
 8003e02:	58d3      	ldr	r3, [r2, r3]
 8003e04:	221f      	movs	r2, #31
 8003e06:	4013      	ands	r3, r2
 8003e08:	000a      	movs	r2, r1
 8003e0a:	40da      	lsrs	r2, r3
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e3c <HAL_RCC_ClockConfig+0x208>)
 8003e0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e10:	4b0b      	ldr	r3, [pc, #44]	@ (8003e40 <HAL_RCC_ClockConfig+0x20c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7fd f9d5 	bl	80011c4 <HAL_InitTick>
 8003e1a:	0003      	movs	r3, r0
}
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b004      	add	sp, #16
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40022000 	.word	0x40022000
 8003e28:	00001388 	.word	0x00001388
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	fffff0ff 	.word	0xfffff0ff
 8003e34:	ffff8fff 	.word	0xffff8fff
 8003e38:	0800621c 	.word	0x0800621c
 8003e3c:	20000004 	.word	0x20000004
 8003e40:	20000008 	.word	0x20000008

08003e44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	2238      	movs	r2, #56	@ 0x38
 8003e50:	4013      	ands	r3, r2
 8003e52:	d10f      	bne.n	8003e74 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e54:	4b39      	ldr	r3, [pc, #228]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	0adb      	lsrs	r3, r3, #11
 8003e5a:	2207      	movs	r2, #7
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2201      	movs	r2, #1
 8003e60:	409a      	lsls	r2, r3
 8003e62:	0013      	movs	r3, r2
 8003e64:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e66:	6839      	ldr	r1, [r7, #0]
 8003e68:	4835      	ldr	r0, [pc, #212]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003e6a:	f7fc f949 	bl	8000100 <__udivsi3>
 8003e6e:	0003      	movs	r3, r0
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	e05d      	b.n	8003f30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e74:	4b31      	ldr	r3, [pc, #196]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	2238      	movs	r2, #56	@ 0x38
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d102      	bne.n	8003e86 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e80:	4b30      	ldr	r3, [pc, #192]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x100>)
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	e054      	b.n	8003f30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e86:	4b2d      	ldr	r3, [pc, #180]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2238      	movs	r2, #56	@ 0x38
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	2b10      	cmp	r3, #16
 8003e90:	d138      	bne.n	8003f04 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003e92:	4b2a      	ldr	r3, [pc, #168]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	2203      	movs	r2, #3
 8003e98:	4013      	ands	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e9c:	4b27      	ldr	r3, [pc, #156]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	091b      	lsrs	r3, r3, #4
 8003ea2:	2207      	movs	r2, #7
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d10d      	bne.n	8003ecc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	4824      	ldr	r0, [pc, #144]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x100>)
 8003eb4:	f7fc f924 	bl	8000100 <__udivsi3>
 8003eb8:	0003      	movs	r3, r0
 8003eba:	0019      	movs	r1, r3
 8003ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	0a1b      	lsrs	r3, r3, #8
 8003ec2:	227f      	movs	r2, #127	@ 0x7f
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	434b      	muls	r3, r1
 8003ec8:	617b      	str	r3, [r7, #20]
        break;
 8003eca:	e00d      	b.n	8003ee8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	481c      	ldr	r0, [pc, #112]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ed0:	f7fc f916 	bl	8000100 <__udivsi3>
 8003ed4:	0003      	movs	r3, r0
 8003ed6:	0019      	movs	r1, r3
 8003ed8:	4b18      	ldr	r3, [pc, #96]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	0a1b      	lsrs	r3, r3, #8
 8003ede:	227f      	movs	r2, #127	@ 0x7f
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	434b      	muls	r3, r1
 8003ee4:	617b      	str	r3, [r7, #20]
        break;
 8003ee6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003ee8:	4b14      	ldr	r3, [pc, #80]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	0f5b      	lsrs	r3, r3, #29
 8003eee:	2207      	movs	r2, #7
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	6978      	ldr	r0, [r7, #20]
 8003efa:	f7fc f901 	bl	8000100 <__udivsi3>
 8003efe:	0003      	movs	r3, r0
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	e015      	b.n	8003f30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f04:	4b0d      	ldr	r3, [pc, #52]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2238      	movs	r2, #56	@ 0x38
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b20      	cmp	r3, #32
 8003f0e:	d103      	bne.n	8003f18 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003f10:	2380      	movs	r3, #128	@ 0x80
 8003f12:	021b      	lsls	r3, r3, #8
 8003f14:	613b      	str	r3, [r7, #16]
 8003f16:	e00b      	b.n	8003f30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f18:	4b08      	ldr	r3, [pc, #32]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2238      	movs	r2, #56	@ 0x38
 8003f1e:	4013      	ands	r3, r2
 8003f20:	2b18      	cmp	r3, #24
 8003f22:	d103      	bne.n	8003f2c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003f24:	23fa      	movs	r3, #250	@ 0xfa
 8003f26:	01db      	lsls	r3, r3, #7
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	e001      	b.n	8003f30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f30:	693b      	ldr	r3, [r7, #16]
}
 8003f32:	0018      	movs	r0, r3
 8003f34:	46bd      	mov	sp, r7
 8003f36:	b006      	add	sp, #24
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	00f42400 	.word	0x00f42400
 8003f44:	007a1200 	.word	0x007a1200

08003f48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f4c:	4b02      	ldr	r3, [pc, #8]	@ (8003f58 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	0018      	movs	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	20000004 	.word	0x20000004

08003f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f5c:	b5b0      	push	{r4, r5, r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003f60:	f7ff fff2 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f64:	0004      	movs	r4, r0
 8003f66:	f7ff fb49 	bl	80035fc <LL_RCC_GetAPB1Prescaler>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	0b1a      	lsrs	r2, r3, #12
 8003f6e:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f70:	0092      	lsls	r2, r2, #2
 8003f72:	58d3      	ldr	r3, [r2, r3]
 8003f74:	221f      	movs	r2, #31
 8003f76:	4013      	ands	r3, r2
 8003f78:	40dc      	lsrs	r4, r3
 8003f7a:	0023      	movs	r3, r4
}
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bdb0      	pop	{r4, r5, r7, pc}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	0800625c 	.word	0x0800625c

08003f88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003f90:	2313      	movs	r3, #19
 8003f92:	18fb      	adds	r3, r7, r3
 8003f94:	2200      	movs	r2, #0
 8003f96:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f98:	2312      	movs	r3, #18
 8003f9a:	18fb      	adds	r3, r7, r3
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	2380      	movs	r3, #128	@ 0x80
 8003fa6:	029b      	lsls	r3, r3, #10
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d100      	bne.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003fac:	e0a3      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fae:	2011      	movs	r0, #17
 8003fb0:	183b      	adds	r3, r7, r0
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003fb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	055b      	lsls	r3, r3, #21
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d110      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fc6:	4b7b      	ldr	r3, [pc, #492]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003fc8:	2180      	movs	r1, #128	@ 0x80
 8003fca:	0549      	lsls	r1, r1, #21
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003fd0:	4b78      	ldr	r3, [pc, #480]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fd4:	2380      	movs	r3, #128	@ 0x80
 8003fd6:	055b      	lsls	r3, r3, #21
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fde:	183b      	adds	r3, r7, r0
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fe4:	4b74      	ldr	r3, [pc, #464]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4b73      	ldr	r3, [pc, #460]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003fea:	2180      	movs	r1, #128	@ 0x80
 8003fec:	0049      	lsls	r1, r1, #1
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ff2:	f7fd f943 	bl	800127c <HAL_GetTick>
 8003ff6:	0003      	movs	r3, r0
 8003ff8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ffa:	e00b      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ffc:	f7fd f93e 	bl	800127c <HAL_GetTick>
 8004000:	0002      	movs	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d904      	bls.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800400a:	2313      	movs	r3, #19
 800400c:	18fb      	adds	r3, r7, r3
 800400e:	2203      	movs	r2, #3
 8004010:	701a      	strb	r2, [r3, #0]
        break;
 8004012:	e005      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004014:	4b68      	ldr	r3, [pc, #416]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	2380      	movs	r3, #128	@ 0x80
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4013      	ands	r3, r2
 800401e:	d0ed      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004020:	2313      	movs	r3, #19
 8004022:	18fb      	adds	r3, r7, r3
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d154      	bne.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800402a:	4b62      	ldr	r3, [pc, #392]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800402c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800402e:	23c0      	movs	r3, #192	@ 0xc0
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	4013      	ands	r3, r2
 8004034:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d019      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	429a      	cmp	r2, r3
 8004044:	d014      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004046:	4b5b      	ldr	r3, [pc, #364]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	4a5c      	ldr	r2, [pc, #368]	@ (80041bc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800404c:	4013      	ands	r3, r2
 800404e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004050:	4b58      	ldr	r3, [pc, #352]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004052:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004054:	4b57      	ldr	r3, [pc, #348]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004056:	2180      	movs	r1, #128	@ 0x80
 8004058:	0249      	lsls	r1, r1, #9
 800405a:	430a      	orrs	r2, r1
 800405c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800405e:	4b55      	ldr	r3, [pc, #340]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004060:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004062:	4b54      	ldr	r3, [pc, #336]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004064:	4956      	ldr	r1, [pc, #344]	@ (80041c0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004066:	400a      	ands	r2, r1
 8004068:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800406a:	4b52      	ldr	r3, [pc, #328]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2201      	movs	r2, #1
 8004074:	4013      	ands	r3, r2
 8004076:	d016      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004078:	f7fd f900 	bl	800127c <HAL_GetTick>
 800407c:	0003      	movs	r3, r0
 800407e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004080:	e00c      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004082:	f7fd f8fb 	bl	800127c <HAL_GetTick>
 8004086:	0002      	movs	r2, r0
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	4a4d      	ldr	r2, [pc, #308]	@ (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d904      	bls.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004092:	2313      	movs	r3, #19
 8004094:	18fb      	adds	r3, r7, r3
 8004096:	2203      	movs	r2, #3
 8004098:	701a      	strb	r2, [r3, #0]
            break;
 800409a:	e004      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800409c:	4b45      	ldr	r3, [pc, #276]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800409e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a0:	2202      	movs	r2, #2
 80040a2:	4013      	ands	r3, r2
 80040a4:	d0ed      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80040a6:	2313      	movs	r3, #19
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10a      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040b0:	4b40      	ldr	r3, [pc, #256]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b4:	4a41      	ldr	r2, [pc, #260]	@ (80041bc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80040b6:	4013      	ands	r3, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695a      	ldr	r2, [r3, #20]
 80040be:	4b3d      	ldr	r3, [pc, #244]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040c0:	430a      	orrs	r2, r1
 80040c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040c4:	e00c      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040c6:	2312      	movs	r3, #18
 80040c8:	18fb      	adds	r3, r7, r3
 80040ca:	2213      	movs	r2, #19
 80040cc:	18ba      	adds	r2, r7, r2
 80040ce:	7812      	ldrb	r2, [r2, #0]
 80040d0:	701a      	strb	r2, [r3, #0]
 80040d2:	e005      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d4:	2312      	movs	r3, #18
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	2213      	movs	r2, #19
 80040da:	18ba      	adds	r2, r7, r2
 80040dc:	7812      	ldrb	r2, [r2, #0]
 80040de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040e0:	2311      	movs	r3, #17
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d105      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ea:	4b32      	ldr	r3, [pc, #200]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040ee:	4b31      	ldr	r3, [pc, #196]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040f0:	4935      	ldr	r1, [pc, #212]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040f2:	400a      	ands	r2, r1
 80040f4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2201      	movs	r2, #1
 80040fc:	4013      	ands	r3, r2
 80040fe:	d009      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004100:	4b2c      	ldr	r3, [pc, #176]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004104:	2203      	movs	r2, #3
 8004106:	4393      	bics	r3, r2
 8004108:	0019      	movs	r1, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685a      	ldr	r2, [r3, #4]
 800410e:	4b29      	ldr	r3, [pc, #164]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004110:	430a      	orrs	r2, r1
 8004112:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2220      	movs	r2, #32
 800411a:	4013      	ands	r3, r2
 800411c:	d009      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800411e:	4b25      	ldr	r3, [pc, #148]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004122:	4a2a      	ldr	r2, [pc, #168]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004124:	4013      	ands	r3, r2
 8004126:	0019      	movs	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	4b21      	ldr	r3, [pc, #132]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800412e:	430a      	orrs	r2, r1
 8004130:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	2380      	movs	r3, #128	@ 0x80
 8004138:	01db      	lsls	r3, r3, #7
 800413a:	4013      	ands	r3, r2
 800413c:	d015      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800413e:	4b1d      	ldr	r3, [pc, #116]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	0899      	lsrs	r1, r3, #2
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	4b1a      	ldr	r3, [pc, #104]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800414c:	430a      	orrs	r2, r1
 800414e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691a      	ldr	r2, [r3, #16]
 8004154:	2380      	movs	r3, #128	@ 0x80
 8004156:	05db      	lsls	r3, r3, #23
 8004158:	429a      	cmp	r2, r3
 800415a:	d106      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800415c:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800415e:	68da      	ldr	r2, [r3, #12]
 8004160:	4b14      	ldr	r3, [pc, #80]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004162:	2180      	movs	r1, #128	@ 0x80
 8004164:	0249      	lsls	r1, r1, #9
 8004166:	430a      	orrs	r2, r1
 8004168:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	2380      	movs	r3, #128	@ 0x80
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	4013      	ands	r3, r2
 8004174:	d016      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004176:	4b0f      	ldr	r3, [pc, #60]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800417a:	4a15      	ldr	r2, [pc, #84]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800417c:	4013      	ands	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004186:	430a      	orrs	r2, r1
 8004188:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	01db      	lsls	r3, r3, #7
 8004192:	429a      	cmp	r2, r3
 8004194:	d106      	bne.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004196:	4b07      	ldr	r3, [pc, #28]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800419c:	2180      	movs	r1, #128	@ 0x80
 800419e:	0249      	lsls	r1, r1, #9
 80041a0:	430a      	orrs	r2, r1
 80041a2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80041a4:	2312      	movs	r3, #18
 80041a6:	18fb      	adds	r3, r7, r3
 80041a8:	781b      	ldrb	r3, [r3, #0]
}
 80041aa:	0018      	movs	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	b006      	add	sp, #24
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	40021000 	.word	0x40021000
 80041b8:	40007000 	.word	0x40007000
 80041bc:	fffffcff 	.word	0xfffffcff
 80041c0:	fffeffff 	.word	0xfffeffff
 80041c4:	00001388 	.word	0x00001388
 80041c8:	efffffff 	.word	0xefffffff
 80041cc:	ffffcfff 	.word	0xffffcfff
 80041d0:	ffff3fff 	.word	0xffff3fff

080041d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e04a      	b.n	800427c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	223d      	movs	r2, #61	@ 0x3d
 80041ea:	5c9b      	ldrb	r3, [r3, r2]
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d107      	bne.n	8004202 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	223c      	movs	r2, #60	@ 0x3c
 80041f6:	2100      	movs	r1, #0
 80041f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	0018      	movs	r0, r3
 80041fe:	f7fc fe71 	bl	8000ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	223d      	movs	r2, #61	@ 0x3d
 8004206:	2102      	movs	r1, #2
 8004208:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3304      	adds	r3, #4
 8004212:	0019      	movs	r1, r3
 8004214:	0010      	movs	r0, r2
 8004216:	f000 fac7 	bl	80047a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2248      	movs	r2, #72	@ 0x48
 800421e:	2101      	movs	r1, #1
 8004220:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	223e      	movs	r2, #62	@ 0x3e
 8004226:	2101      	movs	r1, #1
 8004228:	5499      	strb	r1, [r3, r2]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	223f      	movs	r2, #63	@ 0x3f
 800422e:	2101      	movs	r1, #1
 8004230:	5499      	strb	r1, [r3, r2]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2240      	movs	r2, #64	@ 0x40
 8004236:	2101      	movs	r1, #1
 8004238:	5499      	strb	r1, [r3, r2]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2241      	movs	r2, #65	@ 0x41
 800423e:	2101      	movs	r1, #1
 8004240:	5499      	strb	r1, [r3, r2]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2242      	movs	r2, #66	@ 0x42
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2243      	movs	r2, #67	@ 0x43
 800424e:	2101      	movs	r1, #1
 8004250:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2244      	movs	r2, #68	@ 0x44
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2245      	movs	r2, #69	@ 0x45
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2246      	movs	r2, #70	@ 0x46
 8004266:	2101      	movs	r1, #1
 8004268:	5499      	strb	r1, [r3, r2]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2247      	movs	r2, #71	@ 0x47
 800426e:	2101      	movs	r1, #1
 8004270:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	223d      	movs	r2, #61	@ 0x3d
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	223d      	movs	r2, #61	@ 0x3d
 8004290:	5c9b      	ldrb	r3, [r3, r2]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	2b01      	cmp	r3, #1
 8004296:	d001      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e037      	b.n	800430c <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	223d      	movs	r2, #61	@ 0x3d
 80042a0:	2102      	movs	r1, #2
 80042a2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2101      	movs	r1, #1
 80042b0:	430a      	orrs	r2, r1
 80042b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <HAL_TIM_Base_Start_IT+0x90>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x44>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a15      	ldr	r2, [pc, #84]	@ (8004318 <HAL_TIM_Base_Start_IT+0x94>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d116      	bne.n	80042f6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	4a13      	ldr	r2, [pc, #76]	@ (800431c <HAL_TIM_Base_Start_IT+0x98>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b06      	cmp	r3, #6
 80042d8:	d016      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x84>
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	025b      	lsls	r3, r3, #9
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d011      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2101      	movs	r1, #1
 80042f0:	430a      	orrs	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f4:	e008      	b.n	8004308 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2101      	movs	r1, #1
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e000      	b.n	800430a <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004308:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b004      	add	sp, #16
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40000400 	.word	0x40000400
 800431c:	00010007 	.word	0x00010007

08004320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2202      	movs	r2, #2
 800433c:	4013      	ands	r3, r2
 800433e:	d021      	beq.n	8004384 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2202      	movs	r2, #2
 8004344:	4013      	ands	r3, r2
 8004346:	d01d      	beq.n	8004384 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2203      	movs	r2, #3
 800434e:	4252      	negs	r2, r2
 8004350:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	2203      	movs	r2, #3
 8004360:	4013      	ands	r3, r2
 8004362:	d004      	beq.n	800436e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	0018      	movs	r0, r3
 8004368:	f000 fa06 	bl	8004778 <HAL_TIM_IC_CaptureCallback>
 800436c:	e007      	b.n	800437e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	0018      	movs	r0, r3
 8004372:	f000 f9f9 	bl	8004768 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	0018      	movs	r0, r3
 800437a:	f000 fa05 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2204      	movs	r2, #4
 8004388:	4013      	ands	r3, r2
 800438a:	d022      	beq.n	80043d2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2204      	movs	r2, #4
 8004390:	4013      	ands	r3, r2
 8004392:	d01e      	beq.n	80043d2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2205      	movs	r2, #5
 800439a:	4252      	negs	r2, r2
 800439c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2202      	movs	r2, #2
 80043a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	23c0      	movs	r3, #192	@ 0xc0
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4013      	ands	r3, r2
 80043b0:	d004      	beq.n	80043bc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f000 f9df 	bl	8004778 <HAL_TIM_IC_CaptureCallback>
 80043ba:	e007      	b.n	80043cc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	0018      	movs	r0, r3
 80043c0:	f000 f9d2 	bl	8004768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	0018      	movs	r0, r3
 80043c8:	f000 f9de 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2208      	movs	r2, #8
 80043d6:	4013      	ands	r3, r2
 80043d8:	d021      	beq.n	800441e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2208      	movs	r2, #8
 80043de:	4013      	ands	r3, r2
 80043e0:	d01d      	beq.n	800441e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2209      	movs	r2, #9
 80043e8:	4252      	negs	r2, r2
 80043ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2204      	movs	r2, #4
 80043f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	2203      	movs	r2, #3
 80043fa:	4013      	ands	r3, r2
 80043fc:	d004      	beq.n	8004408 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f000 f9b9 	bl	8004778 <HAL_TIM_IC_CaptureCallback>
 8004406:	e007      	b.n	8004418 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	0018      	movs	r0, r3
 800440c:	f000 f9ac 	bl	8004768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	0018      	movs	r0, r3
 8004414:	f000 f9b8 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2210      	movs	r2, #16
 8004422:	4013      	ands	r3, r2
 8004424:	d022      	beq.n	800446c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2210      	movs	r2, #16
 800442a:	4013      	ands	r3, r2
 800442c:	d01e      	beq.n	800446c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2211      	movs	r2, #17
 8004434:	4252      	negs	r2, r2
 8004436:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2208      	movs	r2, #8
 800443c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69da      	ldr	r2, [r3, #28]
 8004444:	23c0      	movs	r3, #192	@ 0xc0
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4013      	ands	r3, r2
 800444a:	d004      	beq.n	8004456 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	0018      	movs	r0, r3
 8004450:	f000 f992 	bl	8004778 <HAL_TIM_IC_CaptureCallback>
 8004454:	e007      	b.n	8004466 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	0018      	movs	r0, r3
 800445a:	f000 f985 	bl	8004768 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	0018      	movs	r0, r3
 8004462:	f000 f991 	bl	8004788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2201      	movs	r2, #1
 8004470:	4013      	ands	r3, r2
 8004472:	d00c      	beq.n	800448e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2201      	movs	r2, #1
 8004478:	4013      	ands	r3, r2
 800447a:	d008      	beq.n	800448e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2202      	movs	r2, #2
 8004482:	4252      	negs	r2, r2
 8004484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	0018      	movs	r0, r3
 800448a:	f7fc fc47 	bl	8000d1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2280      	movs	r2, #128	@ 0x80
 8004492:	4013      	ands	r3, r2
 8004494:	d104      	bne.n	80044a0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	2380      	movs	r3, #128	@ 0x80
 800449a:	019b      	lsls	r3, r3, #6
 800449c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800449e:	d00b      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2280      	movs	r2, #128	@ 0x80
 80044a4:	4013      	ands	r3, r2
 80044a6:	d007      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004528 <HAL_TIM_IRQHandler+0x208>)
 80044ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	0018      	movs	r0, r3
 80044b4:	f000 fb8e 	bl	8004bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	2380      	movs	r3, #128	@ 0x80
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	4013      	ands	r3, r2
 80044c0:	d00b      	beq.n	80044da <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2280      	movs	r2, #128	@ 0x80
 80044c6:	4013      	ands	r3, r2
 80044c8:	d007      	beq.n	80044da <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a17      	ldr	r2, [pc, #92]	@ (800452c <HAL_TIM_IRQHandler+0x20c>)
 80044d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	0018      	movs	r0, r3
 80044d6:	f000 fb85 	bl	8004be4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2240      	movs	r2, #64	@ 0x40
 80044de:	4013      	ands	r3, r2
 80044e0:	d00c      	beq.n	80044fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2240      	movs	r2, #64	@ 0x40
 80044e6:	4013      	ands	r3, r2
 80044e8:	d008      	beq.n	80044fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2241      	movs	r2, #65	@ 0x41
 80044f0:	4252      	negs	r2, r2
 80044f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	0018      	movs	r0, r3
 80044f8:	f000 f94e 	bl	8004798 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2220      	movs	r2, #32
 8004500:	4013      	ands	r3, r2
 8004502:	d00c      	beq.n	800451e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2220      	movs	r2, #32
 8004508:	4013      	ands	r3, r2
 800450a:	d008      	beq.n	800451e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2221      	movs	r2, #33	@ 0x21
 8004512:	4252      	negs	r2, r2
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	0018      	movs	r0, r3
 800451a:	f000 fb53 	bl	8004bc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800451e:	46c0      	nop			@ (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b004      	add	sp, #16
 8004524:	bd80      	pop	{r7, pc}
 8004526:	46c0      	nop			@ (mov r8, r8)
 8004528:	ffffdf7f 	.word	0xffffdf7f
 800452c:	fffffeff 	.word	0xfffffeff

08004530 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800453a:	230f      	movs	r3, #15
 800453c:	18fb      	adds	r3, r7, r3
 800453e:	2200      	movs	r2, #0
 8004540:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	223c      	movs	r2, #60	@ 0x3c
 8004546:	5c9b      	ldrb	r3, [r3, r2]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_TIM_ConfigClockSource+0x20>
 800454c:	2302      	movs	r3, #2
 800454e:	e0bc      	b.n	80046ca <HAL_TIM_ConfigClockSource+0x19a>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	223c      	movs	r2, #60	@ 0x3c
 8004554:	2101      	movs	r1, #1
 8004556:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	223d      	movs	r2, #61	@ 0x3d
 800455c:	2102      	movs	r1, #2
 800455e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4a5a      	ldr	r2, [pc, #360]	@ (80046d4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800456c:	4013      	ands	r3, r2
 800456e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4a59      	ldr	r2, [pc, #356]	@ (80046d8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004574:	4013      	ands	r3, r2
 8004576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2280      	movs	r2, #128	@ 0x80
 8004586:	0192      	lsls	r2, r2, #6
 8004588:	4293      	cmp	r3, r2
 800458a:	d040      	beq.n	800460e <HAL_TIM_ConfigClockSource+0xde>
 800458c:	2280      	movs	r2, #128	@ 0x80
 800458e:	0192      	lsls	r2, r2, #6
 8004590:	4293      	cmp	r3, r2
 8004592:	d900      	bls.n	8004596 <HAL_TIM_ConfigClockSource+0x66>
 8004594:	e088      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 8004596:	2280      	movs	r2, #128	@ 0x80
 8004598:	0152      	lsls	r2, r2, #5
 800459a:	4293      	cmp	r3, r2
 800459c:	d100      	bne.n	80045a0 <HAL_TIM_ConfigClockSource+0x70>
 800459e:	e088      	b.n	80046b2 <HAL_TIM_ConfigClockSource+0x182>
 80045a0:	2280      	movs	r2, #128	@ 0x80
 80045a2:	0152      	lsls	r2, r2, #5
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d900      	bls.n	80045aa <HAL_TIM_ConfigClockSource+0x7a>
 80045a8:	e07e      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045aa:	2b70      	cmp	r3, #112	@ 0x70
 80045ac:	d018      	beq.n	80045e0 <HAL_TIM_ConfigClockSource+0xb0>
 80045ae:	d900      	bls.n	80045b2 <HAL_TIM_ConfigClockSource+0x82>
 80045b0:	e07a      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045b2:	2b60      	cmp	r3, #96	@ 0x60
 80045b4:	d04f      	beq.n	8004656 <HAL_TIM_ConfigClockSource+0x126>
 80045b6:	d900      	bls.n	80045ba <HAL_TIM_ConfigClockSource+0x8a>
 80045b8:	e076      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045ba:	2b50      	cmp	r3, #80	@ 0x50
 80045bc:	d03b      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x106>
 80045be:	d900      	bls.n	80045c2 <HAL_TIM_ConfigClockSource+0x92>
 80045c0:	e072      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045c2:	2b40      	cmp	r3, #64	@ 0x40
 80045c4:	d057      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x146>
 80045c6:	d900      	bls.n	80045ca <HAL_TIM_ConfigClockSource+0x9a>
 80045c8:	e06e      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045ca:	2b30      	cmp	r3, #48	@ 0x30
 80045cc:	d063      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x166>
 80045ce:	d86b      	bhi.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	d060      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x166>
 80045d4:	d868      	bhi.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d05d      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x166>
 80045da:	2b10      	cmp	r3, #16
 80045dc:	d05b      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x166>
 80045de:	e063      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045f0:	f000 fa66 	bl	8004ac0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	2277      	movs	r2, #119	@ 0x77
 8004600:	4313      	orrs	r3, r2
 8004602:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	609a      	str	r2, [r3, #8]
      break;
 800460c:	e052      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800461e:	f000 fa4f 	bl	8004ac0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2180      	movs	r1, #128	@ 0x80
 800462e:	01c9      	lsls	r1, r1, #7
 8004630:	430a      	orrs	r2, r1
 8004632:	609a      	str	r2, [r3, #8]
      break;
 8004634:	e03e      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004642:	001a      	movs	r2, r3
 8004644:	f000 f9c0 	bl	80049c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2150      	movs	r1, #80	@ 0x50
 800464e:	0018      	movs	r0, r3
 8004650:	f000 fa1a 	bl	8004a88 <TIM_ITRx_SetConfig>
      break;
 8004654:	e02e      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004662:	001a      	movs	r2, r3
 8004664:	f000 f9de 	bl	8004a24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2160      	movs	r1, #96	@ 0x60
 800466e:	0018      	movs	r0, r3
 8004670:	f000 fa0a 	bl	8004a88 <TIM_ITRx_SetConfig>
      break;
 8004674:	e01e      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004682:	001a      	movs	r2, r3
 8004684:	f000 f9a0 	bl	80049c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2140      	movs	r1, #64	@ 0x40
 800468e:	0018      	movs	r0, r3
 8004690:	f000 f9fa 	bl	8004a88 <TIM_ITRx_SetConfig>
      break;
 8004694:	e00e      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	0019      	movs	r1, r3
 80046a0:	0010      	movs	r0, r2
 80046a2:	f000 f9f1 	bl	8004a88 <TIM_ITRx_SetConfig>
      break;
 80046a6:	e005      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80046a8:	230f      	movs	r3, #15
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	2201      	movs	r2, #1
 80046ae:	701a      	strb	r2, [r3, #0]
      break;
 80046b0:	e000      	b.n	80046b4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80046b2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	223d      	movs	r2, #61	@ 0x3d
 80046b8:	2101      	movs	r1, #1
 80046ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	223c      	movs	r2, #60	@ 0x3c
 80046c0:	2100      	movs	r1, #0
 80046c2:	5499      	strb	r1, [r3, r2]

  return status;
 80046c4:	230f      	movs	r3, #15
 80046c6:	18fb      	adds	r3, r7, r3
 80046c8:	781b      	ldrb	r3, [r3, #0]
}
 80046ca:	0018      	movs	r0, r3
 80046cc:	46bd      	mov	sp, r7
 80046ce:	b004      	add	sp, #16
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	ffceff88 	.word	0xffceff88
 80046d8:	ffff00ff 	.word	0xffff00ff

080046dc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	223c      	movs	r2, #60	@ 0x3c
 80046ea:	5c9b      	ldrb	r3, [r3, r2]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e032      	b.n	800475a <HAL_TIM_SlaveConfigSynchro+0x7e>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	223c      	movs	r2, #60	@ 0x3c
 80046f8:	2101      	movs	r1, #1
 80046fa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	223d      	movs	r2, #61	@ 0x3d
 8004700:	2102      	movs	r1, #2
 8004702:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	0011      	movs	r1, r2
 800470a:	0018      	movs	r0, r3
 800470c:	f000 f8c6 	bl	800489c <TIM_SlaveTimer_SetConfig>
 8004710:	1e03      	subs	r3, r0, #0
 8004712:	d009      	beq.n	8004728 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	223d      	movs	r2, #61	@ 0x3d
 8004718:	2101      	movs	r1, #1
 800471a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	223c      	movs	r2, #60	@ 0x3c
 8004720:	2100      	movs	r1, #0
 8004722:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e018      	b.n	800475a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2140      	movs	r1, #64	@ 0x40
 8004734:	438a      	bics	r2, r1
 8004736:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4908      	ldr	r1, [pc, #32]	@ (8004764 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004744:	400a      	ands	r2, r1
 8004746:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	223d      	movs	r2, #61	@ 0x3d
 800474c:	2101      	movs	r1, #1
 800474e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	223c      	movs	r2, #60	@ 0x3c
 8004754:	2100      	movs	r1, #0
 8004756:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	0018      	movs	r0, r3
 800475c:	46bd      	mov	sp, r7
 800475e:	b002      	add	sp, #8
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	ffffbfff 	.word	0xffffbfff

08004768 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004770:	46c0      	nop			@ (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b002      	add	sp, #8
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004780:	46c0      	nop			@ (mov r8, r8)
 8004782:	46bd      	mov	sp, r7
 8004784:	b002      	add	sp, #8
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004790:	46c0      	nop			@ (mov r8, r8)
 8004792:	46bd      	mov	sp, r7
 8004794:	b002      	add	sp, #8
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047a0:	46c0      	nop			@ (mov r8, r8)
 80047a2:	46bd      	mov	sp, r7
 80047a4:	b002      	add	sp, #8
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a32      	ldr	r2, [pc, #200]	@ (8004884 <TIM_Base_SetConfig+0xdc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d003      	beq.n	80047c8 <TIM_Base_SetConfig+0x20>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a31      	ldr	r2, [pc, #196]	@ (8004888 <TIM_Base_SetConfig+0xe0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d108      	bne.n	80047da <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2270      	movs	r2, #112	@ 0x70
 80047cc:	4393      	bics	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a29      	ldr	r2, [pc, #164]	@ (8004884 <TIM_Base_SetConfig+0xdc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d00f      	beq.n	8004802 <TIM_Base_SetConfig+0x5a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a28      	ldr	r2, [pc, #160]	@ (8004888 <TIM_Base_SetConfig+0xe0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d00b      	beq.n	8004802 <TIM_Base_SetConfig+0x5a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a27      	ldr	r2, [pc, #156]	@ (800488c <TIM_Base_SetConfig+0xe4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d007      	beq.n	8004802 <TIM_Base_SetConfig+0x5a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a26      	ldr	r2, [pc, #152]	@ (8004890 <TIM_Base_SetConfig+0xe8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d003      	beq.n	8004802 <TIM_Base_SetConfig+0x5a>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a25      	ldr	r2, [pc, #148]	@ (8004894 <TIM_Base_SetConfig+0xec>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d108      	bne.n	8004814 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	4a24      	ldr	r2, [pc, #144]	@ (8004898 <TIM_Base_SetConfig+0xf0>)
 8004806:	4013      	ands	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4313      	orrs	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2280      	movs	r2, #128	@ 0x80
 8004818:	4393      	bics	r3, r2
 800481a:	001a      	movs	r2, r3
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	689a      	ldr	r2, [r3, #8]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a11      	ldr	r2, [pc, #68]	@ (8004884 <TIM_Base_SetConfig+0xdc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d007      	beq.n	8004852 <TIM_Base_SetConfig+0xaa>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a12      	ldr	r2, [pc, #72]	@ (8004890 <TIM_Base_SetConfig+0xe8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d003      	beq.n	8004852 <TIM_Base_SetConfig+0xaa>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a11      	ldr	r2, [pc, #68]	@ (8004894 <TIM_Base_SetConfig+0xec>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d103      	bne.n	800485a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2201      	movs	r2, #1
 8004866:	4013      	ands	r3, r2
 8004868:	2b01      	cmp	r3, #1
 800486a:	d106      	bne.n	800487a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	2201      	movs	r2, #1
 8004872:	4393      	bics	r3, r2
 8004874:	001a      	movs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	611a      	str	r2, [r3, #16]
  }
}
 800487a:	46c0      	nop			@ (mov r8, r8)
 800487c:	46bd      	mov	sp, r7
 800487e:	b004      	add	sp, #16
 8004880:	bd80      	pop	{r7, pc}
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	40012c00 	.word	0x40012c00
 8004888:	40000400 	.word	0x40000400
 800488c:	40002000 	.word	0x40002000
 8004890:	40014400 	.word	0x40014400
 8004894:	40014800 	.word	0x40014800
 8004898:	fffffcff 	.word	0xfffffcff

0800489c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048a6:	2317      	movs	r3, #23
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	2200      	movs	r2, #0
 80048ac:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4a41      	ldr	r2, [pc, #260]	@ (80049c0 <TIM_SlaveTimer_SetConfig+0x124>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	4a3e      	ldr	r2, [pc, #248]	@ (80049c4 <TIM_SlaveTimer_SetConfig+0x128>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2b70      	cmp	r3, #112	@ 0x70
 80048e8:	d015      	beq.n	8004916 <TIM_SlaveTimer_SetConfig+0x7a>
 80048ea:	d900      	bls.n	80048ee <TIM_SlaveTimer_SetConfig+0x52>
 80048ec:	e05b      	b.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80048ee:	2b60      	cmp	r3, #96	@ 0x60
 80048f0:	d04f      	beq.n	8004992 <TIM_SlaveTimer_SetConfig+0xf6>
 80048f2:	d858      	bhi.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80048f4:	2b50      	cmp	r3, #80	@ 0x50
 80048f6:	d042      	beq.n	800497e <TIM_SlaveTimer_SetConfig+0xe2>
 80048f8:	d855      	bhi.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80048fa:	2b40      	cmp	r3, #64	@ 0x40
 80048fc:	d016      	beq.n	800492c <TIM_SlaveTimer_SetConfig+0x90>
 80048fe:	d852      	bhi.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 8004900:	2b30      	cmp	r3, #48	@ 0x30
 8004902:	d055      	beq.n	80049b0 <TIM_SlaveTimer_SetConfig+0x114>
 8004904:	d84f      	bhi.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 8004906:	2b20      	cmp	r3, #32
 8004908:	d052      	beq.n	80049b0 <TIM_SlaveTimer_SetConfig+0x114>
 800490a:	d84c      	bhi.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d04f      	beq.n	80049b0 <TIM_SlaveTimer_SetConfig+0x114>
 8004910:	2b10      	cmp	r3, #16
 8004912:	d04d      	beq.n	80049b0 <TIM_SlaveTimer_SetConfig+0x114>
 8004914:	e047      	b.n	80049a6 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004926:	f000 f8cb 	bl	8004ac0 <TIM_ETR_SetConfig>
      break;
 800492a:	e042      	b.n	80049b2 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b05      	cmp	r3, #5
 8004932:	d101      	bne.n	8004938 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e03f      	b.n	80049b8 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6a1a      	ldr	r2, [r3, #32]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2101      	movs	r1, #1
 800494c:	438a      	bics	r2, r1
 800494e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	22f0      	movs	r2, #240	@ 0xf0
 800495c:	4393      	bics	r3, r2
 800495e:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	4313      	orrs	r3, r2
 800496a:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	621a      	str	r2, [r3, #32]
      break;
 800497c:	e019      	b.n	80049b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800498a:	001a      	movs	r2, r3
 800498c:	f000 f81c 	bl	80049c8 <TIM_TI1_ConfigInputStage>
      break;
 8004990:	e00f      	b.n	80049b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800499e:	001a      	movs	r2, r3
 80049a0:	f000 f840 	bl	8004a24 <TIM_TI2_ConfigInputStage>
      break;
 80049a4:	e005      	b.n	80049b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80049a6:	2317      	movs	r3, #23
 80049a8:	18fb      	adds	r3, r7, r3
 80049aa:	2201      	movs	r2, #1
 80049ac:	701a      	strb	r2, [r3, #0]
      break;
 80049ae:	e000      	b.n	80049b2 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80049b0:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 80049b2:	2317      	movs	r3, #23
 80049b4:	18fb      	adds	r3, r7, r3
 80049b6:	781b      	ldrb	r3, [r3, #0]
}
 80049b8:	0018      	movs	r0, r3
 80049ba:	46bd      	mov	sp, r7
 80049bc:	b006      	add	sp, #24
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	ffcfff8f 	.word	0xffcfff8f
 80049c4:	fffefff8 	.word	0xfffefff8

080049c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	2201      	movs	r2, #1
 80049e0:	4393      	bics	r3, r2
 80049e2:	001a      	movs	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	22f0      	movs	r2, #240	@ 0xf0
 80049f2:	4393      	bics	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	220a      	movs	r2, #10
 8004a04:	4393      	bics	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	46c0      	nop			@ (mov r8, r8)
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b006      	add	sp, #24
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	2210      	movs	r2, #16
 8004a3c:	4393      	bics	r3, r2
 8004a3e:	001a      	movs	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8004a84 <TIM_TI2_ConfigInputStage+0x60>)
 8004a4e:	4013      	ands	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	031b      	lsls	r3, r3, #12
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	22a0      	movs	r2, #160	@ 0xa0
 8004a60:	4393      	bics	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	46c0      	nop			@ (mov r8, r8)
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b006      	add	sp, #24
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	ffff0fff 	.word	0xffff0fff

08004a88 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4a08      	ldr	r2, [pc, #32]	@ (8004abc <TIM_ITRx_SetConfig+0x34>)
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	2207      	movs	r2, #7
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	609a      	str	r2, [r3, #8]
}
 8004ab2:	46c0      	nop			@ (mov r8, r8)
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	b004      	add	sp, #16
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	46c0      	nop			@ (mov r8, r8)
 8004abc:	ffcfff8f 	.word	0xffcfff8f

08004ac0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	4a09      	ldr	r2, [pc, #36]	@ (8004afc <TIM_ETR_SetConfig+0x3c>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	021a      	lsls	r2, r3, #8
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	609a      	str	r2, [r3, #8]
}
 8004af4:	46c0      	nop			@ (mov r8, r8)
 8004af6:	46bd      	mov	sp, r7
 8004af8:	b006      	add	sp, #24
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	ffff00ff 	.word	0xffff00ff

08004b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	223c      	movs	r2, #60	@ 0x3c
 8004b0e:	5c9b      	ldrb	r3, [r3, r2]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d101      	bne.n	8004b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b14:	2302      	movs	r3, #2
 8004b16:	e04a      	b.n	8004bae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	223c      	movs	r2, #60	@ 0x3c
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	223d      	movs	r2, #61	@ 0x3d
 8004b24:	2102      	movs	r1, #2
 8004b26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d108      	bne.n	8004b54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4a1d      	ldr	r2, [pc, #116]	@ (8004bbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2270      	movs	r2, #112	@ 0x70
 8004b58:	4393      	bics	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a11      	ldr	r2, [pc, #68]	@ (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d004      	beq.n	8004b82 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a10      	ldr	r2, [pc, #64]	@ (8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d10c      	bne.n	8004b9c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	2280      	movs	r2, #128	@ 0x80
 8004b86:	4393      	bics	r3, r2
 8004b88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	223d      	movs	r2, #61	@ 0x3d
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	223c      	movs	r2, #60	@ 0x3c
 8004ba8:	2100      	movs	r1, #0
 8004baa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	0018      	movs	r0, r3
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b004      	add	sp, #16
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	40012c00 	.word	0x40012c00
 8004bbc:	ff0fffff 	.word	0xff0fffff
 8004bc0:	40000400 	.word	0x40000400

08004bc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bcc:	46c0      	nop			@ (mov r8, r8)
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	b002      	add	sp, #8
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bdc:	46c0      	nop			@ (mov r8, r8)
 8004bde:	46bd      	mov	sp, r7
 8004be0:	b002      	add	sp, #8
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004bec:	46c0      	nop			@ (mov r8, r8)
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	b002      	add	sp, #8
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e046      	b.n	8004c94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2288      	movs	r2, #136	@ 0x88
 8004c0a:	589b      	ldr	r3, [r3, r2]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d107      	bne.n	8004c20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2284      	movs	r2, #132	@ 0x84
 8004c14:	2100      	movs	r1, #0
 8004c16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f7fc f98a 	bl	8000f34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2288      	movs	r2, #136	@ 0x88
 8004c24:	2124      	movs	r1, #36	@ 0x24
 8004c26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2101      	movs	r1, #1
 8004c34:	438a      	bics	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	0018      	movs	r0, r3
 8004c44:	f000 fe16 	bl	8005874 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	f000 fca8 	bl	80055a0 <UART_SetConfig>
 8004c50:	0003      	movs	r3, r0
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e01c      	b.n	8004c94 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	490d      	ldr	r1, [pc, #52]	@ (8004c9c <HAL_UART_Init+0xa8>)
 8004c66:	400a      	ands	r2, r1
 8004c68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689a      	ldr	r2, [r3, #8]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	212a      	movs	r1, #42	@ 0x2a
 8004c76:	438a      	bics	r2, r1
 8004c78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2101      	movs	r1, #1
 8004c86:	430a      	orrs	r2, r1
 8004c88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f000 fea5 	bl	80059dc <UART_CheckIdleState>
 8004c92:	0003      	movs	r3, r0
}
 8004c94:	0018      	movs	r0, r3
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	ffffb7ff 	.word	0xffffb7ff

08004ca0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b08a      	sub	sp, #40	@ 0x28
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	1dbb      	adds	r3, r7, #6
 8004cae:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2288      	movs	r2, #136	@ 0x88
 8004cb4:	589b      	ldr	r3, [r3, r2]
 8004cb6:	2b20      	cmp	r3, #32
 8004cb8:	d000      	beq.n	8004cbc <HAL_UART_Transmit+0x1c>
 8004cba:	e090      	b.n	8004dde <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_UART_Transmit+0x2a>
 8004cc2:	1dbb      	adds	r3, r7, #6
 8004cc4:	881b      	ldrh	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e088      	b.n	8004de0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	2380      	movs	r3, #128	@ 0x80
 8004cd4:	015b      	lsls	r3, r3, #5
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d109      	bne.n	8004cee <HAL_UART_Transmit+0x4e>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d105      	bne.n	8004cee <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	d001      	beq.n	8004cee <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e078      	b.n	8004de0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2290      	movs	r2, #144	@ 0x90
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2288      	movs	r2, #136	@ 0x88
 8004cfa:	2121      	movs	r1, #33	@ 0x21
 8004cfc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cfe:	f7fc fabd 	bl	800127c <HAL_GetTick>
 8004d02:	0003      	movs	r3, r0
 8004d04:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1dba      	adds	r2, r7, #6
 8004d0a:	2154      	movs	r1, #84	@ 0x54
 8004d0c:	8812      	ldrh	r2, [r2, #0]
 8004d0e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	1dba      	adds	r2, r7, #6
 8004d14:	2156      	movs	r1, #86	@ 0x56
 8004d16:	8812      	ldrh	r2, [r2, #0]
 8004d18:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	2380      	movs	r3, #128	@ 0x80
 8004d20:	015b      	lsls	r3, r3, #5
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d108      	bne.n	8004d38 <HAL_UART_Transmit+0x98>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	e003      	b.n	8004d40 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d40:	e030      	b.n	8004da4 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	0013      	movs	r3, r2
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	2180      	movs	r1, #128	@ 0x80
 8004d50:	f000 feee 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8004d54:	1e03      	subs	r3, r0, #0
 8004d56:	d005      	beq.n	8004d64 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2288      	movs	r2, #136	@ 0x88
 8004d5c:	2120      	movs	r1, #32
 8004d5e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e03d      	b.n	8004de0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	881b      	ldrh	r3, [r3, #0]
 8004d6e:	001a      	movs	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	05d2      	lsls	r2, r2, #23
 8004d76:	0dd2      	lsrs	r2, r2, #23
 8004d78:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	3302      	adds	r3, #2
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	e007      	b.n	8004d92 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	781a      	ldrb	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2256      	movs	r2, #86	@ 0x56
 8004d96:	5a9b      	ldrh	r3, [r3, r2]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b299      	uxth	r1, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2256      	movs	r2, #86	@ 0x56
 8004da2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2256      	movs	r2, #86	@ 0x56
 8004da8:	5a9b      	ldrh	r3, [r3, r2]
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1c8      	bne.n	8004d42 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	0013      	movs	r3, r2
 8004dba:	2200      	movs	r2, #0
 8004dbc:	2140      	movs	r1, #64	@ 0x40
 8004dbe:	f000 feb7 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8004dc2:	1e03      	subs	r3, r0, #0
 8004dc4:	d005      	beq.n	8004dd2 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2288      	movs	r2, #136	@ 0x88
 8004dca:	2120      	movs	r1, #32
 8004dcc:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e006      	b.n	8004de0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2288      	movs	r2, #136	@ 0x88
 8004dd6:	2120      	movs	r1, #32
 8004dd8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	e000      	b.n	8004de0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004dde:	2302      	movs	r3, #2
  }
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b008      	add	sp, #32
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	1dbb      	adds	r3, r7, #6
 8004df4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2288      	movs	r2, #136	@ 0x88
 8004dfa:	589b      	ldr	r3, [r3, r2]
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d000      	beq.n	8004e02 <HAL_UART_Transmit_DMA+0x1a>
 8004e00:	e079      	b.n	8004ef6 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_UART_Transmit_DMA+0x28>
 8004e08:	1dbb      	adds	r3, r7, #6
 8004e0a:	881b      	ldrh	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e071      	b.n	8004ef8 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	2380      	movs	r3, #128	@ 0x80
 8004e1a:	015b      	lsls	r3, r3, #5
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d109      	bne.n	8004e34 <HAL_UART_Transmit_DMA+0x4c>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d105      	bne.n	8004e34 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d001      	beq.n	8004e34 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e061      	b.n	8004ef8 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	1dba      	adds	r2, r7, #6
 8004e3e:	2154      	movs	r1, #84	@ 0x54
 8004e40:	8812      	ldrh	r2, [r2, #0]
 8004e42:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	1dba      	adds	r2, r7, #6
 8004e48:	2156      	movs	r1, #86	@ 0x56
 8004e4a:	8812      	ldrh	r2, [r2, #0]
 8004e4c:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2290      	movs	r2, #144	@ 0x90
 8004e52:	2100      	movs	r1, #0
 8004e54:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2288      	movs	r2, #136	@ 0x88
 8004e5a:	2121      	movs	r1, #33	@ 0x21
 8004e5c:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d028      	beq.n	8004eb8 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e6a:	4a25      	ldr	r2, [pc, #148]	@ (8004f00 <HAL_UART_Transmit_DMA+0x118>)
 8004e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e72:	4a24      	ldr	r2, [pc, #144]	@ (8004f04 <HAL_UART_Transmit_DMA+0x11c>)
 8004e74:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e7a:	4a23      	ldr	r2, [pc, #140]	@ (8004f08 <HAL_UART_Transmit_DMA+0x120>)
 8004e7c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e82:	2200      	movs	r2, #0
 8004e84:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e8e:	0019      	movs	r1, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3328      	adds	r3, #40	@ 0x28
 8004e96:	001a      	movs	r2, r3
 8004e98:	1dbb      	adds	r3, r7, #6
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	f7fd ff3e 	bl	8002d1c <HAL_DMA_Start_IT>
 8004ea0:	1e03      	subs	r3, r0, #0
 8004ea2:	d009      	beq.n	8004eb8 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2290      	movs	r2, #144	@ 0x90
 8004ea8:	2110      	movs	r1, #16
 8004eaa:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2288      	movs	r2, #136	@ 0x88
 8004eb0:	2120      	movs	r1, #32
 8004eb2:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e01f      	b.n	8004ef8 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2240      	movs	r2, #64	@ 0x40
 8004ebe:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec4:	613b      	str	r3, [r7, #16]
  return(result);
 8004ec6:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ec8:	61fb      	str	r3, [r7, #28]
 8004eca:	2301      	movs	r3, #1
 8004ecc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f383 8810 	msr	PRIMASK, r3
}
 8004ed4:	46c0      	nop			@ (mov r8, r8)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2180      	movs	r1, #128	@ 0x80
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	609a      	str	r2, [r3, #8]
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	f383 8810 	msr	PRIMASK, r3
}
 8004ef0:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	e000      	b.n	8004ef8 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8004ef6:	2302      	movs	r3, #2
  }
}
 8004ef8:	0018      	movs	r0, r3
 8004efa:	46bd      	mov	sp, r7
 8004efc:	b008      	add	sp, #32
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	08005d5d 	.word	0x08005d5d
 8004f04:	08005df5 	.word	0x08005df5
 8004f08:	08005e13 	.word	0x08005e13

08004f0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f0c:	b5b0      	push	{r4, r5, r7, lr}
 8004f0e:	b0aa      	sub	sp, #168	@ 0xa8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	22a4      	movs	r2, #164	@ 0xa4
 8004f1c:	18b9      	adds	r1, r7, r2
 8004f1e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	20a0      	movs	r0, #160	@ 0xa0
 8004f28:	1839      	adds	r1, r7, r0
 8004f2a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	249c      	movs	r4, #156	@ 0x9c
 8004f34:	1939      	adds	r1, r7, r4
 8004f36:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f38:	0011      	movs	r1, r2
 8004f3a:	18bb      	adds	r3, r7, r2
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4aa2      	ldr	r2, [pc, #648]	@ (80051c8 <HAL_UART_IRQHandler+0x2bc>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	2298      	movs	r2, #152	@ 0x98
 8004f44:	18bd      	adds	r5, r7, r2
 8004f46:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8004f48:	18bb      	adds	r3, r7, r2
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d11a      	bne.n	8004f86 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f50:	187b      	adds	r3, r7, r1
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2220      	movs	r2, #32
 8004f56:	4013      	ands	r3, r2
 8004f58:	d015      	beq.n	8004f86 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f5a:	183b      	adds	r3, r7, r0
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	4013      	ands	r3, r2
 8004f62:	d105      	bne.n	8004f70 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f64:	193b      	adds	r3, r7, r4
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	055b      	lsls	r3, r3, #21
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d00a      	beq.n	8004f86 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d100      	bne.n	8004f7a <HAL_UART_IRQHandler+0x6e>
 8004f78:	e2dc      	b.n	8005534 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	0010      	movs	r0, r2
 8004f82:	4798      	blx	r3
      }
      return;
 8004f84:	e2d6      	b.n	8005534 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004f86:	2398      	movs	r3, #152	@ 0x98
 8004f88:	18fb      	adds	r3, r7, r3
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d100      	bne.n	8004f92 <HAL_UART_IRQHandler+0x86>
 8004f90:	e122      	b.n	80051d8 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004f92:	239c      	movs	r3, #156	@ 0x9c
 8004f94:	18fb      	adds	r3, r7, r3
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a8c      	ldr	r2, [pc, #560]	@ (80051cc <HAL_UART_IRQHandler+0x2c0>)
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d106      	bne.n	8004fac <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004f9e:	23a0      	movs	r3, #160	@ 0xa0
 8004fa0:	18fb      	adds	r3, r7, r3
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a8a      	ldr	r2, [pc, #552]	@ (80051d0 <HAL_UART_IRQHandler+0x2c4>)
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d100      	bne.n	8004fac <HAL_UART_IRQHandler+0xa0>
 8004faa:	e115      	b.n	80051d8 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004fac:	23a4      	movs	r3, #164	@ 0xa4
 8004fae:	18fb      	adds	r3, r7, r3
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	d012      	beq.n	8004fde <HAL_UART_IRQHandler+0xd2>
 8004fb8:	23a0      	movs	r3, #160	@ 0xa0
 8004fba:	18fb      	adds	r3, r7, r3
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	2380      	movs	r3, #128	@ 0x80
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d00b      	beq.n	8004fde <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2290      	movs	r2, #144	@ 0x90
 8004fd2:	589b      	ldr	r3, [r3, r2]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2190      	movs	r1, #144	@ 0x90
 8004fdc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fde:	23a4      	movs	r3, #164	@ 0xa4
 8004fe0:	18fb      	adds	r3, r7, r3
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d011      	beq.n	800500e <HAL_UART_IRQHandler+0x102>
 8004fea:	239c      	movs	r3, #156	@ 0x9c
 8004fec:	18fb      	adds	r3, r7, r3
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	d00b      	beq.n	800500e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2290      	movs	r2, #144	@ 0x90
 8005002:	589b      	ldr	r3, [r3, r2]
 8005004:	2204      	movs	r2, #4
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2190      	movs	r1, #144	@ 0x90
 800500c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800500e:	23a4      	movs	r3, #164	@ 0xa4
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2204      	movs	r2, #4
 8005016:	4013      	ands	r3, r2
 8005018:	d011      	beq.n	800503e <HAL_UART_IRQHandler+0x132>
 800501a:	239c      	movs	r3, #156	@ 0x9c
 800501c:	18fb      	adds	r3, r7, r3
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2201      	movs	r2, #1
 8005022:	4013      	ands	r3, r2
 8005024:	d00b      	beq.n	800503e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2204      	movs	r2, #4
 800502c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2290      	movs	r2, #144	@ 0x90
 8005032:	589b      	ldr	r3, [r3, r2]
 8005034:	2202      	movs	r2, #2
 8005036:	431a      	orrs	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2190      	movs	r1, #144	@ 0x90
 800503c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800503e:	23a4      	movs	r3, #164	@ 0xa4
 8005040:	18fb      	adds	r3, r7, r3
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2208      	movs	r2, #8
 8005046:	4013      	ands	r3, r2
 8005048:	d017      	beq.n	800507a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800504a:	23a0      	movs	r3, #160	@ 0xa0
 800504c:	18fb      	adds	r3, r7, r3
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2220      	movs	r2, #32
 8005052:	4013      	ands	r3, r2
 8005054:	d105      	bne.n	8005062 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005056:	239c      	movs	r3, #156	@ 0x9c
 8005058:	18fb      	adds	r3, r7, r3
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a5b      	ldr	r2, [pc, #364]	@ (80051cc <HAL_UART_IRQHandler+0x2c0>)
 800505e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005060:	d00b      	beq.n	800507a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2208      	movs	r2, #8
 8005068:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2290      	movs	r2, #144	@ 0x90
 800506e:	589b      	ldr	r3, [r3, r2]
 8005070:	2208      	movs	r2, #8
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2190      	movs	r1, #144	@ 0x90
 8005078:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800507a:	23a4      	movs	r3, #164	@ 0xa4
 800507c:	18fb      	adds	r3, r7, r3
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	2380      	movs	r3, #128	@ 0x80
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	4013      	ands	r3, r2
 8005086:	d013      	beq.n	80050b0 <HAL_UART_IRQHandler+0x1a4>
 8005088:	23a0      	movs	r3, #160	@ 0xa0
 800508a:	18fb      	adds	r3, r7, r3
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	2380      	movs	r3, #128	@ 0x80
 8005090:	04db      	lsls	r3, r3, #19
 8005092:	4013      	ands	r3, r2
 8005094:	d00c      	beq.n	80050b0 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2280      	movs	r2, #128	@ 0x80
 800509c:	0112      	lsls	r2, r2, #4
 800509e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2290      	movs	r2, #144	@ 0x90
 80050a4:	589b      	ldr	r3, [r3, r2]
 80050a6:	2220      	movs	r2, #32
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2190      	movs	r1, #144	@ 0x90
 80050ae:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2290      	movs	r2, #144	@ 0x90
 80050b4:	589b      	ldr	r3, [r3, r2]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d100      	bne.n	80050bc <HAL_UART_IRQHandler+0x1b0>
 80050ba:	e23d      	b.n	8005538 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80050bc:	23a4      	movs	r3, #164	@ 0xa4
 80050be:	18fb      	adds	r3, r7, r3
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2220      	movs	r2, #32
 80050c4:	4013      	ands	r3, r2
 80050c6:	d015      	beq.n	80050f4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80050c8:	23a0      	movs	r3, #160	@ 0xa0
 80050ca:	18fb      	adds	r3, r7, r3
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2220      	movs	r2, #32
 80050d0:	4013      	ands	r3, r2
 80050d2:	d106      	bne.n	80050e2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80050d4:	239c      	movs	r3, #156	@ 0x9c
 80050d6:	18fb      	adds	r3, r7, r3
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	2380      	movs	r3, #128	@ 0x80
 80050dc:	055b      	lsls	r3, r3, #21
 80050de:	4013      	ands	r3, r2
 80050e0:	d008      	beq.n	80050f4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d004      	beq.n	80050f4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	0010      	movs	r0, r2
 80050f2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2290      	movs	r2, #144	@ 0x90
 80050f8:	589b      	ldr	r3, [r3, r2]
 80050fa:	2194      	movs	r1, #148	@ 0x94
 80050fc:	187a      	adds	r2, r7, r1
 80050fe:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	2240      	movs	r2, #64	@ 0x40
 8005108:	4013      	ands	r3, r2
 800510a:	2b40      	cmp	r3, #64	@ 0x40
 800510c:	d004      	beq.n	8005118 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800510e:	187b      	adds	r3, r7, r1
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2228      	movs	r2, #40	@ 0x28
 8005114:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005116:	d04c      	beq.n	80051b2 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	0018      	movs	r0, r3
 800511c:	f000 fdb8 	bl	8005c90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	2240      	movs	r2, #64	@ 0x40
 8005128:	4013      	ands	r3, r2
 800512a:	2b40      	cmp	r3, #64	@ 0x40
 800512c:	d13c      	bne.n	80051a8 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800512e:	f3ef 8310 	mrs	r3, PRIMASK
 8005132:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005134:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005136:	2090      	movs	r0, #144	@ 0x90
 8005138:	183a      	adds	r2, r7, r0
 800513a:	6013      	str	r3, [r2, #0]
 800513c:	2301      	movs	r3, #1
 800513e:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005140:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005142:	f383 8810 	msr	PRIMASK, r3
}
 8005146:	46c0      	nop			@ (mov r8, r8)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689a      	ldr	r2, [r3, #8]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2140      	movs	r1, #64	@ 0x40
 8005154:	438a      	bics	r2, r1
 8005156:	609a      	str	r2, [r3, #8]
 8005158:	183b      	adds	r3, r7, r0
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005160:	f383 8810 	msr	PRIMASK, r3
}
 8005164:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2280      	movs	r2, #128	@ 0x80
 800516a:	589b      	ldr	r3, [r3, r2]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d016      	beq.n	800519e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2280      	movs	r2, #128	@ 0x80
 8005174:	589b      	ldr	r3, [r3, r2]
 8005176:	4a17      	ldr	r2, [pc, #92]	@ (80051d4 <HAL_UART_IRQHandler+0x2c8>)
 8005178:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2280      	movs	r2, #128	@ 0x80
 800517e:	589b      	ldr	r3, [r3, r2]
 8005180:	0018      	movs	r0, r3
 8005182:	f7fd feb3 	bl	8002eec <HAL_DMA_Abort_IT>
 8005186:	1e03      	subs	r3, r0, #0
 8005188:	d01c      	beq.n	80051c4 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2280      	movs	r2, #128	@ 0x80
 800518e:	589b      	ldr	r3, [r3, r2]
 8005190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	2180      	movs	r1, #128	@ 0x80
 8005196:	5852      	ldr	r2, [r2, r1]
 8005198:	0010      	movs	r0, r2
 800519a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800519c:	e012      	b.n	80051c4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	0018      	movs	r0, r3
 80051a2:	f000 f9e9 	bl	8005578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a6:	e00d      	b.n	80051c4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	0018      	movs	r0, r3
 80051ac:	f000 f9e4 	bl	8005578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b0:	e008      	b.n	80051c4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	0018      	movs	r0, r3
 80051b6:	f000 f9df 	bl	8005578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2290      	movs	r2, #144	@ 0x90
 80051be:	2100      	movs	r1, #0
 80051c0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80051c2:	e1b9      	b.n	8005538 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c4:	46c0      	nop			@ (mov r8, r8)
    return;
 80051c6:	e1b7      	b.n	8005538 <HAL_UART_IRQHandler+0x62c>
 80051c8:	0000080f 	.word	0x0000080f
 80051cc:	10000001 	.word	0x10000001
 80051d0:	04000120 	.word	0x04000120
 80051d4:	08005e99 	.word	0x08005e99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d000      	beq.n	80051e2 <HAL_UART_IRQHandler+0x2d6>
 80051e0:	e13e      	b.n	8005460 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80051e2:	23a4      	movs	r3, #164	@ 0xa4
 80051e4:	18fb      	adds	r3, r7, r3
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2210      	movs	r2, #16
 80051ea:	4013      	ands	r3, r2
 80051ec:	d100      	bne.n	80051f0 <HAL_UART_IRQHandler+0x2e4>
 80051ee:	e137      	b.n	8005460 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80051f0:	23a0      	movs	r3, #160	@ 0xa0
 80051f2:	18fb      	adds	r3, r7, r3
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2210      	movs	r2, #16
 80051f8:	4013      	ands	r3, r2
 80051fa:	d100      	bne.n	80051fe <HAL_UART_IRQHandler+0x2f2>
 80051fc:	e130      	b.n	8005460 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2210      	movs	r2, #16
 8005204:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	2240      	movs	r2, #64	@ 0x40
 800520e:	4013      	ands	r3, r2
 8005210:	2b40      	cmp	r3, #64	@ 0x40
 8005212:	d000      	beq.n	8005216 <HAL_UART_IRQHandler+0x30a>
 8005214:	e0a4      	b.n	8005360 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2280      	movs	r2, #128	@ 0x80
 800521a:	589b      	ldr	r3, [r3, r2]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	217e      	movs	r1, #126	@ 0x7e
 8005222:	187b      	adds	r3, r7, r1
 8005224:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005226:	187b      	adds	r3, r7, r1
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d100      	bne.n	8005230 <HAL_UART_IRQHandler+0x324>
 800522e:	e185      	b.n	800553c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	225c      	movs	r2, #92	@ 0x5c
 8005234:	5a9b      	ldrh	r3, [r3, r2]
 8005236:	187a      	adds	r2, r7, r1
 8005238:	8812      	ldrh	r2, [r2, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d300      	bcc.n	8005240 <HAL_UART_IRQHandler+0x334>
 800523e:	e17d      	b.n	800553c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	187a      	adds	r2, r7, r1
 8005244:	215e      	movs	r1, #94	@ 0x5e
 8005246:	8812      	ldrh	r2, [r2, #0]
 8005248:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2280      	movs	r2, #128	@ 0x80
 800524e:	589b      	ldr	r3, [r3, r2]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2220      	movs	r2, #32
 8005256:	4013      	ands	r3, r2
 8005258:	d170      	bne.n	800533c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800525a:	f3ef 8310 	mrs	r3, PRIMASK
 800525e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005262:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005264:	2301      	movs	r3, #1
 8005266:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526a:	f383 8810 	msr	PRIMASK, r3
}
 800526e:	46c0      	nop			@ (mov r8, r8)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	49b4      	ldr	r1, [pc, #720]	@ (800554c <HAL_UART_IRQHandler+0x640>)
 800527c:	400a      	ands	r2, r1
 800527e:	601a      	str	r2, [r3, #0]
 8005280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005282:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005286:	f383 8810 	msr	PRIMASK, r3
}
 800528a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800528c:	f3ef 8310 	mrs	r3, PRIMASK
 8005290:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005294:	677b      	str	r3, [r7, #116]	@ 0x74
 8005296:	2301      	movs	r3, #1
 8005298:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800529a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800529c:	f383 8810 	msr	PRIMASK, r3
}
 80052a0:	46c0      	nop			@ (mov r8, r8)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2101      	movs	r1, #1
 80052ae:	438a      	bics	r2, r1
 80052b0:	609a      	str	r2, [r3, #8]
 80052b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052b4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052b8:	f383 8810 	msr	PRIMASK, r3
}
 80052bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052be:	f3ef 8310 	mrs	r3, PRIMASK
 80052c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80052c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80052c8:	2301      	movs	r3, #1
 80052ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ce:	f383 8810 	msr	PRIMASK, r3
}
 80052d2:	46c0      	nop			@ (mov r8, r8)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2140      	movs	r1, #64	@ 0x40
 80052e0:	438a      	bics	r2, r1
 80052e2:	609a      	str	r2, [r3, #8]
 80052e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052e6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052ea:	f383 8810 	msr	PRIMASK, r3
}
 80052ee:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	228c      	movs	r2, #140	@ 0x8c
 80052f4:	2120      	movs	r1, #32
 80052f6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005302:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005304:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005306:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005308:	2301      	movs	r3, #1
 800530a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800530e:	f383 8810 	msr	PRIMASK, r3
}
 8005312:	46c0      	nop			@ (mov r8, r8)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2110      	movs	r1, #16
 8005320:	438a      	bics	r2, r1
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005326:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800532a:	f383 8810 	msr	PRIMASK, r3
}
 800532e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2280      	movs	r2, #128	@ 0x80
 8005334:	589b      	ldr	r3, [r3, r2]
 8005336:	0018      	movs	r0, r3
 8005338:	f7fd fd76 	bl	8002e28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2202      	movs	r2, #2
 8005340:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	225c      	movs	r2, #92	@ 0x5c
 8005346:	5a9a      	ldrh	r2, [r3, r2]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	215e      	movs	r1, #94	@ 0x5e
 800534c:	5a5b      	ldrh	r3, [r3, r1]
 800534e:	b29b      	uxth	r3, r3
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	b29a      	uxth	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	0011      	movs	r1, r2
 8005358:	0018      	movs	r0, r3
 800535a:	f000 f915 	bl	8005588 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800535e:	e0ed      	b.n	800553c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	225c      	movs	r2, #92	@ 0x5c
 8005364:	5a99      	ldrh	r1, [r3, r2]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	225e      	movs	r2, #94	@ 0x5e
 800536a:	5a9b      	ldrh	r3, [r3, r2]
 800536c:	b29a      	uxth	r2, r3
 800536e:	208e      	movs	r0, #142	@ 0x8e
 8005370:	183b      	adds	r3, r7, r0
 8005372:	1a8a      	subs	r2, r1, r2
 8005374:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	225e      	movs	r2, #94	@ 0x5e
 800537a:	5a9b      	ldrh	r3, [r3, r2]
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d100      	bne.n	8005384 <HAL_UART_IRQHandler+0x478>
 8005382:	e0dd      	b.n	8005540 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005384:	183b      	adds	r3, r7, r0
 8005386:	881b      	ldrh	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d100      	bne.n	800538e <HAL_UART_IRQHandler+0x482>
 800538c:	e0d8      	b.n	8005540 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800538e:	f3ef 8310 	mrs	r3, PRIMASK
 8005392:	60fb      	str	r3, [r7, #12]
  return(result);
 8005394:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005396:	2488      	movs	r4, #136	@ 0x88
 8005398:	193a      	adds	r2, r7, r4
 800539a:	6013      	str	r3, [r2, #0]
 800539c:	2301      	movs	r3, #1
 800539e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	f383 8810 	msr	PRIMASK, r3
}
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4967      	ldr	r1, [pc, #412]	@ (8005550 <HAL_UART_IRQHandler+0x644>)
 80053b4:	400a      	ands	r2, r1
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	193b      	adds	r3, r7, r4
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f383 8810 	msr	PRIMASK, r3
}
 80053c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053c6:	f3ef 8310 	mrs	r3, PRIMASK
 80053ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80053cc:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053ce:	2484      	movs	r4, #132	@ 0x84
 80053d0:	193a      	adds	r2, r7, r4
 80053d2:	6013      	str	r3, [r2, #0]
 80053d4:	2301      	movs	r3, #1
 80053d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f383 8810 	msr	PRIMASK, r3
}
 80053de:	46c0      	nop			@ (mov r8, r8)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	495a      	ldr	r1, [pc, #360]	@ (8005554 <HAL_UART_IRQHandler+0x648>)
 80053ec:	400a      	ands	r2, r1
 80053ee:	609a      	str	r2, [r3, #8]
 80053f0:	193b      	adds	r3, r7, r4
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f383 8810 	msr	PRIMASK, r3
}
 80053fc:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	228c      	movs	r2, #140	@ 0x8c
 8005402:	2120      	movs	r1, #32
 8005404:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005412:	f3ef 8310 	mrs	r3, PRIMASK
 8005416:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800541a:	2480      	movs	r4, #128	@ 0x80
 800541c:	193a      	adds	r2, r7, r4
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	2301      	movs	r3, #1
 8005422:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	f383 8810 	msr	PRIMASK, r3
}
 800542a:	46c0      	nop			@ (mov r8, r8)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2110      	movs	r1, #16
 8005438:	438a      	bics	r2, r1
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	193b      	adds	r3, r7, r4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005444:	f383 8810 	msr	PRIMASK, r3
}
 8005448:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2202      	movs	r2, #2
 800544e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005450:	183b      	adds	r3, r7, r0
 8005452:	881a      	ldrh	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	0011      	movs	r1, r2
 8005458:	0018      	movs	r0, r3
 800545a:	f000 f895 	bl	8005588 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800545e:	e06f      	b.n	8005540 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005460:	23a4      	movs	r3, #164	@ 0xa4
 8005462:	18fb      	adds	r3, r7, r3
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	2380      	movs	r3, #128	@ 0x80
 8005468:	035b      	lsls	r3, r3, #13
 800546a:	4013      	ands	r3, r2
 800546c:	d010      	beq.n	8005490 <HAL_UART_IRQHandler+0x584>
 800546e:	239c      	movs	r3, #156	@ 0x9c
 8005470:	18fb      	adds	r3, r7, r3
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	2380      	movs	r3, #128	@ 0x80
 8005476:	03db      	lsls	r3, r3, #15
 8005478:	4013      	ands	r3, r2
 800547a:	d009      	beq.n	8005490 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2280      	movs	r2, #128	@ 0x80
 8005482:	0352      	lsls	r2, r2, #13
 8005484:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	0018      	movs	r0, r3
 800548a:	f000 fd48 	bl	8005f1e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800548e:	e05a      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005490:	23a4      	movs	r3, #164	@ 0xa4
 8005492:	18fb      	adds	r3, r7, r3
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2280      	movs	r2, #128	@ 0x80
 8005498:	4013      	ands	r3, r2
 800549a:	d016      	beq.n	80054ca <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800549c:	23a0      	movs	r3, #160	@ 0xa0
 800549e:	18fb      	adds	r3, r7, r3
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2280      	movs	r2, #128	@ 0x80
 80054a4:	4013      	ands	r3, r2
 80054a6:	d106      	bne.n	80054b6 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80054a8:	239c      	movs	r3, #156	@ 0x9c
 80054aa:	18fb      	adds	r3, r7, r3
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	2380      	movs	r3, #128	@ 0x80
 80054b0:	041b      	lsls	r3, r3, #16
 80054b2:	4013      	ands	r3, r2
 80054b4:	d009      	beq.n	80054ca <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d042      	beq.n	8005544 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	0010      	movs	r0, r2
 80054c6:	4798      	blx	r3
    }
    return;
 80054c8:	e03c      	b.n	8005544 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054ca:	23a4      	movs	r3, #164	@ 0xa4
 80054cc:	18fb      	adds	r3, r7, r3
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2240      	movs	r2, #64	@ 0x40
 80054d2:	4013      	ands	r3, r2
 80054d4:	d00a      	beq.n	80054ec <HAL_UART_IRQHandler+0x5e0>
 80054d6:	23a0      	movs	r3, #160	@ 0xa0
 80054d8:	18fb      	adds	r3, r7, r3
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2240      	movs	r2, #64	@ 0x40
 80054de:	4013      	ands	r3, r2
 80054e0:	d004      	beq.n	80054ec <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	0018      	movs	r0, r3
 80054e6:	f000 fcee 	bl	8005ec6 <UART_EndTransmit_IT>
    return;
 80054ea:	e02c      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80054ec:	23a4      	movs	r3, #164	@ 0xa4
 80054ee:	18fb      	adds	r3, r7, r3
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	2380      	movs	r3, #128	@ 0x80
 80054f4:	041b      	lsls	r3, r3, #16
 80054f6:	4013      	ands	r3, r2
 80054f8:	d00b      	beq.n	8005512 <HAL_UART_IRQHandler+0x606>
 80054fa:	23a0      	movs	r3, #160	@ 0xa0
 80054fc:	18fb      	adds	r3, r7, r3
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	2380      	movs	r3, #128	@ 0x80
 8005502:	05db      	lsls	r3, r3, #23
 8005504:	4013      	ands	r3, r2
 8005506:	d004      	beq.n	8005512 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	0018      	movs	r0, r3
 800550c:	f000 fd17 	bl	8005f3e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005510:	e019      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005512:	23a4      	movs	r3, #164	@ 0xa4
 8005514:	18fb      	adds	r3, r7, r3
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	2380      	movs	r3, #128	@ 0x80
 800551a:	045b      	lsls	r3, r3, #17
 800551c:	4013      	ands	r3, r2
 800551e:	d012      	beq.n	8005546 <HAL_UART_IRQHandler+0x63a>
 8005520:	23a0      	movs	r3, #160	@ 0xa0
 8005522:	18fb      	adds	r3, r7, r3
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	da0d      	bge.n	8005546 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	0018      	movs	r0, r3
 800552e:	f000 fcfe 	bl	8005f2e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005532:	e008      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
      return;
 8005534:	46c0      	nop			@ (mov r8, r8)
 8005536:	e006      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
    return;
 8005538:	46c0      	nop			@ (mov r8, r8)
 800553a:	e004      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
      return;
 800553c:	46c0      	nop			@ (mov r8, r8)
 800553e:	e002      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
      return;
 8005540:	46c0      	nop			@ (mov r8, r8)
 8005542:	e000      	b.n	8005546 <HAL_UART_IRQHandler+0x63a>
    return;
 8005544:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005546:	46bd      	mov	sp, r7
 8005548:	b02a      	add	sp, #168	@ 0xa8
 800554a:	bdb0      	pop	{r4, r5, r7, pc}
 800554c:	fffffeff 	.word	0xfffffeff
 8005550:	fffffedf 	.word	0xfffffedf
 8005554:	effffffe 	.word	0xeffffffe

08005558 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005560:	46c0      	nop			@ (mov r8, r8)
 8005562:	46bd      	mov	sp, r7
 8005564:	b002      	add	sp, #8
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005570:	46c0      	nop			@ (mov r8, r8)
 8005572:	46bd      	mov	sp, r7
 8005574:	b002      	add	sp, #8
 8005576:	bd80      	pop	{r7, pc}

08005578 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005580:	46c0      	nop			@ (mov r8, r8)
 8005582:	46bd      	mov	sp, r7
 8005584:	b002      	add	sp, #8
 8005586:	bd80      	pop	{r7, pc}

08005588 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b082      	sub	sp, #8
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	000a      	movs	r2, r1
 8005592:	1cbb      	adds	r3, r7, #2
 8005594:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	46bd      	mov	sp, r7
 800559a:	b002      	add	sp, #8
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b088      	sub	sp, #32
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055a8:	231a      	movs	r3, #26
 80055aa:	18fb      	adds	r3, r7, r3
 80055ac:	2200      	movs	r2, #0
 80055ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	689a      	ldr	r2, [r3, #8]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	431a      	orrs	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	431a      	orrs	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	69db      	ldr	r3, [r3, #28]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4aa1      	ldr	r2, [pc, #644]	@ (8005854 <UART_SetConfig+0x2b4>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	0019      	movs	r1, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69fa      	ldr	r2, [r7, #28]
 80055da:	430a      	orrs	r2, r1
 80055dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4a9c      	ldr	r2, [pc, #624]	@ (8005858 <UART_SetConfig+0x2b8>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	0019      	movs	r1, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	430a      	orrs	r2, r1
 80055f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	69fa      	ldr	r2, [r7, #28]
 8005602:	4313      	orrs	r3, r2
 8005604:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	4a93      	ldr	r2, [pc, #588]	@ (800585c <UART_SetConfig+0x2bc>)
 800560e:	4013      	ands	r3, r2
 8005610:	0019      	movs	r1, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69fa      	ldr	r2, [r7, #28]
 8005618:	430a      	orrs	r2, r1
 800561a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005622:	220f      	movs	r2, #15
 8005624:	4393      	bics	r3, r2
 8005626:	0019      	movs	r1, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a89      	ldr	r2, [pc, #548]	@ (8005860 <UART_SetConfig+0x2c0>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d127      	bne.n	800568e <UART_SetConfig+0xee>
 800563e:	4b89      	ldr	r3, [pc, #548]	@ (8005864 <UART_SetConfig+0x2c4>)
 8005640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005642:	2203      	movs	r2, #3
 8005644:	4013      	ands	r3, r2
 8005646:	2b03      	cmp	r3, #3
 8005648:	d017      	beq.n	800567a <UART_SetConfig+0xda>
 800564a:	d81b      	bhi.n	8005684 <UART_SetConfig+0xe4>
 800564c:	2b02      	cmp	r3, #2
 800564e:	d00a      	beq.n	8005666 <UART_SetConfig+0xc6>
 8005650:	d818      	bhi.n	8005684 <UART_SetConfig+0xe4>
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <UART_SetConfig+0xbc>
 8005656:	2b01      	cmp	r3, #1
 8005658:	d00a      	beq.n	8005670 <UART_SetConfig+0xd0>
 800565a:	e013      	b.n	8005684 <UART_SetConfig+0xe4>
 800565c:	231b      	movs	r3, #27
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	2200      	movs	r2, #0
 8005662:	701a      	strb	r2, [r3, #0]
 8005664:	e021      	b.n	80056aa <UART_SetConfig+0x10a>
 8005666:	231b      	movs	r3, #27
 8005668:	18fb      	adds	r3, r7, r3
 800566a:	2202      	movs	r2, #2
 800566c:	701a      	strb	r2, [r3, #0]
 800566e:	e01c      	b.n	80056aa <UART_SetConfig+0x10a>
 8005670:	231b      	movs	r3, #27
 8005672:	18fb      	adds	r3, r7, r3
 8005674:	2204      	movs	r2, #4
 8005676:	701a      	strb	r2, [r3, #0]
 8005678:	e017      	b.n	80056aa <UART_SetConfig+0x10a>
 800567a:	231b      	movs	r3, #27
 800567c:	18fb      	adds	r3, r7, r3
 800567e:	2208      	movs	r2, #8
 8005680:	701a      	strb	r2, [r3, #0]
 8005682:	e012      	b.n	80056aa <UART_SetConfig+0x10a>
 8005684:	231b      	movs	r3, #27
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	2210      	movs	r2, #16
 800568a:	701a      	strb	r2, [r3, #0]
 800568c:	e00d      	b.n	80056aa <UART_SetConfig+0x10a>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a75      	ldr	r2, [pc, #468]	@ (8005868 <UART_SetConfig+0x2c8>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d104      	bne.n	80056a2 <UART_SetConfig+0x102>
 8005698:	231b      	movs	r3, #27
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	2200      	movs	r2, #0
 800569e:	701a      	strb	r2, [r3, #0]
 80056a0:	e003      	b.n	80056aa <UART_SetConfig+0x10a>
 80056a2:	231b      	movs	r3, #27
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	2210      	movs	r2, #16
 80056a8:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69da      	ldr	r2, [r3, #28]
 80056ae:	2380      	movs	r3, #128	@ 0x80
 80056b0:	021b      	lsls	r3, r3, #8
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d000      	beq.n	80056b8 <UART_SetConfig+0x118>
 80056b6:	e065      	b.n	8005784 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80056b8:	231b      	movs	r3, #27
 80056ba:	18fb      	adds	r3, r7, r3
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b08      	cmp	r3, #8
 80056c0:	d015      	beq.n	80056ee <UART_SetConfig+0x14e>
 80056c2:	dc18      	bgt.n	80056f6 <UART_SetConfig+0x156>
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d00d      	beq.n	80056e4 <UART_SetConfig+0x144>
 80056c8:	dc15      	bgt.n	80056f6 <UART_SetConfig+0x156>
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <UART_SetConfig+0x134>
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d005      	beq.n	80056de <UART_SetConfig+0x13e>
 80056d2:	e010      	b.n	80056f6 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056d4:	f7fe fc42 	bl	8003f5c <HAL_RCC_GetPCLK1Freq>
 80056d8:	0003      	movs	r3, r0
 80056da:	617b      	str	r3, [r7, #20]
        break;
 80056dc:	e012      	b.n	8005704 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056de:	4b63      	ldr	r3, [pc, #396]	@ (800586c <UART_SetConfig+0x2cc>)
 80056e0:	617b      	str	r3, [r7, #20]
        break;
 80056e2:	e00f      	b.n	8005704 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056e4:	f7fe fbae 	bl	8003e44 <HAL_RCC_GetSysClockFreq>
 80056e8:	0003      	movs	r3, r0
 80056ea:	617b      	str	r3, [r7, #20]
        break;
 80056ec:	e00a      	b.n	8005704 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ee:	2380      	movs	r3, #128	@ 0x80
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	617b      	str	r3, [r7, #20]
        break;
 80056f4:	e006      	b.n	8005704 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80056f6:	2300      	movs	r3, #0
 80056f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80056fa:	231a      	movs	r3, #26
 80056fc:	18fb      	adds	r3, r7, r3
 80056fe:	2201      	movs	r2, #1
 8005700:	701a      	strb	r2, [r3, #0]
        break;
 8005702:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d100      	bne.n	800570c <UART_SetConfig+0x16c>
 800570a:	e08d      	b.n	8005828 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005710:	4b57      	ldr	r3, [pc, #348]	@ (8005870 <UART_SetConfig+0x2d0>)
 8005712:	0052      	lsls	r2, r2, #1
 8005714:	5ad3      	ldrh	r3, [r2, r3]
 8005716:	0019      	movs	r1, r3
 8005718:	6978      	ldr	r0, [r7, #20]
 800571a:	f7fa fcf1 	bl	8000100 <__udivsi3>
 800571e:	0003      	movs	r3, r0
 8005720:	005a      	lsls	r2, r3, #1
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	085b      	lsrs	r3, r3, #1
 8005728:	18d2      	adds	r2, r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	0019      	movs	r1, r3
 8005730:	0010      	movs	r0, r2
 8005732:	f7fa fce5 	bl	8000100 <__udivsi3>
 8005736:	0003      	movs	r3, r0
 8005738:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	2b0f      	cmp	r3, #15
 800573e:	d91c      	bls.n	800577a <UART_SetConfig+0x1da>
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	2380      	movs	r3, #128	@ 0x80
 8005744:	025b      	lsls	r3, r3, #9
 8005746:	429a      	cmp	r2, r3
 8005748:	d217      	bcs.n	800577a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	b29a      	uxth	r2, r3
 800574e:	200e      	movs	r0, #14
 8005750:	183b      	adds	r3, r7, r0
 8005752:	210f      	movs	r1, #15
 8005754:	438a      	bics	r2, r1
 8005756:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	085b      	lsrs	r3, r3, #1
 800575c:	b29b      	uxth	r3, r3
 800575e:	2207      	movs	r2, #7
 8005760:	4013      	ands	r3, r2
 8005762:	b299      	uxth	r1, r3
 8005764:	183b      	adds	r3, r7, r0
 8005766:	183a      	adds	r2, r7, r0
 8005768:	8812      	ldrh	r2, [r2, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	183a      	adds	r2, r7, r0
 8005774:	8812      	ldrh	r2, [r2, #0]
 8005776:	60da      	str	r2, [r3, #12]
 8005778:	e056      	b.n	8005828 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800577a:	231a      	movs	r3, #26
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	2201      	movs	r2, #1
 8005780:	701a      	strb	r2, [r3, #0]
 8005782:	e051      	b.n	8005828 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005784:	231b      	movs	r3, #27
 8005786:	18fb      	adds	r3, r7, r3
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	2b08      	cmp	r3, #8
 800578c:	d015      	beq.n	80057ba <UART_SetConfig+0x21a>
 800578e:	dc18      	bgt.n	80057c2 <UART_SetConfig+0x222>
 8005790:	2b04      	cmp	r3, #4
 8005792:	d00d      	beq.n	80057b0 <UART_SetConfig+0x210>
 8005794:	dc15      	bgt.n	80057c2 <UART_SetConfig+0x222>
 8005796:	2b00      	cmp	r3, #0
 8005798:	d002      	beq.n	80057a0 <UART_SetConfig+0x200>
 800579a:	2b02      	cmp	r3, #2
 800579c:	d005      	beq.n	80057aa <UART_SetConfig+0x20a>
 800579e:	e010      	b.n	80057c2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a0:	f7fe fbdc 	bl	8003f5c <HAL_RCC_GetPCLK1Freq>
 80057a4:	0003      	movs	r3, r0
 80057a6:	617b      	str	r3, [r7, #20]
        break;
 80057a8:	e012      	b.n	80057d0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057aa:	4b30      	ldr	r3, [pc, #192]	@ (800586c <UART_SetConfig+0x2cc>)
 80057ac:	617b      	str	r3, [r7, #20]
        break;
 80057ae:	e00f      	b.n	80057d0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057b0:	f7fe fb48 	bl	8003e44 <HAL_RCC_GetSysClockFreq>
 80057b4:	0003      	movs	r3, r0
 80057b6:	617b      	str	r3, [r7, #20]
        break;
 80057b8:	e00a      	b.n	80057d0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ba:	2380      	movs	r3, #128	@ 0x80
 80057bc:	021b      	lsls	r3, r3, #8
 80057be:	617b      	str	r3, [r7, #20]
        break;
 80057c0:	e006      	b.n	80057d0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80057c6:	231a      	movs	r3, #26
 80057c8:	18fb      	adds	r3, r7, r3
 80057ca:	2201      	movs	r2, #1
 80057cc:	701a      	strb	r2, [r3, #0]
        break;
 80057ce:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d028      	beq.n	8005828 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057da:	4b25      	ldr	r3, [pc, #148]	@ (8005870 <UART_SetConfig+0x2d0>)
 80057dc:	0052      	lsls	r2, r2, #1
 80057de:	5ad3      	ldrh	r3, [r2, r3]
 80057e0:	0019      	movs	r1, r3
 80057e2:	6978      	ldr	r0, [r7, #20]
 80057e4:	f7fa fc8c 	bl	8000100 <__udivsi3>
 80057e8:	0003      	movs	r3, r0
 80057ea:	001a      	movs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	085b      	lsrs	r3, r3, #1
 80057f2:	18d2      	adds	r2, r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	0019      	movs	r1, r3
 80057fa:	0010      	movs	r0, r2
 80057fc:	f7fa fc80 	bl	8000100 <__udivsi3>
 8005800:	0003      	movs	r3, r0
 8005802:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	2b0f      	cmp	r3, #15
 8005808:	d90a      	bls.n	8005820 <UART_SetConfig+0x280>
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	2380      	movs	r3, #128	@ 0x80
 800580e:	025b      	lsls	r3, r3, #9
 8005810:	429a      	cmp	r2, r3
 8005812:	d205      	bcs.n	8005820 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	b29a      	uxth	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	60da      	str	r2, [r3, #12]
 800581e:	e003      	b.n	8005828 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8005820:	231a      	movs	r3, #26
 8005822:	18fb      	adds	r3, r7, r3
 8005824:	2201      	movs	r2, #1
 8005826:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	226a      	movs	r2, #106	@ 0x6a
 800582c:	2101      	movs	r1, #1
 800582e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2268      	movs	r2, #104	@ 0x68
 8005834:	2101      	movs	r1, #1
 8005836:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005844:	231a      	movs	r3, #26
 8005846:	18fb      	adds	r3, r7, r3
 8005848:	781b      	ldrb	r3, [r3, #0]
}
 800584a:	0018      	movs	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	b008      	add	sp, #32
 8005850:	bd80      	pop	{r7, pc}
 8005852:	46c0      	nop			@ (mov r8, r8)
 8005854:	cfff69f3 	.word	0xcfff69f3
 8005858:	ffffcfff 	.word	0xffffcfff
 800585c:	11fff4ff 	.word	0x11fff4ff
 8005860:	40013800 	.word	0x40013800
 8005864:	40021000 	.word	0x40021000
 8005868:	40004400 	.word	0x40004400
 800586c:	00f42400 	.word	0x00f42400
 8005870:	0800627c 	.word	0x0800627c

08005874 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005880:	2208      	movs	r2, #8
 8005882:	4013      	ands	r3, r2
 8005884:	d00b      	beq.n	800589e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	4a4a      	ldr	r2, [pc, #296]	@ (80059b8 <UART_AdvFeatureConfig+0x144>)
 800588e:	4013      	ands	r3, r2
 8005890:	0019      	movs	r1, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	430a      	orrs	r2, r1
 800589c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a2:	2201      	movs	r2, #1
 80058a4:	4013      	ands	r3, r2
 80058a6:	d00b      	beq.n	80058c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4a43      	ldr	r2, [pc, #268]	@ (80059bc <UART_AdvFeatureConfig+0x148>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	0019      	movs	r1, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c4:	2202      	movs	r2, #2
 80058c6:	4013      	ands	r3, r2
 80058c8:	d00b      	beq.n	80058e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	4a3b      	ldr	r2, [pc, #236]	@ (80059c0 <UART_AdvFeatureConfig+0x14c>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	0019      	movs	r1, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e6:	2204      	movs	r2, #4
 80058e8:	4013      	ands	r3, r2
 80058ea:	d00b      	beq.n	8005904 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	4a34      	ldr	r2, [pc, #208]	@ (80059c4 <UART_AdvFeatureConfig+0x150>)
 80058f4:	4013      	ands	r3, r2
 80058f6:	0019      	movs	r1, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005908:	2210      	movs	r2, #16
 800590a:	4013      	ands	r3, r2
 800590c:	d00b      	beq.n	8005926 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	4a2c      	ldr	r2, [pc, #176]	@ (80059c8 <UART_AdvFeatureConfig+0x154>)
 8005916:	4013      	ands	r3, r2
 8005918:	0019      	movs	r1, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592a:	2220      	movs	r2, #32
 800592c:	4013      	ands	r3, r2
 800592e:	d00b      	beq.n	8005948 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	4a25      	ldr	r2, [pc, #148]	@ (80059cc <UART_AdvFeatureConfig+0x158>)
 8005938:	4013      	ands	r3, r2
 800593a:	0019      	movs	r1, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	430a      	orrs	r2, r1
 8005946:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594c:	2240      	movs	r2, #64	@ 0x40
 800594e:	4013      	ands	r3, r2
 8005950:	d01d      	beq.n	800598e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	4a1d      	ldr	r2, [pc, #116]	@ (80059d0 <UART_AdvFeatureConfig+0x15c>)
 800595a:	4013      	ands	r3, r2
 800595c:	0019      	movs	r1, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800596e:	2380      	movs	r3, #128	@ 0x80
 8005970:	035b      	lsls	r3, r3, #13
 8005972:	429a      	cmp	r2, r3
 8005974:	d10b      	bne.n	800598e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	4a15      	ldr	r2, [pc, #84]	@ (80059d4 <UART_AdvFeatureConfig+0x160>)
 800597e:	4013      	ands	r3, r2
 8005980:	0019      	movs	r1, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005992:	2280      	movs	r2, #128	@ 0x80
 8005994:	4013      	ands	r3, r2
 8005996:	d00b      	beq.n	80059b0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	4a0e      	ldr	r2, [pc, #56]	@ (80059d8 <UART_AdvFeatureConfig+0x164>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	0019      	movs	r1, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	605a      	str	r2, [r3, #4]
  }
}
 80059b0:	46c0      	nop			@ (mov r8, r8)
 80059b2:	46bd      	mov	sp, r7
 80059b4:	b002      	add	sp, #8
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	ffff7fff 	.word	0xffff7fff
 80059bc:	fffdffff 	.word	0xfffdffff
 80059c0:	fffeffff 	.word	0xfffeffff
 80059c4:	fffbffff 	.word	0xfffbffff
 80059c8:	ffffefff 	.word	0xffffefff
 80059cc:	ffffdfff 	.word	0xffffdfff
 80059d0:	ffefffff 	.word	0xffefffff
 80059d4:	ff9fffff 	.word	0xff9fffff
 80059d8:	fff7ffff 	.word	0xfff7ffff

080059dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b092      	sub	sp, #72	@ 0x48
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2290      	movs	r2, #144	@ 0x90
 80059e8:	2100      	movs	r1, #0
 80059ea:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059ec:	f7fb fc46 	bl	800127c <HAL_GetTick>
 80059f0:	0003      	movs	r3, r0
 80059f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2208      	movs	r2, #8
 80059fc:	4013      	ands	r3, r2
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d12d      	bne.n	8005a5e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a04:	2280      	movs	r2, #128	@ 0x80
 8005a06:	0391      	lsls	r1, r2, #14
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	4a47      	ldr	r2, [pc, #284]	@ (8005b28 <UART_CheckIdleState+0x14c>)
 8005a0c:	9200      	str	r2, [sp, #0]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f000 f88e 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8005a14:	1e03      	subs	r3, r0, #0
 8005a16:	d022      	beq.n	8005a5e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a18:	f3ef 8310 	mrs	r3, PRIMASK
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005a20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a22:	2301      	movs	r3, #1
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a28:	f383 8810 	msr	PRIMASK, r3
}
 8005a2c:	46c0      	nop			@ (mov r8, r8)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2180      	movs	r1, #128	@ 0x80
 8005a3a:	438a      	bics	r2, r1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	f383 8810 	msr	PRIMASK, r3
}
 8005a48:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2288      	movs	r2, #136	@ 0x88
 8005a4e:	2120      	movs	r1, #32
 8005a50:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2284      	movs	r2, #132	@ 0x84
 8005a56:	2100      	movs	r1, #0
 8005a58:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e060      	b.n	8005b20 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2204      	movs	r2, #4
 8005a66:	4013      	ands	r3, r2
 8005a68:	2b04      	cmp	r3, #4
 8005a6a:	d146      	bne.n	8005afa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a6e:	2280      	movs	r2, #128	@ 0x80
 8005a70:	03d1      	lsls	r1, r2, #15
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	4a2c      	ldr	r2, [pc, #176]	@ (8005b28 <UART_CheckIdleState+0x14c>)
 8005a76:	9200      	str	r2, [sp, #0]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f000 f859 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8005a7e:	1e03      	subs	r3, r0, #0
 8005a80:	d03b      	beq.n	8005afa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a82:	f3ef 8310 	mrs	r3, PRIMASK
 8005a86:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a88:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f383 8810 	msr	PRIMASK, r3
}
 8005a96:	46c0      	nop			@ (mov r8, r8)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4922      	ldr	r1, [pc, #136]	@ (8005b2c <UART_CheckIdleState+0x150>)
 8005aa4:	400a      	ands	r2, r1
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aaa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f383 8810 	msr	PRIMASK, r3
}
 8005ab2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ab4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ab8:	61bb      	str	r3, [r7, #24]
  return(result);
 8005aba:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005abc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005abe:	2301      	movs	r3, #1
 8005ac0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	f383 8810 	msr	PRIMASK, r3
}
 8005ac8:	46c0      	nop			@ (mov r8, r8)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689a      	ldr	r2, [r3, #8]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	438a      	bics	r2, r1
 8005ad8:	609a      	str	r2, [r3, #8]
 8005ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005adc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	f383 8810 	msr	PRIMASK, r3
}
 8005ae4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	228c      	movs	r2, #140	@ 0x8c
 8005aea:	2120      	movs	r1, #32
 8005aec:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2284      	movs	r2, #132	@ 0x84
 8005af2:	2100      	movs	r1, #0
 8005af4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e012      	b.n	8005b20 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2288      	movs	r2, #136	@ 0x88
 8005afe:	2120      	movs	r1, #32
 8005b00:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	228c      	movs	r2, #140	@ 0x8c
 8005b06:	2120      	movs	r1, #32
 8005b08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2284      	movs	r2, #132	@ 0x84
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	0018      	movs	r0, r3
 8005b22:	46bd      	mov	sp, r7
 8005b24:	b010      	add	sp, #64	@ 0x40
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	01ffffff 	.word	0x01ffffff
 8005b2c:	fffffedf 	.word	0xfffffedf

08005b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	1dfb      	adds	r3, r7, #7
 8005b3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b40:	e051      	b.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	3301      	adds	r3, #1
 8005b46:	d04e      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b48:	f7fb fb98 	bl	800127c <HAL_GetTick>
 8005b4c:	0002      	movs	r2, r0
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d302      	bcc.n	8005b5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d101      	bne.n	8005b62 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e051      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2204      	movs	r2, #4
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	d03b      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	2b80      	cmp	r3, #128	@ 0x80
 8005b72:	d038      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b40      	cmp	r3, #64	@ 0x40
 8005b78:	d035      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	2208      	movs	r2, #8
 8005b82:	4013      	ands	r3, r2
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	d111      	bne.n	8005bac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2208      	movs	r2, #8
 8005b8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	0018      	movs	r0, r3
 8005b94:	f000 f87c 	bl	8005c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2290      	movs	r2, #144	@ 0x90
 8005b9c:	2108      	movs	r1, #8
 8005b9e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2284      	movs	r2, #132	@ 0x84
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e02c      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	69da      	ldr	r2, [r3, #28]
 8005bb2:	2380      	movs	r3, #128	@ 0x80
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	401a      	ands	r2, r3
 8005bb8:	2380      	movs	r3, #128	@ 0x80
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d112      	bne.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2280      	movs	r2, #128	@ 0x80
 8005bc6:	0112      	lsls	r2, r2, #4
 8005bc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	0018      	movs	r0, r3
 8005bce:	f000 f85f 	bl	8005c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2290      	movs	r2, #144	@ 0x90
 8005bd6:	2120      	movs	r1, #32
 8005bd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2284      	movs	r2, #132	@ 0x84
 8005bde:	2100      	movs	r1, #0
 8005be0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e00f      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	425a      	negs	r2, r3
 8005bf6:	4153      	adcs	r3, r2
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	001a      	movs	r2, r3
 8005bfc:	1dfb      	adds	r3, r7, #7
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d09e      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	0018      	movs	r0, r3
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	b004      	add	sp, #16
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	@ 0x28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c22:	2301      	movs	r3, #1
 8005c24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f383 8810 	msr	PRIMASK, r3
}
 8005c2c:	46c0      	nop			@ (mov r8, r8)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	21c0      	movs	r1, #192	@ 0xc0
 8005c3a:	438a      	bics	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c4e:	617b      	str	r3, [r7, #20]
  return(result);
 8005c50:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005c52:	623b      	str	r3, [r7, #32]
 8005c54:	2301      	movs	r3, #1
 8005c56:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	f383 8810 	msr	PRIMASK, r3
}
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4908      	ldr	r1, [pc, #32]	@ (8005c8c <UART_EndTxTransfer+0x7c>)
 8005c6c:	400a      	ands	r2, r1
 8005c6e:	609a      	str	r2, [r3, #8]
 8005c70:	6a3b      	ldr	r3, [r7, #32]
 8005c72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	f383 8810 	msr	PRIMASK, r3
}
 8005c7a:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2288      	movs	r2, #136	@ 0x88
 8005c80:	2120      	movs	r1, #32
 8005c82:	5099      	str	r1, [r3, r2]
}
 8005c84:	46c0      	nop			@ (mov r8, r8)
 8005c86:	46bd      	mov	sp, r7
 8005c88:	b00a      	add	sp, #40	@ 0x28
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	ff7fffff 	.word	0xff7fffff

08005c90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b08e      	sub	sp, #56	@ 0x38
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c98:	f3ef 8310 	mrs	r3, PRIMASK
 8005c9c:	617b      	str	r3, [r7, #20]
  return(result);
 8005c9e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ca0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	f383 8810 	msr	PRIMASK, r3
}
 8005cac:	46c0      	nop			@ (mov r8, r8)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4926      	ldr	r1, [pc, #152]	@ (8005d54 <UART_EndRxTransfer+0xc4>)
 8005cba:	400a      	ands	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	f383 8810 	msr	PRIMASK, r3
}
 8005cc8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cca:	f3ef 8310 	mrs	r3, PRIMASK
 8005cce:	623b      	str	r3, [r7, #32]
  return(result);
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	f383 8810 	msr	PRIMASK, r3
}
 8005cde:	46c0      	nop			@ (mov r8, r8)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689a      	ldr	r2, [r3, #8]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	491b      	ldr	r1, [pc, #108]	@ (8005d58 <UART_EndRxTransfer+0xc8>)
 8005cec:	400a      	ands	r2, r1
 8005cee:	609a      	str	r2, [r3, #8]
 8005cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf6:	f383 8810 	msr	PRIMASK, r3
}
 8005cfa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d118      	bne.n	8005d36 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d04:	f3ef 8310 	mrs	r3, PRIMASK
 8005d08:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d0a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d0e:	2301      	movs	r3, #1
 8005d10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f383 8810 	msr	PRIMASK, r3
}
 8005d18:	46c0      	nop			@ (mov r8, r8)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2110      	movs	r1, #16
 8005d26:	438a      	bics	r2, r1
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f383 8810 	msr	PRIMASK, r3
}
 8005d34:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	228c      	movs	r2, #140	@ 0x8c
 8005d3a:	2120      	movs	r1, #32
 8005d3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005d4a:	46c0      	nop			@ (mov r8, r8)
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	b00e      	add	sp, #56	@ 0x38
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	46c0      	nop			@ (mov r8, r8)
 8005d54:	fffffedf 	.word	0xfffffedf
 8005d58:	effffffe 	.word	0xeffffffe

08005d5c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08c      	sub	sp, #48	@ 0x30
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2220      	movs	r2, #32
 8005d72:	4013      	ands	r3, r2
 8005d74:	d135      	bne.n	8005de2 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	2256      	movs	r2, #86	@ 0x56
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d82:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d84:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d88:	2301      	movs	r3, #1
 8005d8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f383 8810 	msr	PRIMASK, r3
}
 8005d92:	46c0      	nop			@ (mov r8, r8)
 8005d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	689a      	ldr	r2, [r3, #8]
 8005d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2180      	movs	r1, #128	@ 0x80
 8005da0:	438a      	bics	r2, r1
 8005da2:	609a      	str	r2, [r3, #8]
 8005da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f383 8810 	msr	PRIMASK, r3
}
 8005dae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005db0:	f3ef 8310 	mrs	r3, PRIMASK
 8005db4:	61bb      	str	r3, [r7, #24]
  return(result);
 8005db6:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dba:	2301      	movs	r3, #1
 8005dbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	f383 8810 	msr	PRIMASK, r3
}
 8005dc4:	46c0      	nop			@ (mov r8, r8)
 8005dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2140      	movs	r1, #64	@ 0x40
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	f383 8810 	msr	PRIMASK, r3
}
 8005de0:	e004      	b.n	8005dec <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8005de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de4:	0018      	movs	r0, r3
 8005de6:	f7ff fbb7 	bl	8005558 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dea:	46c0      	nop			@ (mov r8, r8)
 8005dec:	46c0      	nop			@ (mov r8, r8)
 8005dee:	46bd      	mov	sp, r7
 8005df0:	b00c      	add	sp, #48	@ 0x30
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	0018      	movs	r0, r3
 8005e06:	f7ff fbaf 	bl	8005568 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e0a:	46c0      	nop			@ (mov r8, r8)
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	b004      	add	sp, #16
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b086      	sub	sp, #24
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	2288      	movs	r2, #136	@ 0x88
 8005e24:	589b      	ldr	r3, [r3, r2]
 8005e26:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	228c      	movs	r2, #140	@ 0x8c
 8005e2c:	589b      	ldr	r3, [r3, r2]
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	2280      	movs	r2, #128	@ 0x80
 8005e38:	4013      	ands	r3, r2
 8005e3a:	2b80      	cmp	r3, #128	@ 0x80
 8005e3c:	d10a      	bne.n	8005e54 <UART_DMAError+0x42>
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	2b21      	cmp	r3, #33	@ 0x21
 8005e42:	d107      	bne.n	8005e54 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2256      	movs	r2, #86	@ 0x56
 8005e48:	2100      	movs	r1, #0
 8005e4a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	0018      	movs	r0, r3
 8005e50:	f7ff fede 	bl	8005c10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	2240      	movs	r2, #64	@ 0x40
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	2b40      	cmp	r3, #64	@ 0x40
 8005e60:	d10a      	bne.n	8005e78 <UART_DMAError+0x66>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2b22      	cmp	r3, #34	@ 0x22
 8005e66:	d107      	bne.n	8005e78 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	225e      	movs	r2, #94	@ 0x5e
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	0018      	movs	r0, r3
 8005e74:	f7ff ff0c 	bl	8005c90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	2290      	movs	r2, #144	@ 0x90
 8005e7c:	589b      	ldr	r3, [r3, r2]
 8005e7e:	2210      	movs	r2, #16
 8005e80:	431a      	orrs	r2, r3
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2190      	movs	r1, #144	@ 0x90
 8005e86:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f7ff fb74 	bl	8005578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e90:	46c0      	nop			@ (mov r8, r8)
 8005e92:	46bd      	mov	sp, r7
 8005e94:	b006      	add	sp, #24
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	225e      	movs	r2, #94	@ 0x5e
 8005eaa:	2100      	movs	r1, #0
 8005eac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2256      	movs	r2, #86	@ 0x56
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f7ff fb5d 	bl	8005578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ebe:	46c0      	nop			@ (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b004      	add	sp, #16
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b086      	sub	sp, #24
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ece:	f3ef 8310 	mrs	r3, PRIMASK
 8005ed2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	2301      	movs	r3, #1
 8005eda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f383 8810 	msr	PRIMASK, r3
}
 8005ee2:	46c0      	nop			@ (mov r8, r8)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2140      	movs	r1, #64	@ 0x40
 8005ef0:	438a      	bics	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	f383 8810 	msr	PRIMASK, r3
}
 8005efe:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2288      	movs	r2, #136	@ 0x88
 8005f04:	2120      	movs	r1, #32
 8005f06:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f7ff fb21 	bl	8005558 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f16:	46c0      	nop			@ (mov r8, r8)
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	b006      	add	sp, #24
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	b082      	sub	sp, #8
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f26:	46c0      	nop			@ (mov r8, r8)
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	b002      	add	sp, #8
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005f36:	46c0      	nop			@ (mov r8, r8)
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	b002      	add	sp, #8
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b082      	sub	sp, #8
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005f46:	46c0      	nop			@ (mov r8, r8)
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	b002      	add	sp, #8
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2284      	movs	r2, #132	@ 0x84
 8005f5c:	5c9b      	ldrb	r3, [r3, r2]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d101      	bne.n	8005f66 <HAL_UARTEx_DisableFifoMode+0x16>
 8005f62:	2302      	movs	r3, #2
 8005f64:	e027      	b.n	8005fb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2284      	movs	r2, #132	@ 0x84
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2288      	movs	r2, #136	@ 0x88
 8005f72:	2124      	movs	r1, #36	@ 0x24
 8005f74:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2101      	movs	r1, #1
 8005f8a:	438a      	bics	r2, r1
 8005f8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4a0b      	ldr	r2, [pc, #44]	@ (8005fc0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005f92:	4013      	ands	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2288      	movs	r2, #136	@ 0x88
 8005fa8:	2120      	movs	r1, #32
 8005faa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2284      	movs	r2, #132	@ 0x84
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	b004      	add	sp, #16
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	46c0      	nop			@ (mov r8, r8)
 8005fc0:	dfffffff 	.word	0xdfffffff

08005fc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2284      	movs	r2, #132	@ 0x84
 8005fd2:	5c9b      	ldrb	r3, [r3, r2]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d101      	bne.n	8005fdc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e02e      	b.n	800603a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2284      	movs	r2, #132	@ 0x84
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2288      	movs	r2, #136	@ 0x88
 8005fe8:	2124      	movs	r1, #36	@ 0x24
 8005fea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2101      	movs	r1, #1
 8006000:	438a      	bics	r2, r1
 8006002:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	08d9      	lsrs	r1, r3, #3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	0018      	movs	r0, r3
 800601c:	f000 f854 	bl	80060c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2288      	movs	r2, #136	@ 0x88
 800602c:	2120      	movs	r1, #32
 800602e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2284      	movs	r2, #132	@ 0x84
 8006034:	2100      	movs	r1, #0
 8006036:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	0018      	movs	r0, r3
 800603c:	46bd      	mov	sp, r7
 800603e:	b004      	add	sp, #16
 8006040:	bd80      	pop	{r7, pc}
	...

08006044 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2284      	movs	r2, #132	@ 0x84
 8006052:	5c9b      	ldrb	r3, [r3, r2]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d101      	bne.n	800605c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006058:	2302      	movs	r3, #2
 800605a:	e02f      	b.n	80060bc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2284      	movs	r2, #132	@ 0x84
 8006060:	2101      	movs	r1, #1
 8006062:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2288      	movs	r2, #136	@ 0x88
 8006068:	2124      	movs	r1, #36	@ 0x24
 800606a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2101      	movs	r1, #1
 8006080:	438a      	bics	r2, r1
 8006082:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	4a0e      	ldr	r2, [pc, #56]	@ (80060c4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800608c:	4013      	ands	r3, r2
 800608e:	0019      	movs	r1, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	0018      	movs	r0, r3
 800609e:	f000 f813 	bl	80060c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2288      	movs	r2, #136	@ 0x88
 80060ae:	2120      	movs	r1, #32
 80060b0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2284      	movs	r2, #132	@ 0x84
 80060b6:	2100      	movs	r1, #0
 80060b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	0018      	movs	r0, r3
 80060be:	46bd      	mov	sp, r7
 80060c0:	b004      	add	sp, #16
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	f1ffffff 	.word	0xf1ffffff

080060c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80060c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d108      	bne.n	80060ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	226a      	movs	r2, #106	@ 0x6a
 80060dc:	2101      	movs	r1, #1
 80060de:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2268      	movs	r2, #104	@ 0x68
 80060e4:	2101      	movs	r1, #1
 80060e6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80060e8:	e043      	b.n	8006172 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80060ea:	260f      	movs	r6, #15
 80060ec:	19bb      	adds	r3, r7, r6
 80060ee:	2208      	movs	r2, #8
 80060f0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80060f2:	200e      	movs	r0, #14
 80060f4:	183b      	adds	r3, r7, r0
 80060f6:	2208      	movs	r2, #8
 80060f8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	0e5b      	lsrs	r3, r3, #25
 8006102:	b2da      	uxtb	r2, r3
 8006104:	240d      	movs	r4, #13
 8006106:	193b      	adds	r3, r7, r4
 8006108:	2107      	movs	r1, #7
 800610a:	400a      	ands	r2, r1
 800610c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	0f5b      	lsrs	r3, r3, #29
 8006116:	b2da      	uxtb	r2, r3
 8006118:	250c      	movs	r5, #12
 800611a:	197b      	adds	r3, r7, r5
 800611c:	2107      	movs	r1, #7
 800611e:	400a      	ands	r2, r1
 8006120:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006122:	183b      	adds	r3, r7, r0
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	197a      	adds	r2, r7, r5
 8006128:	7812      	ldrb	r2, [r2, #0]
 800612a:	4914      	ldr	r1, [pc, #80]	@ (800617c <UARTEx_SetNbDataToProcess+0xb4>)
 800612c:	5c8a      	ldrb	r2, [r1, r2]
 800612e:	435a      	muls	r2, r3
 8006130:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006132:	197b      	adds	r3, r7, r5
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	4a12      	ldr	r2, [pc, #72]	@ (8006180 <UARTEx_SetNbDataToProcess+0xb8>)
 8006138:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800613a:	0019      	movs	r1, r3
 800613c:	f7fa f86a 	bl	8000214 <__divsi3>
 8006140:	0003      	movs	r3, r0
 8006142:	b299      	uxth	r1, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	226a      	movs	r2, #106	@ 0x6a
 8006148:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800614a:	19bb      	adds	r3, r7, r6
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	193a      	adds	r2, r7, r4
 8006150:	7812      	ldrb	r2, [r2, #0]
 8006152:	490a      	ldr	r1, [pc, #40]	@ (800617c <UARTEx_SetNbDataToProcess+0xb4>)
 8006154:	5c8a      	ldrb	r2, [r1, r2]
 8006156:	435a      	muls	r2, r3
 8006158:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800615a:	193b      	adds	r3, r7, r4
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	4a08      	ldr	r2, [pc, #32]	@ (8006180 <UARTEx_SetNbDataToProcess+0xb8>)
 8006160:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006162:	0019      	movs	r1, r3
 8006164:	f7fa f856 	bl	8000214 <__divsi3>
 8006168:	0003      	movs	r3, r0
 800616a:	b299      	uxth	r1, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2268      	movs	r2, #104	@ 0x68
 8006170:	5299      	strh	r1, [r3, r2]
}
 8006172:	46c0      	nop			@ (mov r8, r8)
 8006174:	46bd      	mov	sp, r7
 8006176:	b005      	add	sp, #20
 8006178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800617a:	46c0      	nop			@ (mov r8, r8)
 800617c:	08006294 	.word	0x08006294
 8006180:	0800629c 	.word	0x0800629c

08006184 <memset>:
 8006184:	0003      	movs	r3, r0
 8006186:	1882      	adds	r2, r0, r2
 8006188:	4293      	cmp	r3, r2
 800618a:	d100      	bne.n	800618e <memset+0xa>
 800618c:	4770      	bx	lr
 800618e:	7019      	strb	r1, [r3, #0]
 8006190:	3301      	adds	r3, #1
 8006192:	e7f9      	b.n	8006188 <memset+0x4>

08006194 <__libc_init_array>:
 8006194:	b570      	push	{r4, r5, r6, lr}
 8006196:	2600      	movs	r6, #0
 8006198:	4c0c      	ldr	r4, [pc, #48]	@ (80061cc <__libc_init_array+0x38>)
 800619a:	4d0d      	ldr	r5, [pc, #52]	@ (80061d0 <__libc_init_array+0x3c>)
 800619c:	1b64      	subs	r4, r4, r5
 800619e:	10a4      	asrs	r4, r4, #2
 80061a0:	42a6      	cmp	r6, r4
 80061a2:	d109      	bne.n	80061b8 <__libc_init_array+0x24>
 80061a4:	2600      	movs	r6, #0
 80061a6:	f000 f819 	bl	80061dc <_init>
 80061aa:	4c0a      	ldr	r4, [pc, #40]	@ (80061d4 <__libc_init_array+0x40>)
 80061ac:	4d0a      	ldr	r5, [pc, #40]	@ (80061d8 <__libc_init_array+0x44>)
 80061ae:	1b64      	subs	r4, r4, r5
 80061b0:	10a4      	asrs	r4, r4, #2
 80061b2:	42a6      	cmp	r6, r4
 80061b4:	d105      	bne.n	80061c2 <__libc_init_array+0x2e>
 80061b6:	bd70      	pop	{r4, r5, r6, pc}
 80061b8:	00b3      	lsls	r3, r6, #2
 80061ba:	58eb      	ldr	r3, [r5, r3]
 80061bc:	4798      	blx	r3
 80061be:	3601      	adds	r6, #1
 80061c0:	e7ee      	b.n	80061a0 <__libc_init_array+0xc>
 80061c2:	00b3      	lsls	r3, r6, #2
 80061c4:	58eb      	ldr	r3, [r5, r3]
 80061c6:	4798      	blx	r3
 80061c8:	3601      	adds	r6, #1
 80061ca:	e7f2      	b.n	80061b2 <__libc_init_array+0x1e>
 80061cc:	080062a4 	.word	0x080062a4
 80061d0:	080062a4 	.word	0x080062a4
 80061d4:	080062a8 	.word	0x080062a8
 80061d8:	080062a4 	.word	0x080062a4

080061dc <_init>:
 80061dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061de:	46c0      	nop			@ (mov r8, r8)
 80061e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061e2:	bc08      	pop	{r3}
 80061e4:	469e      	mov	lr, r3
 80061e6:	4770      	bx	lr

080061e8 <_fini>:
 80061e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ea:	46c0      	nop			@ (mov r8, r8)
 80061ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ee:	bc08      	pop	{r3}
 80061f0:	469e      	mov	lr, r3
 80061f2:	4770      	bx	lr
