[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile

[Configurations]
compile=project

[Library]
project=.\project\project.lib

[$LibMap$]
project=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=test_bench|arc|0  
ShowHide=ShowTopLevel
Selected=

[Files]
/system.vhd=-1

[Files.Data]
.\src\system.vhd=VHDL Source Code

