$date
	Thu Feb 12 18:42:04 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PIPO_register_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var reg 1 % clk $end
$var reg 4 & d [3:0] $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 4 ( d [3:0] $end
$var wire 1 ' rst $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var reg 4 ) sr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
1'
b0 &
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
0'
#15
1%
#20
0%
b1111 &
b1111 (
#25
1$
1#
1"
1!
b1111 )
1%
#30
0%
b1011 &
b1011 (
#35
0"
b1011 )
1%
#40
0%
b1001 &
b1001 (
#45
0#
b1001 )
1%
#50
0%
b101 &
b101 (
#55
1"
0!
b101 )
1%
#60
0%
#65
1%
#70
0%
