
usb_host_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  0800d650  0800d650  0001d650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d784  0800d784  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800d784  0800d784  0001d784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d78c  0800d78c  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d78c  0800d78c  0001d78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d790  0800d790  0001d790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800d794  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000564c  20000094  0800d828  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  200056e0  0800d828  000256e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034af5  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006210  00000000  00000000  00054bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002140  00000000  00000000  0005add0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ed0  00000000  00000000  0005cf10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00009c33  00000000  00000000  0005ede0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002121e  00000000  00000000  00068a13  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dfad3  00000000  00000000  00089c31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00169704  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cc8  00000000  00000000  00169780  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d638 	.word	0x0800d638

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800d638 	.word	0x0800d638

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 fdae 	bl	8001034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f854 	bl	8000584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 f992 	bl	8000804 <MX_GPIO_Init>
  MX_I2S3_Init();
 80004e0:	f000 f900 	bl	80006e4 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e4:	f000 f92e 	bl	8000744 <MX_SPI1_Init>
  MX_I2C1_Init();
 80004e8:	f000 f8ce 	bl	8000688 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80004ec:	f000 f960 	bl	80007b0 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80004f0:	f006 f994 	bl	800681c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004f4:	f009 fcfc 	bl	8009ef0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of memoryToFilter */
  memoryToFilterHandle = osMessageQueueNew (32, sizeof(uint8_t), &memoryToFilter_attributes);
 80004f8:	4a15      	ldr	r2, [pc, #84]	; (8000550 <main+0x80>)
 80004fa:	2101      	movs	r1, #1
 80004fc:	2020      	movs	r0, #32
 80004fe:	f009 fe35 	bl	800a16c <osMessageQueueNew>
 8000502:	4602      	mov	r2, r0
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <main+0x84>)
 8000506:	601a      	str	r2, [r3, #0]

  /* creation of filterToUART */
  filterToUARTHandle = osMessageQueueNew (32, sizeof(uint8_t), &filterToUART_attributes);
 8000508:	4a13      	ldr	r2, [pc, #76]	; (8000558 <main+0x88>)
 800050a:	2101      	movs	r1, #1
 800050c:	2020      	movs	r0, #32
 800050e:	f009 fe2d 	bl	800a16c <osMessageQueueNew>
 8000512:	4602      	mov	r2, r0
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <main+0x8c>)
 8000516:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readFromMemory */
  readFromMemoryHandle = osThreadNew(StartReadFromMemory, NULL, &readFromMemory_attributes);
 8000518:	4a11      	ldr	r2, [pc, #68]	; (8000560 <main+0x90>)
 800051a:	2100      	movs	r1, #0
 800051c:	4811      	ldr	r0, [pc, #68]	; (8000564 <main+0x94>)
 800051e:	f009 fd51 	bl	8009fc4 <osThreadNew>
 8000522:	4602      	mov	r2, r0
 8000524:	4b10      	ldr	r3, [pc, #64]	; (8000568 <main+0x98>)
 8000526:	601a      	str	r2, [r3, #0]

  /* creation of filter */
  filterHandle = osThreadNew(StartFilter, NULL, &filter_attributes);
 8000528:	4a10      	ldr	r2, [pc, #64]	; (800056c <main+0x9c>)
 800052a:	2100      	movs	r1, #0
 800052c:	4810      	ldr	r0, [pc, #64]	; (8000570 <main+0xa0>)
 800052e:	f009 fd49 	bl	8009fc4 <osThreadNew>
 8000532:	4602      	mov	r2, r0
 8000534:	4b0f      	ldr	r3, [pc, #60]	; (8000574 <main+0xa4>)
 8000536:	601a      	str	r2, [r3, #0]

  /* creation of sendUART */
  sendUARTHandle = osThreadNew(StartSendUART, NULL, &sendUART_attributes);
 8000538:	4a0f      	ldr	r2, [pc, #60]	; (8000578 <main+0xa8>)
 800053a:	2100      	movs	r1, #0
 800053c:	480f      	ldr	r0, [pc, #60]	; (800057c <main+0xac>)
 800053e:	f009 fd41 	bl	8009fc4 <osThreadNew>
 8000542:	4602      	mov	r2, r0
 8000544:	4b0e      	ldr	r3, [pc, #56]	; (8000580 <main+0xb0>)
 8000546:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000548:	f009 fd06 	bl	8009f58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800054c:	e7fe      	b.n	800054c <main+0x7c>
 800054e:	bf00      	nop
 8000550:	0800d728 	.word	0x0800d728
 8000554:	200049d8 	.word	0x200049d8
 8000558:	0800d740 	.word	0x0800d740
 800055c:	200049e0 	.word	0x200049e0
 8000560:	0800d6bc 	.word	0x0800d6bc
 8000564:	08000a01 	.word	0x08000a01
 8000568:	200049dc 	.word	0x200049dc
 800056c:	0800d6e0 	.word	0x0800d6e0
 8000570:	08000a89 	.word	0x08000a89
 8000574:	20004a3c 	.word	0x20004a3c
 8000578:	0800d704 	.word	0x0800d704
 800057c:	08000ac1 	.word	0x08000ac1
 8000580:	20004a38 	.word	0x20004a38

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b098      	sub	sp, #96	; 0x60
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800058e:	2230      	movs	r2, #48	; 0x30
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f00c ff8d 	bl	800d4b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000598:	f107 031c 	add.w	r3, r7, #28
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	4b31      	ldr	r3, [pc, #196]	; (8000680 <SystemClock_Config+0xfc>)
 80005bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005be:	4a30      	ldr	r2, [pc, #192]	; (8000680 <SystemClock_Config+0xfc>)
 80005c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c4:	6413      	str	r3, [r2, #64]	; 0x40
 80005c6:	4b2e      	ldr	r3, [pc, #184]	; (8000680 <SystemClock_Config+0xfc>)
 80005c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	4b2b      	ldr	r3, [pc, #172]	; (8000684 <SystemClock_Config+0x100>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a2a      	ldr	r2, [pc, #168]	; (8000684 <SystemClock_Config+0x100>)
 80005dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	4b28      	ldr	r3, [pc, #160]	; (8000684 <SystemClock_Config+0x100>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ee:	2301      	movs	r3, #1
 80005f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005f8:	2302      	movs	r3, #2
 80005fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000600:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000602:	2308      	movs	r3, #8
 8000604:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000606:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800060a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800060c:	2302      	movs	r3, #2
 800060e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000610:	2307      	movs	r3, #7
 8000612:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000614:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000618:	4618      	mov	r0, r3
 800061a:	f003 faef 	bl	8003bfc <HAL_RCC_OscConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000624:	f000 fa8a 	bl	8000b3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000628:	230f      	movs	r3, #15
 800062a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062c:	2302      	movs	r3, #2
 800062e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000634:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000638:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800063a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000640:	f107 031c 	add.w	r3, r7, #28
 8000644:	2105      	movs	r1, #5
 8000646:	4618      	mov	r0, r3
 8000648:	f003 fd48 	bl	80040dc <HAL_RCC_ClockConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000652:	f000 fa73 	bl	8000b3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000656:	2301      	movs	r3, #1
 8000658:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800065a:	23c0      	movs	r3, #192	; 0xc0
 800065c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800065e:	2302      	movs	r3, #2
 8000660:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4618      	mov	r0, r3
 8000668:	f003 ff5c 	bl	8004524 <HAL_RCCEx_PeriphCLKConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000672:	f000 fa63 	bl	8000b3c <Error_Handler>
  }
}
 8000676:	bf00      	nop
 8000678:	3760      	adds	r7, #96	; 0x60
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40023800 	.word	0x40023800
 8000684:	40007000 	.word	0x40007000

08000688 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <MX_I2C1_Init+0x50>)
 800068e:	4a13      	ldr	r2, [pc, #76]	; (80006dc <MX_I2C1_Init+0x54>)
 8000690:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000692:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <MX_I2C1_Init+0x50>)
 8000694:	4a12      	ldr	r2, [pc, #72]	; (80006e0 <MX_I2C1_Init+0x58>)
 8000696:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <MX_I2C1_Init+0x50>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006ac:	4b0a      	ldr	r3, [pc, #40]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006b2:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006b8:	4b07      	ldr	r3, [pc, #28]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006be:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006c4:	4804      	ldr	r0, [pc, #16]	; (80006d8 <MX_I2C1_Init+0x50>)
 80006c6:	f002 fcc1 	bl	800304c <HAL_I2C_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006d0:	f000 fa34 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200049e4 	.word	0x200049e4
 80006dc:	40005400 	.word	0x40005400
 80006e0:	000186a0 	.word	0x000186a0

080006e4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006e8:	4b13      	ldr	r3, [pc, #76]	; (8000738 <MX_I2S3_Init+0x54>)
 80006ea:	4a14      	ldr	r2, [pc, #80]	; (800073c <MX_I2S3_Init+0x58>)
 80006ec:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006ee:	4b12      	ldr	r3, [pc, #72]	; (8000738 <MX_I2S3_Init+0x54>)
 80006f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006f6:	4b10      	ldr	r3, [pc, #64]	; (8000738 <MX_I2S3_Init+0x54>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006fc:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <MX_I2S3_Init+0x54>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000702:	4b0d      	ldr	r3, [pc, #52]	; (8000738 <MX_I2S3_Init+0x54>)
 8000704:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000708:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <MX_I2S3_Init+0x54>)
 800070c:	4a0c      	ldr	r2, [pc, #48]	; (8000740 <MX_I2S3_Init+0x5c>)
 800070e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000710:	4b09      	ldr	r3, [pc, #36]	; (8000738 <MX_I2S3_Init+0x54>)
 8000712:	2200      	movs	r2, #0
 8000714:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000716:	4b08      	ldr	r3, [pc, #32]	; (8000738 <MX_I2S3_Init+0x54>)
 8000718:	2200      	movs	r2, #0
 800071a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <MX_I2S3_Init+0x54>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000722:	4805      	ldr	r0, [pc, #20]	; (8000738 <MX_I2S3_Init+0x54>)
 8000724:	f002 fdca 	bl	80032bc <HAL_I2S_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800072e:	f000 fa05 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20004ad8 	.word	0x20004ad8
 800073c:	40003c00 	.word	0x40003c00
 8000740:	00017700 	.word	0x00017700

08000744 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000748:	4b17      	ldr	r3, [pc, #92]	; (80007a8 <MX_SPI1_Init+0x64>)
 800074a:	4a18      	ldr	r2, [pc, #96]	; (80007ac <MX_SPI1_Init+0x68>)
 800074c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800074e:	4b16      	ldr	r3, [pc, #88]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000750:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000754:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000756:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800075c:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <MX_SPI1_Init+0x64>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000768:	4b0f      	ldr	r3, [pc, #60]	; (80007a8 <MX_SPI1_Init+0x64>)
 800076a:	2200      	movs	r2, #0
 800076c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000774:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000776:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077c:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <MX_SPI1_Init+0x64>)
 800077e:	2200      	movs	r2, #0
 8000780:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000782:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000784:	2200      	movs	r2, #0
 8000786:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <MX_SPI1_Init+0x64>)
 800078a:	2200      	movs	r2, #0
 800078c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000790:	220a      	movs	r2, #10
 8000792:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000794:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_SPI1_Init+0x64>)
 8000796:	f004 f803 	bl	80047a0 <HAL_SPI_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007a0:	f000 f9cc 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20004a40 	.word	0x20004a40
 80007ac:	40013000 	.word	0x40013000

080007b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b4:	4b11      	ldr	r3, [pc, #68]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007b6:	4a12      	ldr	r2, [pc, #72]	; (8000800 <MX_USART2_UART_Init+0x50>)
 80007b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ba:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d6:	2208      	movs	r2, #8
 80007d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e8:	f004 fa7c 	bl	8004ce4 <HAL_UART_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007f2:	f000 f9a3 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20004a98 	.word	0x20004a98
 8000800:	40004400 	.word	0x40004400

08000804 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08c      	sub	sp, #48	; 0x30
 8000808:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
 8000818:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
 800081e:	4b71      	ldr	r3, [pc, #452]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a70      	ldr	r2, [pc, #448]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000824:	f043 0310 	orr.w	r3, r3, #16
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b6e      	ldr	r3, [pc, #440]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0310 	and.w	r3, r3, #16
 8000832:	61bb      	str	r3, [r7, #24]
 8000834:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	617b      	str	r3, [r7, #20]
 800083a:	4b6a      	ldr	r3, [pc, #424]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a69      	ldr	r2, [pc, #420]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b67      	ldr	r3, [pc, #412]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	617b      	str	r3, [r7, #20]
 8000850:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
 8000856:	4b63      	ldr	r3, [pc, #396]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a62      	ldr	r2, [pc, #392]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 800085c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b60      	ldr	r3, [pc, #384]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b5c      	ldr	r3, [pc, #368]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a5b      	ldr	r2, [pc, #364]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b59      	ldr	r3, [pc, #356]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	4b55      	ldr	r3, [pc, #340]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a54      	ldr	r2, [pc, #336]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b52      	ldr	r3, [pc, #328]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0302 	and.w	r3, r3, #2
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b4e      	ldr	r3, [pc, #312]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a4d      	ldr	r2, [pc, #308]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 80008b0:	f043 0308 	orr.w	r3, r3, #8
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b4b      	ldr	r3, [pc, #300]	; (80009e4 <MX_GPIO_Init+0x1e0>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0308 	and.w	r3, r3, #8
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2108      	movs	r1, #8
 80008c6:	4848      	ldr	r0, [pc, #288]	; (80009e8 <MX_GPIO_Init+0x1e4>)
 80008c8:	f000 feb6 	bl	8001638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008cc:	2201      	movs	r2, #1
 80008ce:	2101      	movs	r1, #1
 80008d0:	4846      	ldr	r0, [pc, #280]	; (80009ec <MX_GPIO_Init+0x1e8>)
 80008d2:	f000 feb1 	bl	8001638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008d6:	2200      	movs	r2, #0
 80008d8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008dc:	4844      	ldr	r0, [pc, #272]	; (80009f0 <MX_GPIO_Init+0x1ec>)
 80008de:	f000 feab 	bl	8001638 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008e2:	2308      	movs	r3, #8
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	483b      	ldr	r0, [pc, #236]	; (80009e8 <MX_GPIO_Init+0x1e4>)
 80008fa:	f000 fd03 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008fe:	2301      	movs	r3, #1
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4835      	ldr	r0, [pc, #212]	; (80009ec <MX_GPIO_Init+0x1e8>)
 8000916:	f000 fcf5 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800091a:	2308      	movs	r3, #8
 800091c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2302      	movs	r3, #2
 8000920:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	2300      	movs	r3, #0
 8000928:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800092a:	2305      	movs	r3, #5
 800092c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	482d      	ldr	r0, [pc, #180]	; (80009ec <MX_GPIO_Init+0x1e8>)
 8000936:	f000 fce5 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093a:	2301      	movs	r3, #1
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800093e:	4b2d      	ldr	r3, [pc, #180]	; (80009f4 <MX_GPIO_Init+0x1f0>)
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	482a      	ldr	r0, [pc, #168]	; (80009f8 <MX_GPIO_Init+0x1f4>)
 800094e:	f000 fcd9 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000952:	2304      	movs	r3, #4
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	4825      	ldr	r0, [pc, #148]	; (80009fc <MX_GPIO_Init+0x1f8>)
 8000966:	f000 fccd 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800096a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	2302      	movs	r3, #2
 8000972:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800097c:	2305      	movs	r3, #5
 800097e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	481d      	ldr	r0, [pc, #116]	; (80009fc <MX_GPIO_Init+0x1f8>)
 8000988:	f000 fcbc 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800098c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000990:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	4812      	ldr	r0, [pc, #72]	; (80009f0 <MX_GPIO_Init+0x1ec>)
 80009a6:	f000 fcad 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009aa:	2320      	movs	r3, #32
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ae:	2300      	movs	r3, #0
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	480c      	ldr	r0, [pc, #48]	; (80009f0 <MX_GPIO_Init+0x1ec>)
 80009be:	f000 fca1 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <MX_GPIO_Init+0x1f0>)
 80009c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009ce:	f107 031c 	add.w	r3, r7, #28
 80009d2:	4619      	mov	r1, r3
 80009d4:	4804      	ldr	r0, [pc, #16]	; (80009e8 <MX_GPIO_Init+0x1e4>)
 80009d6:	f000 fc95 	bl	8001304 <HAL_GPIO_Init>

}
 80009da:	bf00      	nop
 80009dc:	3730      	adds	r7, #48	; 0x30
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40021000 	.word	0x40021000
 80009ec:	40020800 	.word	0x40020800
 80009f0:	40020c00 	.word	0x40020c00
 80009f4:	10120000 	.word	0x10120000
 80009f8:	40020000 	.word	0x40020000
 80009fc:	40020400 	.word	0x40020400

08000a00 <StartReadFromMemory>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReadFromMemory */
void StartReadFromMemory(void *argument)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000a08:	f00c f9d8 	bl	800cdbc <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  uint8_t sendToFilter = 0x01;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)
  {
	  USBH_Process(&hUsbHostFS);
 8000a10:	4819      	ldr	r0, [pc, #100]	; (8000a78 <StartReadFromMemory+0x78>)
 8000a12:	f007 fdc5 	bl	80085a0 <USBH_Process>

	  switch(Appli_state)
 8000a16:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <StartReadFromMemory+0x7c>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d81e      	bhi.n	8000a5c <StartReadFromMemory+0x5c>
 8000a1e:	a201      	add	r2, pc, #4	; (adr r2, 8000a24 <StartReadFromMemory+0x24>)
 8000a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a24:	08000a5d 	.word	0x08000a5d
 8000a28:	08000a35 	.word	0x08000a35
 8000a2c:	08000a5d 	.word	0x08000a5d
 8000a30:	08000a43 	.word	0x08000a43
	  	case APPLICATION_IDLE:
	  		break;

	  	case APPLICATION_START:
	  		//Turn green led on
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a3a:	4811      	ldr	r0, [pc, #68]	; (8000a80 <StartReadFromMemory+0x80>)
 8000a3c:	f000 fdfc 	bl	8001638 <HAL_GPIO_WritePin>
	  		break;
 8000a40:	e00c      	b.n	8000a5c <StartReadFromMemory+0x5c>
	  	case APPLICATION_READY:
	  		break;

	  	case APPLICATION_DISCONNECT:
	  		//Turn green led off
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a48:	480d      	ldr	r0, [pc, #52]	; (8000a80 <StartReadFromMemory+0x80>)
 8000a4a:	f000 fdf5 	bl	8001638 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000a4e:	2201      	movs	r2, #1
 8000a50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a54:	480a      	ldr	r0, [pc, #40]	; (8000a80 <StartReadFromMemory+0x80>)
 8000a56:	f000 fdef 	bl	8001638 <HAL_GPIO_WritePin>
	  		break;
 8000a5a:	bf00      	nop

	  }

	  osMessageQueuePut(memoryToFilterHandle, &sendToFilter, 0, 200);
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <StartReadFromMemory+0x84>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	f107 010f 	add.w	r1, r7, #15
 8000a64:	23c8      	movs	r3, #200	; 0xc8
 8000a66:	2200      	movs	r2, #0
 8000a68:	f009 fc06 	bl	800a278 <osMessageQueuePut>
	  osDelay(1000);
 8000a6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a70:	f009 fb4e 	bl	800a110 <osDelay>
	  USBH_Process(&hUsbHostFS);
 8000a74:	e7cc      	b.n	8000a10 <StartReadFromMemory+0x10>
 8000a76:	bf00      	nop
 8000a78:	20005034 	.word	0x20005034
 8000a7c:	200049cc 	.word	0x200049cc
 8000a80:	40020c00 	.word	0x40020c00
 8000a84:	200049d8 	.word	0x200049d8

08000a88 <StartFilter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFilter */
void StartFilter(void *argument)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	uint8_t bufferGetFromMemory[1];
	uint8_t sendToSendUART;
  /* Infinite loop */
  for(;;)
  {
	  osMessageQueueGet(memoryToFilterHandle, &bufferGetFromMemory, NULL, 1000);
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <StartFilter+0x30>)
 8000a92:	6818      	ldr	r0, [r3, #0]
 8000a94:	f107 010c 	add.w	r1, r7, #12
 8000a98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f009 fc5f 	bl	800a360 <osMessageQueueGet>
	  // printf("Received Filter: %d\n", (int)bufferGetFromMemory[0]);

	  //Filtering
	  sendToSendUART = bufferGetFromMemory[0];
 8000aa2:	7b3b      	ldrb	r3, [r7, #12]
 8000aa4:	72fb      	strb	r3, [r7, #11]

	  osMessageQueuePut(filterToUARTHandle, &sendToSendUART, 0, 200);
 8000aa6:	4b05      	ldr	r3, [pc, #20]	; (8000abc <StartFilter+0x34>)
 8000aa8:	6818      	ldr	r0, [r3, #0]
 8000aaa:	f107 010b 	add.w	r1, r7, #11
 8000aae:	23c8      	movs	r3, #200	; 0xc8
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f009 fbe1 	bl	800a278 <osMessageQueuePut>
	  osMessageQueueGet(memoryToFilterHandle, &bufferGetFromMemory, NULL, 1000);
 8000ab6:	e7eb      	b.n	8000a90 <StartFilter+0x8>
 8000ab8:	200049d8 	.word	0x200049d8
 8000abc:	200049e0 	.word	0x200049e0

08000ac0 <StartSendUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendUART */
void StartSendUART(void *argument)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	uint8_t bufferGetFromFilter[1];

  /* Infinite loop */
  for(;;)
  {
	  osMessageQueueGet(filterToUARTHandle, &bufferGetFromFilter, NULL, 1000);
 8000ac8:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <StartSendUART+0x4c>)
 8000aca:	6818      	ldr	r0, [r3, #0]
 8000acc:	f107 010c 	add.w	r1, r7, #12
 8000ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f009 fc43 	bl	800a360 <osMessageQueueGet>

	  //checking without UART
	  if(bufferGetFromFilter[0] == 0x01) {
 8000ada:	7b3b      	ldrb	r3, [r7, #12]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d106      	bne.n	8000aee <StartSendUART+0x2e>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae6:	480a      	ldr	r0, [pc, #40]	; (8000b10 <StartSendUART+0x50>)
 8000ae8:	f000 fda6 	bl	8001638 <HAL_GPIO_WritePin>
 8000aec:	e005      	b.n	8000afa <StartSendUART+0x3a>
	  } else {
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 8000aee:	2201      	movs	r2, #1
 8000af0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000af4:	4806      	ldr	r0, [pc, #24]	; (8000b10 <StartSendUART+0x50>)
 8000af6:	f000 fd9f 	bl	8001638 <HAL_GPIO_WritePin>
	  }

	  //HAL_UART_Transmit(&huart2, bufferGetFromFilter, 2, 1000);

	  //na przerwaniach
	  HAL_UART_Transmit_IT(&huart2, &bufferGetFromFilter, 1);
 8000afa:	f107 030c 	add.w	r3, r7, #12
 8000afe:	2201      	movs	r2, #1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4804      	ldr	r0, [pc, #16]	; (8000b14 <StartSendUART+0x54>)
 8000b04:	f004 f93b 	bl	8004d7e <HAL_UART_Transmit_IT>
	  osMessageQueueGet(filterToUARTHandle, &bufferGetFromFilter, NULL, 1000);
 8000b08:	e7de      	b.n	8000ac8 <StartSendUART+0x8>
 8000b0a:	bf00      	nop
 8000b0c:	200049e0 	.word	0x200049e0
 8000b10:	40020c00 	.word	0x40020c00
 8000b14:	20004a98 	.word	0x20004a98

08000b18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a04      	ldr	r2, [pc, #16]	; (8000b38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d101      	bne.n	8000b2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b2a:	f000 faa5 	bl	8001078 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40001000 	.word	0x40001000

08000b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b40:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <Error_Handler+0x6>

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_MspInit+0x54>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b52:	4a11      	ldr	r2, [pc, #68]	; (8000b98 <HAL_MspInit+0x54>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b58:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5a:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <HAL_MspInit+0x54>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_MspInit+0x54>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <HAL_MspInit+0x54>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b74:	6413      	str	r3, [r2, #64]	; 0x40
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <HAL_MspInit+0x54>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	210f      	movs	r1, #15
 8000b86:	f06f 0001 	mvn.w	r0, #1
 8000b8a:	f000 fb6f 	bl	800126c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	; 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a19      	ldr	r2, [pc, #100]	; (8000c20 <HAL_I2C_MspInit+0x84>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d12c      	bne.n	8000c18 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a17      	ldr	r2, [pc, #92]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bda:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be0:	2312      	movs	r3, #18
 8000be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bec:	2304      	movs	r3, #4
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	480c      	ldr	r0, [pc, #48]	; (8000c28 <HAL_I2C_MspInit+0x8c>)
 8000bf8:	f000 fb84 	bl	8001304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c04:	4a07      	ldr	r2, [pc, #28]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c18:	bf00      	nop
 8000c1a:	3728      	adds	r7, #40	; 0x28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40005400 	.word	0x40005400
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020400 	.word	0x40020400

08000c2c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08a      	sub	sp, #40	; 0x28
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 0314 	add.w	r3, r7, #20
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a28      	ldr	r2, [pc, #160]	; (8000cec <HAL_I2S_MspInit+0xc0>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d14a      	bne.n	8000ce4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	613b      	str	r3, [r7, #16]
 8000c52:	4b27      	ldr	r3, [pc, #156]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	4a26      	ldr	r2, [pc, #152]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5e:	4b24      	ldr	r3, [pc, #144]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	4b20      	ldr	r3, [pc, #128]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a1f      	ldr	r2, [pc, #124]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a18      	ldr	r2, [pc, #96]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c90:	f043 0304 	orr.w	r3, r3, #4
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b16      	ldr	r3, [pc, #88]	; (8000cf0 <HAL_I2S_MspInit+0xc4>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0304 	and.w	r3, r3, #4
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cb2:	2306      	movs	r3, #6
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	4619      	mov	r1, r3
 8000cbc:	480d      	ldr	r0, [pc, #52]	; (8000cf4 <HAL_I2S_MspInit+0xc8>)
 8000cbe:	f000 fb21 	bl	8001304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000cc2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cd4:	2306      	movs	r3, #6
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	; (8000cf8 <HAL_I2S_MspInit+0xcc>)
 8000ce0:	f000 fb10 	bl	8001304 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ce4:	bf00      	nop
 8000ce6:	3728      	adds	r7, #40	; 0x28
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40003c00 	.word	0x40003c00
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020000 	.word	0x40020000
 8000cf8:	40020800 	.word	0x40020800

08000cfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08a      	sub	sp, #40	; 0x28
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d04:	f107 0314 	add.w	r3, r7, #20
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a19      	ldr	r2, [pc, #100]	; (8000d80 <HAL_SPI_MspInit+0x84>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d12b      	bne.n	8000d76 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d26:	4a17      	ldr	r2, [pc, #92]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <HAL_SPI_MspInit+0x88>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d56:	23e0      	movs	r3, #224	; 0xe0
 8000d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2300      	movs	r3, #0
 8000d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d66:	2305      	movs	r3, #5
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4805      	ldr	r0, [pc, #20]	; (8000d88 <HAL_SPI_MspInit+0x8c>)
 8000d72:	f000 fac7 	bl	8001304 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d76:	bf00      	nop
 8000d78:	3728      	adds	r7, #40	; 0x28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40013000 	.word	0x40013000
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020000 	.word	0x40020000

08000d8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08a      	sub	sp, #40	; 0x28
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a1d      	ldr	r2, [pc, #116]	; (8000e20 <HAL_UART_MspInit+0x94>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d133      	bne.n	8000e16 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	4b1c      	ldr	r3, [pc, #112]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db6:	4a1b      	ldr	r2, [pc, #108]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8000dbe:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dda:	4b12      	ldr	r3, [pc, #72]	; (8000e24 <HAL_UART_MspInit+0x98>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000de6:	230c      	movs	r3, #12
 8000de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df2:	2303      	movs	r3, #3
 8000df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000df6:	2307      	movs	r3, #7
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4809      	ldr	r0, [pc, #36]	; (8000e28 <HAL_UART_MspInit+0x9c>)
 8000e02:	f000 fa7f 	bl	8001304 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2105      	movs	r1, #5
 8000e0a:	2026      	movs	r0, #38	; 0x26
 8000e0c:	f000 fa2e 	bl	800126c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e10:	2026      	movs	r0, #38	; 0x26
 8000e12:	f000 fa47 	bl	80012a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e16:	bf00      	nop
 8000e18:	3728      	adds	r7, #40	; 0x28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40004400 	.word	0x40004400
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020000 	.word	0x40020000

08000e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08c      	sub	sp, #48	; 0x30
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	2036      	movs	r0, #54	; 0x36
 8000e42:	f000 fa13 	bl	800126c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e46:	2036      	movs	r0, #54	; 0x36
 8000e48:	f000 fa2c 	bl	80012a4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <HAL_InitTick+0xa4>)
 8000e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e54:	4a1e      	ldr	r2, [pc, #120]	; (8000ed0 <HAL_InitTick+0xa4>)
 8000e56:	f043 0310 	orr.w	r3, r3, #16
 8000e5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5c:	4b1c      	ldr	r3, [pc, #112]	; (8000ed0 <HAL_InitTick+0xa4>)
 8000e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e60:	f003 0310 	and.w	r3, r3, #16
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e68:	f107 0210 	add.w	r2, r7, #16
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4611      	mov	r1, r2
 8000e72:	4618      	mov	r0, r3
 8000e74:	f003 fb24 	bl	80044c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000e78:	f003 fafa 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e84:	4a13      	ldr	r2, [pc, #76]	; (8000ed4 <HAL_InitTick+0xa8>)
 8000e86:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8a:	0c9b      	lsrs	r3, r3, #18
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e90:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <HAL_InitTick+0xac>)
 8000e92:	4a12      	ldr	r2, [pc, #72]	; (8000edc <HAL_InitTick+0xb0>)
 8000e94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e96:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <HAL_InitTick+0xac>)
 8000e98:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e9c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ed8 <HAL_InitTick+0xac>)
 8000ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <HAL_InitTick+0xac>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <HAL_InitTick+0xac>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000eb0:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <HAL_InitTick+0xac>)
 8000eb2:	f003 fcd9 	bl	8004868 <HAL_TIM_Base_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d104      	bne.n	8000ec6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000ebc:	4806      	ldr	r0, [pc, #24]	; (8000ed8 <HAL_InitTick+0xac>)
 8000ebe:	f003 fd08 	bl	80048d2 <HAL_TIM_Base_Start_IT>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e000      	b.n	8000ec8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3730      	adds	r7, #48	; 0x30
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	431bde83 	.word	0x431bde83
 8000ed8:	20004b20 	.word	0x20004b20
 8000edc:	40001000 	.word	0x40001000

08000ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ee4:	e7fe      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eea:	e7fe      	b.n	8000eea <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef0:	e7fe      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef6:	e7fe      	b.n	8000ef6 <BusFault_Handler+0x4>

08000ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000efc:	e7fe      	b.n	8000efc <UsageFault_Handler+0x4>

08000efe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f10:	4802      	ldr	r0, [pc, #8]	; (8000f1c <USART2_IRQHandler+0x10>)
 8000f12:	f003 ff79 	bl	8004e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20004a98 	.word	0x20004a98

08000f20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <TIM6_DAC_IRQHandler+0x10>)
 8000f26:	f003 fcf8 	bl	800491a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20004b20 	.word	0x20004b20

08000f34 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <OTG_FS_IRQHandler+0x10>)
 8000f3a:	f000 fe25 	bl	8001b88 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20005418 	.word	0x20005418

08000f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <_sbrk+0x5c>)
 8000f52:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <_sbrk+0x60>)
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <_sbrk+0x64>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d102      	bne.n	8000f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <_sbrk+0x64>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <_sbrk+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f78:	f00c fa56 	bl	800d428 <__errno>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	230c      	movs	r3, #12
 8000f80:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	e009      	b.n	8000f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <_sbrk+0x64>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <_sbrk+0x64>)
 8000f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20020000 	.word	0x20020000
 8000fa8:	00002000 	.word	0x00002000
 8000fac:	200000b0 	.word	0x200000b0
 8000fb0:	200056e0 	.word	0x200056e0

08000fb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fb8:	4b08      	ldr	r3, [pc, #32]	; (8000fdc <SystemInit+0x28>)
 8000fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fbe:	4a07      	ldr	r2, [pc, #28]	; (8000fdc <SystemInit+0x28>)
 8000fc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <SystemInit+0x28>)
 8000fca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fce:	609a      	str	r2, [r3, #8]
#endif
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fe0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001018 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000fe4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fe6:	e003      	b.n	8000ff0 <LoopCopyDataInit>

08000fe8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fee:	3104      	adds	r1, #4

08000ff0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ff0:	480b      	ldr	r0, [pc, #44]	; (8001020 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ff4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ff6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ff8:	d3f6      	bcc.n	8000fe8 <CopyDataInit>
  ldr  r2, =_sbss
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ffc:	e002      	b.n	8001004 <LoopFillZerobss>

08000ffe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000ffe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001000:	f842 3b04 	str.w	r3, [r2], #4

08001004 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001004:	4b09      	ldr	r3, [pc, #36]	; (800102c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001006:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001008:	d3f9      	bcc.n	8000ffe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800100a:	f7ff ffd3 	bl	8000fb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800100e:	f00c fa11 	bl	800d434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001012:	f7ff fa5d 	bl	80004d0 <main>
  bx  lr    
 8001016:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001018:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800101c:	0800d794 	.word	0x0800d794
  ldr  r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001024:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8001028:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 800102c:	200056e0 	.word	0x200056e0

08001030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001030:	e7fe      	b.n	8001030 <ADC_IRQHandler>
	...

08001034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_Init+0x40>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0d      	ldr	r2, [pc, #52]	; (8001074 <HAL_Init+0x40>)
 800103e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <HAL_Init+0x40>)
 800104a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_Init+0x40>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_Init+0x40>)
 8001056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800105c:	2003      	movs	r0, #3
 800105e:	f000 f8fa 	bl	8001256 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001062:	2000      	movs	r0, #0
 8001064:	f7ff fee2 	bl	8000e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001068:	f7ff fd6c 	bl	8000b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023c00 	.word	0x40023c00

08001078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_IncTick+0x20>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <HAL_IncTick+0x24>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4413      	add	r3, r2
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <HAL_IncTick+0x24>)
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	20000008 	.word	0x20000008
 800109c:	20004b60 	.word	0x20004b60

080010a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return uwTick;
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <HAL_GetTick+0x14>)
 80010a6:	681b      	ldr	r3, [r3, #0]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20004b60 	.word	0x20004b60

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff ffee 	bl	80010a0 <HAL_GetTick>
 80010c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <HAL_Delay+0x40>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010de:	bf00      	nop
 80010e0:	f7ff ffde 	bl	80010a0 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000008 	.word	0x20000008

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	; (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	2b00      	cmp	r3, #0
 8001170:	db0b      	blt.n	800118a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 021f 	and.w	r2, r3, #31
 8001178:	4907      	ldr	r1, [pc, #28]	; (8001198 <__NVIC_EnableIRQ+0x38>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	095b      	lsrs	r3, r3, #5
 8001180:	2001      	movs	r0, #1
 8001182:	fa00 f202 	lsl.w	r2, r0, r2
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000e100 	.word	0xe000e100

0800119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db0a      	blt.n	80011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	490c      	ldr	r1, [pc, #48]	; (80011e8 <__NVIC_SetPriority+0x4c>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	0112      	lsls	r2, r2, #4
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	440b      	add	r3, r1
 80011c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c4:	e00a      	b.n	80011dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4908      	ldr	r1, [pc, #32]	; (80011ec <__NVIC_SetPriority+0x50>)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	3b04      	subs	r3, #4
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	440b      	add	r3, r1
 80011da:	761a      	strb	r2, [r3, #24]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000e100 	.word	0xe000e100
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	; 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f1c3 0307 	rsb	r3, r3, #7
 800120a:	2b04      	cmp	r3, #4
 800120c:	bf28      	it	cs
 800120e:	2304      	movcs	r3, #4
 8001210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3304      	adds	r3, #4
 8001216:	2b06      	cmp	r3, #6
 8001218:	d902      	bls.n	8001220 <NVIC_EncodePriority+0x30>
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3b03      	subs	r3, #3
 800121e:	e000      	b.n	8001222 <NVIC_EncodePriority+0x32>
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 32ff 	mov.w	r2, #4294967295
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43da      	mvns	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001238:	f04f 31ff 	mov.w	r1, #4294967295
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa01 f303 	lsl.w	r3, r1, r3
 8001242:	43d9      	mvns	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	4313      	orrs	r3, r2
         );
}
 800124a:	4618      	mov	r0, r3
 800124c:	3724      	adds	r7, #36	; 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff ff4c 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800127e:	f7ff ff61 	bl	8001144 <__NVIC_GetPriorityGrouping>
 8001282:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	68b9      	ldr	r1, [r7, #8]
 8001288:	6978      	ldr	r0, [r7, #20]
 800128a:	f7ff ffb1 	bl	80011f0 <NVIC_EncodePriority>
 800128e:	4602      	mov	r2, r0
 8001290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001294:	4611      	mov	r1, r2
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff80 	bl	800119c <__NVIC_SetPriority>
}
 800129c:	bf00      	nop
 800129e:	3718      	adds	r7, #24
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff54 	bl	8001160 <__NVIC_EnableIRQ>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d004      	beq.n	80012de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2280      	movs	r2, #128	; 0x80
 80012d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e00c      	b.n	80012f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2205      	movs	r2, #5
 80012e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0201 	bic.w	r2, r2, #1
 80012f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001304:	b480      	push	{r7}
 8001306:	b089      	sub	sp, #36	; 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001312:	2300      	movs	r3, #0
 8001314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
 800131e:	e16b      	b.n	80015f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001320:	2201      	movs	r2, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	429a      	cmp	r2, r3
 800133a:	f040 815a 	bne.w	80015f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d00b      	beq.n	800135e <HAL_GPIO_Init+0x5a>
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d007      	beq.n	800135e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001352:	2b11      	cmp	r3, #17
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b12      	cmp	r3, #18
 800135c:	d130      	bne.n	80013c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	2203      	movs	r2, #3
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	68da      	ldr	r2, [r3, #12]
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001394:	2201      	movs	r2, #1
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	f003 0201 	and.w	r2, r3, #1
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	2203      	movs	r2, #3
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d003      	beq.n	8001400 <HAL_GPIO_Init+0xfc>
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b12      	cmp	r3, #18
 80013fe:	d123      	bne.n	8001448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	08da      	lsrs	r2, r3, #3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3208      	adds	r2, #8
 8001408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800140c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	220f      	movs	r2, #15
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	691a      	ldr	r2, [r3, #16]
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	08da      	lsrs	r2, r3, #3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3208      	adds	r2, #8
 8001442:	69b9      	ldr	r1, [r7, #24]
 8001444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2203      	movs	r2, #3
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f003 0203 	and.w	r2, r3, #3
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 80b4 	beq.w	80015f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b5f      	ldr	r3, [pc, #380]	; (800160c <HAL_GPIO_Init+0x308>)
 8001490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001492:	4a5e      	ldr	r2, [pc, #376]	; (800160c <HAL_GPIO_Init+0x308>)
 8001494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001498:	6453      	str	r3, [r2, #68]	; 0x44
 800149a:	4b5c      	ldr	r3, [pc, #368]	; (800160c <HAL_GPIO_Init+0x308>)
 800149c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800149e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014a6:	4a5a      	ldr	r2, [pc, #360]	; (8001610 <HAL_GPIO_Init+0x30c>)
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	089b      	lsrs	r3, r3, #2
 80014ac:	3302      	adds	r3, #2
 80014ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f003 0303 	and.w	r3, r3, #3
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	220f      	movs	r2, #15
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a51      	ldr	r2, [pc, #324]	; (8001614 <HAL_GPIO_Init+0x310>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d02b      	beq.n	800152a <HAL_GPIO_Init+0x226>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a50      	ldr	r2, [pc, #320]	; (8001618 <HAL_GPIO_Init+0x314>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d025      	beq.n	8001526 <HAL_GPIO_Init+0x222>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4f      	ldr	r2, [pc, #316]	; (800161c <HAL_GPIO_Init+0x318>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d01f      	beq.n	8001522 <HAL_GPIO_Init+0x21e>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a4e      	ldr	r2, [pc, #312]	; (8001620 <HAL_GPIO_Init+0x31c>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d019      	beq.n	800151e <HAL_GPIO_Init+0x21a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4d      	ldr	r2, [pc, #308]	; (8001624 <HAL_GPIO_Init+0x320>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d013      	beq.n	800151a <HAL_GPIO_Init+0x216>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4c      	ldr	r2, [pc, #304]	; (8001628 <HAL_GPIO_Init+0x324>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d00d      	beq.n	8001516 <HAL_GPIO_Init+0x212>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a4b      	ldr	r2, [pc, #300]	; (800162c <HAL_GPIO_Init+0x328>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d007      	beq.n	8001512 <HAL_GPIO_Init+0x20e>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a4a      	ldr	r2, [pc, #296]	; (8001630 <HAL_GPIO_Init+0x32c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d101      	bne.n	800150e <HAL_GPIO_Init+0x20a>
 800150a:	2307      	movs	r3, #7
 800150c:	e00e      	b.n	800152c <HAL_GPIO_Init+0x228>
 800150e:	2308      	movs	r3, #8
 8001510:	e00c      	b.n	800152c <HAL_GPIO_Init+0x228>
 8001512:	2306      	movs	r3, #6
 8001514:	e00a      	b.n	800152c <HAL_GPIO_Init+0x228>
 8001516:	2305      	movs	r3, #5
 8001518:	e008      	b.n	800152c <HAL_GPIO_Init+0x228>
 800151a:	2304      	movs	r3, #4
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x228>
 800151e:	2303      	movs	r3, #3
 8001520:	e004      	b.n	800152c <HAL_GPIO_Init+0x228>
 8001522:	2302      	movs	r3, #2
 8001524:	e002      	b.n	800152c <HAL_GPIO_Init+0x228>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_GPIO_Init+0x228>
 800152a:	2300      	movs	r3, #0
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	f002 0203 	and.w	r2, r2, #3
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	4093      	lsls	r3, r2
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800153c:	4934      	ldr	r1, [pc, #208]	; (8001610 <HAL_GPIO_Init+0x30c>)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800154a:	4b3a      	ldr	r3, [pc, #232]	; (8001634 <HAL_GPIO_Init+0x330>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800156e:	4a31      	ldr	r2, [pc, #196]	; (8001634 <HAL_GPIO_Init+0x330>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001574:	4b2f      	ldr	r3, [pc, #188]	; (8001634 <HAL_GPIO_Init+0x330>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001598:	4a26      	ldr	r2, [pc, #152]	; (8001634 <HAL_GPIO_Init+0x330>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159e:	4b25      	ldr	r3, [pc, #148]	; (8001634 <HAL_GPIO_Init+0x330>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015c2:	4a1c      	ldr	r2, [pc, #112]	; (8001634 <HAL_GPIO_Init+0x330>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015c8:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <HAL_GPIO_Init+0x330>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015ec:	4a11      	ldr	r2, [pc, #68]	; (8001634 <HAL_GPIO_Init+0x330>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	f67f ae90 	bls.w	8001320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001600:	bf00      	nop
 8001602:	3724      	adds	r7, #36	; 0x24
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40023800 	.word	0x40023800
 8001610:	40013800 	.word	0x40013800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020400 	.word	0x40020400
 800161c:	40020800 	.word	0x40020800
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40021000 	.word	0x40021000
 8001628:	40021400 	.word	0x40021400
 800162c:	40021800 	.word	0x40021800
 8001630:	40021c00 	.word	0x40021c00
 8001634:	40013c00 	.word	0x40013c00

08001638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
 8001644:	4613      	mov	r3, r2
 8001646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001648:	787b      	ldrb	r3, [r7, #1]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800164e:	887a      	ldrh	r2, [r7, #2]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001654:	e003      	b.n	800165e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001656:	887b      	ldrh	r3, [r7, #2]
 8001658:	041a      	lsls	r2, r3, #16
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	619a      	str	r2, [r3, #24]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800166a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166c:	b08f      	sub	sp, #60	; 0x3c
 800166e:	af0a      	add	r7, sp, #40	; 0x28
 8001670:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e054      	b.n	8001726 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d106      	bne.n	800169c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f00b fbe4 	bl	800ce64 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2203      	movs	r2, #3
 80016a0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d102      	bne.n	80016b6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f004 f9d2 	bl	8005a64 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	687e      	ldr	r6, [r7, #4]
 80016c8:	466d      	mov	r5, sp
 80016ca:	f106 0410 	add.w	r4, r6, #16
 80016ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016da:	e885 0003 	stmia.w	r5, {r0, r1}
 80016de:	1d33      	adds	r3, r6, #4
 80016e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e2:	6838      	ldr	r0, [r7, #0]
 80016e4:	f004 f94c 	bl	8005980 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	4618      	mov	r0, r3
 80016f0:	f004 f9c9 	bl	8005a86 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	603b      	str	r3, [r7, #0]
 80016fa:	687e      	ldr	r6, [r7, #4]
 80016fc:	466d      	mov	r5, sp
 80016fe:	f106 0410 	add.w	r4, r6, #16
 8001702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001706:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800170e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001712:	1d33      	adds	r3, r6, #4
 8001714:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001716:	6838      	ldr	r0, [r7, #0]
 8001718:	f004 fadc 	bl	8005cd4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800172e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800172e:	b590      	push	{r4, r7, lr}
 8001730:	b089      	sub	sp, #36	; 0x24
 8001732:	af04      	add	r7, sp, #16
 8001734:	6078      	str	r0, [r7, #4]
 8001736:	4608      	mov	r0, r1
 8001738:	4611      	mov	r1, r2
 800173a:	461a      	mov	r2, r3
 800173c:	4603      	mov	r3, r0
 800173e:	70fb      	strb	r3, [r7, #3]
 8001740:	460b      	mov	r3, r1
 8001742:	70bb      	strb	r3, [r7, #2]
 8001744:	4613      	mov	r3, r2
 8001746:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800174e:	2b01      	cmp	r3, #1
 8001750:	d101      	bne.n	8001756 <HAL_HCD_HC_Init+0x28>
 8001752:	2302      	movs	r3, #2
 8001754:	e07f      	b.n	8001856 <HAL_HCD_HC_Init+0x128>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800175e:	78fa      	ldrb	r2, [r7, #3]
 8001760:	6879      	ldr	r1, [r7, #4]
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	440b      	add	r3, r1
 800176c:	333d      	adds	r3, #61	; 0x3d
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001772:	78fa      	ldrb	r2, [r7, #3]
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	4613      	mov	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4413      	add	r3, r2
 800177c:	00db      	lsls	r3, r3, #3
 800177e:	440b      	add	r3, r1
 8001780:	3338      	adds	r3, #56	; 0x38
 8001782:	787a      	ldrb	r2, [r7, #1]
 8001784:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001786:	78fa      	ldrb	r2, [r7, #3]
 8001788:	6879      	ldr	r1, [r7, #4]
 800178a:	4613      	mov	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	4413      	add	r3, r2
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	440b      	add	r3, r1
 8001794:	3340      	adds	r3, #64	; 0x40
 8001796:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001798:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	440b      	add	r3, r1
 80017a8:	3339      	adds	r3, #57	; 0x39
 80017aa:	78fa      	ldrb	r2, [r7, #3]
 80017ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	440b      	add	r3, r1
 80017bc:	333f      	adds	r3, #63	; 0x3f
 80017be:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80017c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80017c4:	78fa      	ldrb	r2, [r7, #3]
 80017c6:	78bb      	ldrb	r3, [r7, #2]
 80017c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017cc:	b2d8      	uxtb	r0, r3
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4413      	add	r3, r2
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	440b      	add	r3, r1
 80017da:	333a      	adds	r3, #58	; 0x3a
 80017dc:	4602      	mov	r2, r0
 80017de:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80017e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	da0a      	bge.n	80017fe <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80017e8:	78fa      	ldrb	r2, [r7, #3]
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4413      	add	r3, r2
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	440b      	add	r3, r1
 80017f6:	333b      	adds	r3, #59	; 0x3b
 80017f8:	2201      	movs	r2, #1
 80017fa:	701a      	strb	r2, [r3, #0]
 80017fc:	e009      	b.n	8001812 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017fe:	78fa      	ldrb	r2, [r7, #3]
 8001800:	6879      	ldr	r1, [r7, #4]
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	440b      	add	r3, r1
 800180c:	333b      	adds	r3, #59	; 0x3b
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001812:	78fa      	ldrb	r2, [r7, #3]
 8001814:	6879      	ldr	r1, [r7, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	440b      	add	r3, r1
 8001820:	333c      	adds	r3, #60	; 0x3c
 8001822:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001826:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	787c      	ldrb	r4, [r7, #1]
 800182e:	78ba      	ldrb	r2, [r7, #2]
 8001830:	78f9      	ldrb	r1, [r7, #3]
 8001832:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001834:	9302      	str	r3, [sp, #8]
 8001836:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	4623      	mov	r3, r4
 8001844:	f004 fbc8 	bl	8005fd8 <USB_HC_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bd90      	pop	{r4, r7, pc}

0800185e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b084      	sub	sp, #16
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	460b      	mov	r3, r1
 8001868:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001874:	2b01      	cmp	r3, #1
 8001876:	d101      	bne.n	800187c <HAL_HCD_HC_Halt+0x1e>
 8001878:	2302      	movs	r3, #2
 800187a:	e00f      	b.n	800189c <HAL_HCD_HC_Halt+0x3e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	78fa      	ldrb	r2, [r7, #3]
 800188a:	4611      	mov	r1, r2
 800188c:	4618      	mov	r0, r3
 800188e:	f004 fe04 	bl	800649a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	4608      	mov	r0, r1
 80018ae:	4611      	mov	r1, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	4603      	mov	r3, r0
 80018b4:	70fb      	strb	r3, [r7, #3]
 80018b6:	460b      	mov	r3, r1
 80018b8:	70bb      	strb	r3, [r7, #2]
 80018ba:	4613      	mov	r3, r2
 80018bc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018be:	78fa      	ldrb	r2, [r7, #3]
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	440b      	add	r3, r1
 80018cc:	333b      	adds	r3, #59	; 0x3b
 80018ce:	78ba      	ldrb	r2, [r7, #2]
 80018d0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	440b      	add	r3, r1
 80018e0:	333f      	adds	r3, #63	; 0x3f
 80018e2:	787a      	ldrb	r2, [r7, #1]
 80018e4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80018e6:	7c3b      	ldrb	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d114      	bne.n	8001916 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80018ec:	78fa      	ldrb	r2, [r7, #3]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	440b      	add	r3, r1
 80018fa:	3342      	adds	r3, #66	; 0x42
 80018fc:	2203      	movs	r2, #3
 80018fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001900:	78fa      	ldrb	r2, [r7, #3]
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	440b      	add	r3, r1
 800190e:	333d      	adds	r3, #61	; 0x3d
 8001910:	7f3a      	ldrb	r2, [r7, #28]
 8001912:	701a      	strb	r2, [r3, #0]
 8001914:	e009      	b.n	800192a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001916:	78fa      	ldrb	r2, [r7, #3]
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	440b      	add	r3, r1
 8001924:	3342      	adds	r3, #66	; 0x42
 8001926:	2202      	movs	r2, #2
 8001928:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800192a:	787b      	ldrb	r3, [r7, #1]
 800192c:	2b03      	cmp	r3, #3
 800192e:	f200 80d6 	bhi.w	8001ade <HAL_HCD_HC_SubmitRequest+0x23a>
 8001932:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001938:	08001949 	.word	0x08001949
 800193c:	08001ac9 	.word	0x08001ac9
 8001940:	080019b5 	.word	0x080019b5
 8001944:	08001a3f 	.word	0x08001a3f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001948:	7c3b      	ldrb	r3, [r7, #16]
 800194a:	2b01      	cmp	r3, #1
 800194c:	f040 80c9 	bne.w	8001ae2 <HAL_HCD_HC_SubmitRequest+0x23e>
 8001950:	78bb      	ldrb	r3, [r7, #2]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f040 80c5 	bne.w	8001ae2 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8001958:	8b3b      	ldrh	r3, [r7, #24]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d109      	bne.n	8001972 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	440b      	add	r3, r1
 800196c:	3351      	adds	r3, #81	; 0x51
 800196e:	2201      	movs	r2, #1
 8001970:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001972:	78fa      	ldrb	r2, [r7, #3]
 8001974:	6879      	ldr	r1, [r7, #4]
 8001976:	4613      	mov	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	4413      	add	r3, r2
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	440b      	add	r3, r1
 8001980:	3351      	adds	r3, #81	; 0x51
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d10a      	bne.n	800199e <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001988:	78fa      	ldrb	r2, [r7, #3]
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	00db      	lsls	r3, r3, #3
 8001994:	440b      	add	r3, r1
 8001996:	3342      	adds	r3, #66	; 0x42
 8001998:	2200      	movs	r2, #0
 800199a:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800199c:	e0a1      	b.n	8001ae2 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800199e:	78fa      	ldrb	r2, [r7, #3]
 80019a0:	6879      	ldr	r1, [r7, #4]
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	440b      	add	r3, r1
 80019ac:	3342      	adds	r3, #66	; 0x42
 80019ae:	2202      	movs	r2, #2
 80019b0:	701a      	strb	r2, [r3, #0]
      break;
 80019b2:	e096      	b.n	8001ae2 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80019b4:	78bb      	ldrb	r3, [r7, #2]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d120      	bne.n	80019fc <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80019ba:	78fa      	ldrb	r2, [r7, #3]
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	440b      	add	r3, r1
 80019c8:	3351      	adds	r3, #81	; 0x51
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10a      	bne.n	80019e6 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	440b      	add	r3, r1
 80019de:	3342      	adds	r3, #66	; 0x42
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80019e4:	e07e      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4413      	add	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	440b      	add	r3, r1
 80019f4:	3342      	adds	r3, #66	; 0x42
 80019f6:	2202      	movs	r2, #2
 80019f8:	701a      	strb	r2, [r3, #0]
      break;
 80019fa:	e073      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	440b      	add	r3, r1
 8001a0a:	3350      	adds	r3, #80	; 0x50
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10a      	bne.n	8001a28 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a12:	78fa      	ldrb	r2, [r7, #3]
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	4613      	mov	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	440b      	add	r3, r1
 8001a20:	3342      	adds	r3, #66	; 0x42
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
      break;
 8001a26:	e05d      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a28:	78fa      	ldrb	r2, [r7, #3]
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	440b      	add	r3, r1
 8001a36:	3342      	adds	r3, #66	; 0x42
 8001a38:	2202      	movs	r2, #2
 8001a3a:	701a      	strb	r2, [r3, #0]
      break;
 8001a3c:	e052      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a3e:	78bb      	ldrb	r3, [r7, #2]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d120      	bne.n	8001a86 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	440b      	add	r3, r1
 8001a52:	3351      	adds	r3, #81	; 0x51
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10a      	bne.n	8001a70 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	440b      	add	r3, r1
 8001a68:	3342      	adds	r3, #66	; 0x42
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a6e:	e039      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3342      	adds	r3, #66	; 0x42
 8001a80:	2202      	movs	r2, #2
 8001a82:	701a      	strb	r2, [r3, #0]
      break;
 8001a84:	e02e      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a86:	78fa      	ldrb	r2, [r7, #3]
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4413      	add	r3, r2
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	440b      	add	r3, r1
 8001a94:	3350      	adds	r3, #80	; 0x50
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d10a      	bne.n	8001ab2 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3342      	adds	r3, #66	; 0x42
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
      break;
 8001ab0:	e018      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ab2:	78fa      	ldrb	r2, [r7, #3]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	440b      	add	r3, r1
 8001ac0:	3342      	adds	r3, #66	; 0x42
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	701a      	strb	r2, [r3, #0]
      break;
 8001ac6:	e00d      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ac8:	78fa      	ldrb	r2, [r7, #3]
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	440b      	add	r3, r1
 8001ad6:	3342      	adds	r3, #66	; 0x42
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
      break;
 8001adc:	e002      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8001ade:	bf00      	nop
 8001ae0:	e000      	b.n	8001ae4 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8001ae2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ae4:	78fa      	ldrb	r2, [r7, #3]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	440b      	add	r3, r1
 8001af2:	3344      	adds	r3, #68	; 0x44
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001af8:	78fa      	ldrb	r2, [r7, #3]
 8001afa:	8b39      	ldrh	r1, [r7, #24]
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	4403      	add	r3, r0
 8001b08:	3348      	adds	r3, #72	; 0x48
 8001b0a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b0c:	78fa      	ldrb	r2, [r7, #3]
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	4613      	mov	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	335c      	adds	r3, #92	; 0x5c
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	4613      	mov	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4413      	add	r3, r2
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	440b      	add	r3, r1
 8001b2e:	334c      	adds	r3, #76	; 0x4c
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b34:	78fa      	ldrb	r2, [r7, #3]
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	440b      	add	r3, r1
 8001b42:	3339      	adds	r3, #57	; 0x39
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b48:	78fa      	ldrb	r2, [r7, #3]
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	440b      	add	r3, r1
 8001b56:	335d      	adds	r3, #93	; 0x5d
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6818      	ldr	r0, [r3, #0]
 8001b60:	78fa      	ldrb	r2, [r7, #3]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	3338      	adds	r3, #56	; 0x38
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	18d1      	adds	r1, r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
 8001b78:	f004 fb38 	bl	80061ec <USB_HC_StartXfer>
 8001b7c:	4603      	mov	r3, r0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop

08001b88 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f004 f855 	bl	8005c4e <USB_GetMode>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	f040 80ef 	bne.w	8001d8a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f004 f839 	bl	8005c28 <USB_ReadInterrupts>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 80e5 	beq.w	8001d88 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f004 f830 	bl	8005c28 <USB_ReadInterrupts>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001bd2:	d104      	bne.n	8001bde <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001bdc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 f820 	bl	8005c28 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001bf2:	d104      	bne.n	8001bfe <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f004 f810 	bl	8005c28 <USB_ReadInterrupts>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c12:	d104      	bne.n	8001c1e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001c1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f004 f800 	bl	8005c28 <USB_ReadInterrupts>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d103      	bne.n	8001c3a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2202      	movs	r2, #2
 8001c38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f003 fff2 	bl	8005c28 <USB_ReadInterrupts>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c4e:	d115      	bne.n	8001c7c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c58:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d108      	bne.n	8001c7c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f00b f978 	bl	800cf60 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2101      	movs	r1, #1
 8001c76:	4618      	mov	r0, r3
 8001c78:	f004 f8e8 	bl	8005e4c <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f003 ffd1 	bl	8005c28 <USB_ReadInterrupts>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c90:	d102      	bne.n	8001c98 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f001 f966 	bl	8002f64 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f003 ffc3 	bl	8005c28 <USB_ReadInterrupts>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	f003 0308 	and.w	r3, r3, #8
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d106      	bne.n	8001cba <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f00b f93b 	bl	800cf28 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2208      	movs	r2, #8
 8001cb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f003 ffb2 	bl	8005c28 <USB_ReadInterrupts>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001cce:	d138      	bne.n	8001d42 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f004 fbcf 	bl	8006478 <USB_HC_ReadInterrupt>
 8001cda:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	e025      	b.n	8001d2e <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f003 030f 	and.w	r3, r3, #15
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	fa22 f303 	lsr.w	r3, r2, r3
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d018      	beq.n	8001d28 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	015a      	lsls	r2, r3, #5
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d0c:	d106      	bne.n	8001d1c <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4619      	mov	r1, r3
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f000 f8cf 	bl	8001eb8 <HCD_HC_IN_IRQHandler>
 8001d1a:	e005      	b.n	8001d28 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	4619      	mov	r1, r3
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 fcfd 	bl	8002722 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d3d4      	bcc.n	8001ce2 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f003 ff6e 	bl	8005c28 <USB_ReadInterrupts>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f003 0310 	and.w	r3, r3, #16
 8001d52:	2b10      	cmp	r3, #16
 8001d54:	d101      	bne.n	8001d5a <HAL_HCD_IRQHandler+0x1d2>
 8001d56:	2301      	movs	r3, #1
 8001d58:	e000      	b.n	8001d5c <HAL_HCD_IRQHandler+0x1d4>
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d014      	beq.n	8001d8a <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699a      	ldr	r2, [r3, #24]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0210 	bic.w	r2, r2, #16
 8001d6e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f001 f84b 	bl	8002e0c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699a      	ldr	r2, [r3, #24]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f042 0210 	orr.w	r2, r2, #16
 8001d84:	619a      	str	r2, [r3, #24]
 8001d86:	e000      	b.n	8001d8a <HAL_HCD_IRQHandler+0x202>
      return;
 8001d88:	bf00      	nop
    }
  }
}
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_HCD_Start+0x16>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e013      	b.n	8001dce <HAL_HCD_Start+0x3e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fe45 	bl	8005a42 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f004 f8a8 	bl	8005f14 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_HCD_Stop+0x16>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e00d      	b.n	8001e08 <HAL_HCD_Stop+0x32>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f004 fc89 	bl	8006710 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f004 f84f 	bl	8005ec0 <USB_ResetPort>
 8001e22:	4603      	mov	r3, r0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e38:	78fa      	ldrb	r2, [r7, #3]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	440b      	add	r3, r1
 8001e46:	335c      	adds	r3, #92	; 0x5c
 8001e48:	781b      	ldrb	r3, [r3, #0]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e62:	78fa      	ldrb	r2, [r7, #3]
 8001e64:	6879      	ldr	r1, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	334c      	adds	r3, #76	; 0x4c
 8001e72:	681b      	ldr	r3, [r3, #0]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f004 f891 	bl	8005fb4 <USB_GetCurrentFrame>
 8001e92:	4603      	mov	r3, r0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f004 f86c 	bl	8005f86 <USB_GetHostSpeed>
 8001eae:	4603      	mov	r3, r0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	015a      	lsls	r2, r3, #5
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4413      	add	r3, r2
 8001eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d119      	bne.n	8001f1c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	015a      	lsls	r2, r3, #5
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4413      	add	r3, r2
 8001ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	015a      	lsls	r2, r3, #5
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	4413      	add	r3, r2
 8001f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	0151      	lsls	r1, r2, #5
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	440a      	add	r2, r1
 8001f10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f14:	f043 0302 	orr.w	r3, r3, #2
 8001f18:	60d3      	str	r3, [r2, #12]
 8001f1a:	e0ce      	b.n	80020ba <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	015a      	lsls	r2, r3, #5
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4413      	add	r3, r2
 8001f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f32:	d12c      	bne.n	8001f8e <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	015a      	lsls	r2, r3, #5
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f40:	461a      	mov	r2, r3
 8001f42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f46:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4413      	add	r3, r2
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	440b      	add	r3, r1
 8001f56:	335d      	adds	r3, #93	; 0x5d
 8001f58:	2207      	movs	r2, #7
 8001f5a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	015a      	lsls	r2, r3, #5
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	4413      	add	r3, r2
 8001f64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	0151      	lsls	r1, r2, #5
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	440a      	add	r2, r1
 8001f72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f76:	f043 0302 	orr.w	r3, r3, #2
 8001f7a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	4611      	mov	r1, r2
 8001f86:	4618      	mov	r0, r3
 8001f88:	f004 fa87 	bl	800649a <USB_HC_Halt>
 8001f8c:	e095      	b.n	80020ba <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	015a      	lsls	r2, r3, #5
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4413      	add	r3, r2
 8001f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 0320 	and.w	r3, r3, #32
 8001fa0:	2b20      	cmp	r3, #32
 8001fa2:	d109      	bne.n	8001fb8 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2320      	movs	r3, #32
 8001fb4:	6093      	str	r3, [r2, #8]
 8001fb6:	e080      	b.n	80020ba <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	015a      	lsls	r2, r3, #5
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 0308 	and.w	r3, r3, #8
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d134      	bne.n	8002038 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	015a      	lsls	r2, r3, #5
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	0151      	lsls	r1, r2, #5
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	440a      	add	r2, r1
 8001fe4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	440b      	add	r3, r1
 8001ffc:	335d      	adds	r3, #93	; 0x5d
 8001ffe:	2205      	movs	r2, #5
 8002000:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	015a      	lsls	r2, r3, #5
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	4413      	add	r3, r2
 800200a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800200e:	461a      	mov	r2, r3
 8002010:	2310      	movs	r3, #16
 8002012:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	015a      	lsls	r2, r3, #5
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	4413      	add	r3, r2
 800201c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002020:	461a      	mov	r2, r3
 8002022:	2308      	movs	r3, #8
 8002024:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	4611      	mov	r1, r2
 8002030:	4618      	mov	r0, r3
 8002032:	f004 fa32 	bl	800649a <USB_HC_Halt>
 8002036:	e040      	b.n	80020ba <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800204a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800204e:	d134      	bne.n	80020ba <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	015a      	lsls	r2, r3, #5
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4413      	add	r3, r2
 8002058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	0151      	lsls	r1, r2, #5
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	440a      	add	r2, r1
 8002066:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800206a:	f043 0302 	orr.w	r3, r3, #2
 800206e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f004 fa0d 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800208c:	461a      	mov	r2, r3
 800208e:	2310      	movs	r3, #16
 8002090:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	440b      	add	r3, r1
 80020a0:	335d      	adds	r3, #93	; 0x5d
 80020a2:	2208      	movs	r2, #8
 80020a4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	015a      	lsls	r2, r3, #5
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4413      	add	r3, r2
 80020ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b2:	461a      	mov	r2, r3
 80020b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020b8:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	015a      	lsls	r2, r3, #5
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	4413      	add	r3, r2
 80020c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d0:	d122      	bne.n	8002118 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	015a      	lsls	r2, r3, #5
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	4413      	add	r3, r2
 80020da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	0151      	lsls	r1, r2, #5
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	440a      	add	r2, r1
 80020e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	b2d2      	uxtb	r2, r2
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f004 f9cc 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	015a      	lsls	r2, r3, #5
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	4413      	add	r3, r2
 800210a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800210e:	461a      	mov	r2, r3
 8002110:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002114:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002116:	e300      	b.n	800271a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	015a      	lsls	r2, r3, #5
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4413      	add	r3, r2
 8002120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b01      	cmp	r3, #1
 800212c:	f040 80fd 	bne.w	800232a <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d01b      	beq.n	8002170 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4613      	mov	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	440b      	add	r3, r1
 8002146:	3348      	adds	r3, #72	; 0x48
 8002148:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	0159      	lsls	r1, r3, #5
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	440b      	add	r3, r1
 8002152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800215c:	1ad1      	subs	r1, r2, r3
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	4403      	add	r3, r0
 800216c:	334c      	adds	r3, #76	; 0x4c
 800216e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4613      	mov	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	440b      	add	r3, r1
 800217e:	335d      	adds	r3, #93	; 0x5d
 8002180:	2201      	movs	r2, #1
 8002182:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	440b      	add	r3, r1
 8002192:	3358      	adds	r3, #88	; 0x58
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	015a      	lsls	r2, r3, #5
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4413      	add	r3, r2
 80021a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a4:	461a      	mov	r2, r3
 80021a6:	2301      	movs	r3, #1
 80021a8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	440b      	add	r3, r1
 80021b8:	333f      	adds	r3, #63	; 0x3f
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00a      	beq.n	80021d6 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	440b      	add	r3, r1
 80021ce:	333f      	adds	r3, #63	; 0x3f
 80021d0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d121      	bne.n	800221a <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	015a      	lsls	r2, r3, #5
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4413      	add	r3, r2
 80021de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	68fa      	ldr	r2, [r7, #12]
 80021e6:	0151      	lsls	r1, r2, #5
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	440a      	add	r2, r1
 80021ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80021f0:	f043 0302 	orr.w	r3, r3, #2
 80021f4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	4611      	mov	r1, r2
 8002200:	4618      	mov	r0, r3
 8002202:	f004 f94a 	bl	800649a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	015a      	lsls	r2, r3, #5
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4413      	add	r3, r2
 800220e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002212:	461a      	mov	r2, r3
 8002214:	2310      	movs	r3, #16
 8002216:	6093      	str	r3, [r2, #8]
 8002218:	e070      	b.n	80022fc <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4613      	mov	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	440b      	add	r3, r1
 8002228:	333f      	adds	r3, #63	; 0x3f
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b03      	cmp	r3, #3
 800222e:	d12a      	bne.n	8002286 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	015a      	lsls	r2, r3, #5
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4413      	add	r3, r2
 8002238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	0151      	lsls	r1, r2, #5
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	440a      	add	r2, r1
 8002246:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800224a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800224e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	440b      	add	r3, r1
 800225e:	335c      	adds	r3, #92	; 0x5c
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	b2d8      	uxtb	r0, r3
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	4613      	mov	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4413      	add	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	440b      	add	r3, r1
 8002276:	335c      	adds	r3, #92	; 0x5c
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	461a      	mov	r2, r3
 800227c:	4601      	mov	r1, r0
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f00a fe7c 	bl	800cf7c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002284:	e03a      	b.n	80022fc <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	440b      	add	r3, r1
 8002294:	333f      	adds	r3, #63	; 0x3f
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d12f      	bne.n	80022fc <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	440b      	add	r3, r1
 80022aa:	335c      	adds	r3, #92	; 0x5c
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	4613      	mov	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	440b      	add	r3, r1
 80022be:	3350      	adds	r3, #80	; 0x50
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	f083 0301 	eor.w	r3, r3, #1
 80022c6:	b2d8      	uxtb	r0, r3
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	440b      	add	r3, r1
 80022d6:	3350      	adds	r3, #80	; 0x50
 80022d8:	4602      	mov	r2, r0
 80022da:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	b2d8      	uxtb	r0, r3
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	440b      	add	r3, r1
 80022ee:	335c      	adds	r3, #92	; 0x5c
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	461a      	mov	r2, r3
 80022f4:	4601      	mov	r1, r0
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f00a fe40 	bl	800cf7c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	440b      	add	r3, r1
 800230a:	3350      	adds	r3, #80	; 0x50
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	f083 0301 	eor.w	r3, r3, #1
 8002312:	b2d8      	uxtb	r0, r3
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	4613      	mov	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	440b      	add	r3, r1
 8002322:	3350      	adds	r3, #80	; 0x50
 8002324:	4602      	mov	r2, r0
 8002326:	701a      	strb	r2, [r3, #0]
}
 8002328:	e1f7      	b.n	800271a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	015a      	lsls	r2, r3, #5
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4413      	add	r3, r2
 8002332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b02      	cmp	r3, #2
 800233e:	f040 811a 	bne.w	8002576 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	015a      	lsls	r2, r3, #5
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4413      	add	r3, r2
 800234a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	0151      	lsls	r1, r2, #5
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	440a      	add	r2, r1
 8002358:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800235c:	f023 0302 	bic.w	r3, r3, #2
 8002360:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	440b      	add	r3, r1
 8002370:	335d      	adds	r3, #93	; 0x5d
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d10a      	bne.n	800238e <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	440b      	add	r3, r1
 8002386:	335c      	adds	r3, #92	; 0x5c
 8002388:	2201      	movs	r2, #1
 800238a:	701a      	strb	r2, [r3, #0]
 800238c:	e0d9      	b.n	8002542 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	440b      	add	r3, r1
 800239c:	335d      	adds	r3, #93	; 0x5d
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b05      	cmp	r3, #5
 80023a2:	d10a      	bne.n	80023ba <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	440b      	add	r3, r1
 80023b2:	335c      	adds	r3, #92	; 0x5c
 80023b4:	2205      	movs	r2, #5
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	e0c3      	b.n	8002542 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	440b      	add	r3, r1
 80023c8:	335d      	adds	r3, #93	; 0x5d
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b06      	cmp	r3, #6
 80023ce:	d00a      	beq.n	80023e6 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4613      	mov	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	440b      	add	r3, r1
 80023de:	335d      	adds	r3, #93	; 0x5d
 80023e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d156      	bne.n	8002494 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	440b      	add	r3, r1
 80023f4:	3358      	adds	r3, #88	; 0x58
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	1c59      	adds	r1, r3, #1
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4403      	add	r3, r0
 8002408:	3358      	adds	r3, #88	; 0x58
 800240a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	4613      	mov	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	440b      	add	r3, r1
 800241a:	3358      	adds	r3, #88	; 0x58
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d914      	bls.n	800244c <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4613      	mov	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	440b      	add	r3, r1
 8002430:	3358      	adds	r3, #88	; 0x58
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4613      	mov	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	440b      	add	r3, r1
 8002444:	335c      	adds	r3, #92	; 0x5c
 8002446:	2204      	movs	r2, #4
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	e009      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4613      	mov	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	440b      	add	r3, r1
 800245a:	335c      	adds	r3, #92	; 0x5c
 800245c:	2202      	movs	r2, #2
 800245e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	015a      	lsls	r2, r3, #5
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	4413      	add	r3, r2
 8002468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002476:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800247e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	015a      	lsls	r2, r3, #5
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4413      	add	r3, r2
 8002488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248c:	461a      	mov	r2, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e056      	b.n	8002542 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	440b      	add	r3, r1
 80024a2:	335d      	adds	r3, #93	; 0x5d
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	d123      	bne.n	80024f2 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	4613      	mov	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	440b      	add	r3, r1
 80024b8:	335c      	adds	r3, #92	; 0x5c
 80024ba:	2202      	movs	r2, #2
 80024bc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	015a      	lsls	r2, r3, #5
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4413      	add	r3, r2
 80024c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024d4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024dc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ea:	461a      	mov	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	e027      	b.n	8002542 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	440b      	add	r3, r1
 8002500:	335d      	adds	r3, #93	; 0x5d
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b07      	cmp	r3, #7
 8002506:	d11c      	bne.n	8002542 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8002508:	6879      	ldr	r1, [r7, #4]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	4613      	mov	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	440b      	add	r3, r1
 8002516:	3358      	adds	r3, #88	; 0x58
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	1c59      	adds	r1, r3, #1
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	00db      	lsls	r3, r3, #3
 8002528:	4403      	add	r3, r0
 800252a:	3358      	adds	r3, #88	; 0x58
 800252c:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	4613      	mov	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	440b      	add	r3, r1
 800253c:	335c      	adds	r3, #92	; 0x5c
 800253e:	2204      	movs	r2, #4
 8002540:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	015a      	lsls	r2, r3, #5
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	4413      	add	r3, r2
 800254a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254e:	461a      	mov	r2, r3
 8002550:	2302      	movs	r3, #2
 8002552:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	b2d8      	uxtb	r0, r3
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	4613      	mov	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	440b      	add	r3, r1
 8002566:	335c      	adds	r3, #92	; 0x5c
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	4601      	mov	r1, r0
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f00a fd04 	bl	800cf7c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002574:	e0d1      	b.n	800271a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	015a      	lsls	r2, r3, #5
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4413      	add	r3, r2
 800257e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002588:	2b80      	cmp	r3, #128	; 0x80
 800258a:	d13e      	bne.n	800260a <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	015a      	lsls	r2, r3, #5
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	4413      	add	r3, r2
 8002594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	0151      	lsls	r1, r2, #5
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	440a      	add	r2, r1
 80025a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025a6:	f043 0302 	orr.w	r3, r3, #2
 80025aa:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	4613      	mov	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	440b      	add	r3, r1
 80025ba:	3358      	adds	r3, #88	; 0x58
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	1c59      	adds	r1, r3, #1
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	4403      	add	r3, r0
 80025ce:	3358      	adds	r3, #88	; 0x58
 80025d0:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	335d      	adds	r3, #93	; 0x5d
 80025e2:	2206      	movs	r2, #6
 80025e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f003 ff52 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	015a      	lsls	r2, r3, #5
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	4413      	add	r3, r2
 80025fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002602:	461a      	mov	r2, r3
 8002604:	2380      	movs	r3, #128	; 0x80
 8002606:	6093      	str	r3, [r2, #8]
}
 8002608:	e087      	b.n	800271a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	015a      	lsls	r2, r3, #5
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	4413      	add	r3, r2
 8002612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b10      	cmp	r3, #16
 800261e:	d17c      	bne.n	800271a <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	440b      	add	r3, r1
 800262e:	333f      	adds	r3, #63	; 0x3f
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d122      	bne.n	800267c <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	4613      	mov	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	440b      	add	r3, r1
 8002644:	3358      	adds	r3, #88	; 0x58
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	015a      	lsls	r2, r3, #5
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	4413      	add	r3, r2
 8002652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	0151      	lsls	r1, r2, #5
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	440a      	add	r2, r1
 8002660:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002664:	f043 0302 	orr.w	r3, r3, #2
 8002668:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f003 ff10 	bl	800649a <USB_HC_Halt>
 800267a:	e045      	b.n	8002708 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4613      	mov	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	440b      	add	r3, r1
 800268a:	333f      	adds	r3, #63	; 0x3f
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00a      	beq.n	80026a8 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	440b      	add	r3, r1
 80026a0:	333f      	adds	r3, #63	; 0x3f
 80026a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d12f      	bne.n	8002708 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	440b      	add	r3, r1
 80026b6:	3358      	adds	r3, #88	; 0x58
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d121      	bne.n	8002708 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	440b      	add	r3, r1
 80026d2:	335d      	adds	r3, #93	; 0x5d
 80026d4:	2203      	movs	r2, #3
 80026d6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	0151      	lsls	r1, r2, #5
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	440a      	add	r2, r1
 80026ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026f2:	f043 0302 	orr.w	r3, r3, #2
 80026f6:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	4611      	mov	r1, r2
 8002702:	4618      	mov	r0, r3
 8002704:	f003 fec9 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	015a      	lsls	r2, r3, #5
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4413      	add	r3, r2
 8002710:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002714:	461a      	mov	r2, r3
 8002716:	2310      	movs	r3, #16
 8002718:	6093      	str	r3, [r2, #8]
}
 800271a:	bf00      	nop
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b086      	sub	sp, #24
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	460b      	mov	r3, r1
 800272c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	015a      	lsls	r2, r3, #5
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	4413      	add	r3, r2
 8002744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	2b04      	cmp	r3, #4
 8002750:	d119      	bne.n	8002786 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	015a      	lsls	r2, r3, #5
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4413      	add	r3, r2
 800275a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275e:	461a      	mov	r2, r3
 8002760:	2304      	movs	r3, #4
 8002762:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	015a      	lsls	r2, r3, #5
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	4413      	add	r3, r2
 800276c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	0151      	lsls	r1, r2, #5
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	440a      	add	r2, r1
 800277a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800277e:	f043 0302 	orr.w	r3, r3, #2
 8002782:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002784:	e33e      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4413      	add	r3, r2
 800278e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0320 	and.w	r3, r3, #32
 8002798:	2b20      	cmp	r3, #32
 800279a:	d141      	bne.n	8002820 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a8:	461a      	mov	r2, r3
 80027aa:	2320      	movs	r3, #32
 80027ac:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	440b      	add	r3, r1
 80027bc:	333d      	adds	r3, #61	; 0x3d
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	f040 831f 	bne.w	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	440b      	add	r3, r1
 80027d4:	333d      	adds	r3, #61	; 0x3d
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	440b      	add	r3, r1
 80027e8:	335c      	adds	r3, #92	; 0x5c
 80027ea:	2202      	movs	r2, #2
 80027ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	015a      	lsls	r2, r3, #5
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	0151      	lsls	r1, r2, #5
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	440a      	add	r2, r1
 8002804:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002808:	f043 0302 	orr.w	r3, r3, #2
 800280c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	b2d2      	uxtb	r2, r2
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f003 fe3e 	bl	800649a <USB_HC_Halt>
}
 800281e:	e2f1      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	015a      	lsls	r2, r3, #5
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4413      	add	r3, r2
 8002828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002832:	2b40      	cmp	r3, #64	; 0x40
 8002834:	d13f      	bne.n	80028b6 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	440b      	add	r3, r1
 8002844:	335d      	adds	r3, #93	; 0x5d
 8002846:	2204      	movs	r2, #4
 8002848:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	440b      	add	r3, r1
 8002858:	333d      	adds	r3, #61	; 0x3d
 800285a:	2201      	movs	r2, #1
 800285c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	440b      	add	r3, r1
 800286c:	3358      	adds	r3, #88	; 0x58
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	015a      	lsls	r2, r3, #5
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4413      	add	r3, r2
 800287a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	0151      	lsls	r1, r2, #5
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	440a      	add	r2, r1
 8002888:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800288c:	f043 0302 	orr.w	r3, r3, #2
 8002890:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f003 fdfc 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	015a      	lsls	r2, r3, #5
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	4413      	add	r3, r2
 80028aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ae:	461a      	mov	r2, r3
 80028b0:	2340      	movs	r3, #64	; 0x40
 80028b2:	6093      	str	r3, [r2, #8]
}
 80028b4:	e2a6      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	015a      	lsls	r2, r3, #5
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4413      	add	r3, r2
 80028be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028cc:	d122      	bne.n	8002914 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	015a      	lsls	r2, r3, #5
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	4413      	add	r3, r2
 80028d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	0151      	lsls	r1, r2, #5
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	440a      	add	r2, r1
 80028e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028e8:	f043 0302 	orr.w	r3, r3, #2
 80028ec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	4611      	mov	r1, r2
 80028f8:	4618      	mov	r0, r3
 80028fa:	f003 fdce 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	015a      	lsls	r2, r3, #5
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4413      	add	r3, r2
 8002906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800290a:	461a      	mov	r2, r3
 800290c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002910:	6093      	str	r3, [r2, #8]
}
 8002912:	e277      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b01      	cmp	r3, #1
 8002928:	d135      	bne.n	8002996 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	440b      	add	r3, r1
 8002938:	3358      	adds	r3, #88	; 0x58
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	68fa      	ldr	r2, [r7, #12]
 800294e:	0151      	lsls	r1, r2, #5
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	440a      	add	r2, r1
 8002954:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002958:	f043 0302 	orr.w	r3, r3, #2
 800295c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	4611      	mov	r1, r2
 8002968:	4618      	mov	r0, r3
 800296a:	f003 fd96 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	015a      	lsls	r2, r3, #5
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4413      	add	r3, r2
 8002976:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800297a:	461a      	mov	r2, r3
 800297c:	2301      	movs	r3, #1
 800297e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	440b      	add	r3, r1
 800298e:	335d      	adds	r3, #93	; 0x5d
 8002990:	2201      	movs	r2, #1
 8002992:	701a      	strb	r2, [r3, #0]
}
 8002994:	e236      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4413      	add	r3, r2
 800299e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d12b      	bne.n	8002a04 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	015a      	lsls	r2, r3, #5
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4413      	add	r3, r2
 80029b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029b8:	461a      	mov	r2, r3
 80029ba:	2308      	movs	r3, #8
 80029bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	0151      	lsls	r1, r2, #5
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	440a      	add	r2, r1
 80029d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029d8:	f043 0302 	orr.w	r3, r3, #2
 80029dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	4611      	mov	r1, r2
 80029e8:	4618      	mov	r0, r3
 80029ea:	f003 fd56 	bl	800649a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	440b      	add	r3, r1
 80029fc:	335d      	adds	r3, #93	; 0x5d
 80029fe:	2205      	movs	r2, #5
 8002a00:	701a      	strb	r2, [r3, #0]
}
 8002a02:	e1ff      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	015a      	lsls	r2, r3, #5
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 0310 	and.w	r3, r3, #16
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	d155      	bne.n	8002ac6 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	440b      	add	r3, r1
 8002a28:	3358      	adds	r3, #88	; 0x58
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002a2e:	6879      	ldr	r1, [r7, #4]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	00db      	lsls	r3, r3, #3
 8002a3a:	440b      	add	r3, r1
 8002a3c:	335d      	adds	r3, #93	; 0x5d
 8002a3e:	2203      	movs	r2, #3
 8002a40:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	4613      	mov	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4413      	add	r3, r2
 8002a4c:	00db      	lsls	r3, r3, #3
 8002a4e:	440b      	add	r3, r1
 8002a50:	333d      	adds	r3, #61	; 0x3d
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d114      	bne.n	8002a82 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	440b      	add	r3, r1
 8002a66:	333c      	adds	r3, #60	; 0x3c
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d109      	bne.n	8002a82 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	4613      	mov	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4413      	add	r3, r2
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	440b      	add	r3, r1
 8002a7c:	333d      	adds	r3, #61	; 0x3d
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	015a      	lsls	r2, r3, #5
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4413      	add	r3, r2
 8002a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	0151      	lsls	r1, r2, #5
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	440a      	add	r2, r1
 8002a98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a9c:	f043 0302 	orr.w	r3, r3, #2
 8002aa0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f003 fcf4 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	015a      	lsls	r2, r3, #5
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	4413      	add	r3, r2
 8002aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002abe:	461a      	mov	r2, r3
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	6093      	str	r3, [r2, #8]
}
 8002ac4:	e19e      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	015a      	lsls	r2, r3, #5
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4413      	add	r3, r2
 8002ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad8:	2b80      	cmp	r3, #128	; 0x80
 8002ada:	d12b      	bne.n	8002b34 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	015a      	lsls	r2, r3, #5
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	0151      	lsls	r1, r2, #5
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	440a      	add	r2, r1
 8002af2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	4611      	mov	r1, r2
 8002b06:	4618      	mov	r0, r3
 8002b08:	f003 fcc7 	bl	800649a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	440b      	add	r3, r1
 8002b1a:	335d      	adds	r3, #93	; 0x5d
 8002b1c:	2206      	movs	r2, #6
 8002b1e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	015a      	lsls	r2, r3, #5
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4413      	add	r3, r2
 8002b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	6093      	str	r3, [r2, #8]
}
 8002b32:	e167      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b4a:	d135      	bne.n	8002bb8 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	015a      	lsls	r2, r3, #5
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	4413      	add	r3, r2
 8002b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	0151      	lsls	r1, r2, #5
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	440a      	add	r2, r1
 8002b62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b66:	f043 0302 	orr.w	r3, r3, #2
 8002b6a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 fc8f 	bl	800649a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	015a      	lsls	r2, r3, #5
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b88:	461a      	mov	r2, r3
 8002b8a:	2310      	movs	r3, #16
 8002b8c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ba0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	440b      	add	r3, r1
 8002bb0:	335d      	adds	r3, #93	; 0x5d
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	701a      	strb	r2, [r3, #0]
}
 8002bb6:	e125      	b.n	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	f040 811a 	bne.w	8002e04 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	015a      	lsls	r2, r3, #5
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	0151      	lsls	r1, r2, #5
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	440a      	add	r2, r1
 8002be6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bea:	f023 0302 	bic.w	r3, r3, #2
 8002bee:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	440b      	add	r3, r1
 8002bfe:	335d      	adds	r3, #93	; 0x5d
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d137      	bne.n	8002c76 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	440b      	add	r3, r1
 8002c14:	335c      	adds	r3, #92	; 0x5c
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	440b      	add	r3, r1
 8002c28:	333f      	adds	r3, #63	; 0x3f
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d00b      	beq.n	8002c48 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	440b      	add	r3, r1
 8002c3e:	333f      	adds	r3, #63	; 0x3f
 8002c40:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	f040 80c5 	bne.w	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	440b      	add	r3, r1
 8002c56:	3351      	adds	r3, #81	; 0x51
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	f083 0301 	eor.w	r3, r3, #1
 8002c5e:	b2d8      	uxtb	r0, r3
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	4613      	mov	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4413      	add	r3, r2
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3351      	adds	r3, #81	; 0x51
 8002c70:	4602      	mov	r2, r0
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	e0ad      	b.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	440b      	add	r3, r1
 8002c84:	335d      	adds	r3, #93	; 0x5d
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d10a      	bne.n	8002ca2 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	335c      	adds	r3, #92	; 0x5c
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e097      	b.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	440b      	add	r3, r1
 8002cb0:	335d      	adds	r3, #93	; 0x5d
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d10a      	bne.n	8002cce <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	440b      	add	r3, r1
 8002cc6:	335c      	adds	r3, #92	; 0x5c
 8002cc8:	2202      	movs	r2, #2
 8002cca:	701a      	strb	r2, [r3, #0]
 8002ccc:	e081      	b.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	440b      	add	r3, r1
 8002cdc:	335d      	adds	r3, #93	; 0x5d
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b05      	cmp	r3, #5
 8002ce2:	d10a      	bne.n	8002cfa <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002ce4:	6879      	ldr	r1, [r7, #4]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	440b      	add	r3, r1
 8002cf2:	335c      	adds	r3, #92	; 0x5c
 8002cf4:	2205      	movs	r2, #5
 8002cf6:	701a      	strb	r2, [r3, #0]
 8002cf8:	e06b      	b.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	440b      	add	r3, r1
 8002d08:	335d      	adds	r3, #93	; 0x5d
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b06      	cmp	r3, #6
 8002d0e:	d00a      	beq.n	8002d26 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	440b      	add	r3, r1
 8002d1e:	335d      	adds	r3, #93	; 0x5d
 8002d20:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d155      	bne.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	440b      	add	r3, r1
 8002d34:	3358      	adds	r3, #88	; 0x58
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	1c59      	adds	r1, r3, #1
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	4403      	add	r3, r0
 8002d48:	3358      	adds	r3, #88	; 0x58
 8002d4a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	440b      	add	r3, r1
 8002d5a:	3358      	adds	r3, #88	; 0x58
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d914      	bls.n	8002d8c <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4613      	mov	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	440b      	add	r3, r1
 8002d70:	3358      	adds	r3, #88	; 0x58
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	440b      	add	r3, r1
 8002d84:	335c      	adds	r3, #92	; 0x5c
 8002d86:	2204      	movs	r2, #4
 8002d88:	701a      	strb	r2, [r3, #0]
 8002d8a:	e009      	b.n	8002da0 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	335c      	adds	r3, #92	; 0x5c
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	015a      	lsls	r2, r3, #5
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	4413      	add	r3, r2
 8002da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002db6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dbe:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	015a      	lsls	r2, r3, #5
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dcc:	461a      	mov	r2, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	015a      	lsls	r2, r3, #5
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	4413      	add	r3, r2
 8002dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dde:	461a      	mov	r2, r3
 8002de0:	2302      	movs	r3, #2
 8002de2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	b2d8      	uxtb	r0, r3
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	440b      	add	r3, r1
 8002df6:	335c      	adds	r3, #92	; 0x5c
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4601      	mov	r1, r0
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f00a f8bc 	bl	800cf7c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002e04:	bf00      	nop
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	; 0x28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f003 030f 	and.w	r3, r3, #15
 8002e2c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	0c5b      	lsrs	r3, r3, #17
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	091b      	lsrs	r3, r3, #4
 8002e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e40:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d003      	beq.n	8002e50 <HCD_RXQLVL_IRQHandler+0x44>
 8002e48:	2b05      	cmp	r3, #5
 8002e4a:	f000 8082 	beq.w	8002f52 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002e4e:	e083      	b.n	8002f58 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d07f      	beq.n	8002f56 <HCD_RXQLVL_IRQHandler+0x14a>
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	440b      	add	r3, r1
 8002e64:	3344      	adds	r3, #68	; 0x44
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d074      	beq.n	8002f56 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6818      	ldr	r0, [r3, #0]
 8002e70:	6879      	ldr	r1, [r7, #4]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4613      	mov	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	440b      	add	r3, r1
 8002e7e:	3344      	adds	r3, #68	; 0x44
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	b292      	uxth	r2, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	f002 fea5 	bl	8005bd6 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4613      	mov	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	440b      	add	r3, r1
 8002e9a:	3344      	adds	r3, #68	; 0x44
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	18d1      	adds	r1, r2, r3
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	4403      	add	r3, r0
 8002eb0:	3344      	adds	r3, #68	; 0x44
 8002eb2:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	440b      	add	r3, r1
 8002ec2:	334c      	adds	r3, #76	; 0x4c
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	18d1      	adds	r1, r2, r3
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	4403      	add	r3, r0
 8002ed8:	334c      	adds	r3, #76	; 0x4c
 8002eda:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	015a      	lsls	r2, r3, #5
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ee8:	691a      	ldr	r2, [r3, #16]
 8002eea:	4b1d      	ldr	r3, [pc, #116]	; (8002f60 <HCD_RXQLVL_IRQHandler+0x154>)
 8002eec:	4013      	ands	r3, r2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d031      	beq.n	8002f56 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f08:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f10:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	015a      	lsls	r2, r3, #5
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	4413      	add	r3, r2
 8002f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f1e:	461a      	mov	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	3350      	adds	r3, #80	; 0x50
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	f083 0301 	eor.w	r3, r3, #1
 8002f3a:	b2d8      	uxtb	r0, r3
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	440b      	add	r3, r1
 8002f4a:	3350      	adds	r3, #80	; 0x50
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	701a      	strb	r2, [r3, #0]
      break;
 8002f50:	e001      	b.n	8002f56 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8002f52:	bf00      	nop
 8002f54:	e000      	b.n	8002f58 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8002f56:	bf00      	nop
  }
}
 8002f58:	bf00      	nop
 8002f5a:	3728      	adds	r7, #40	; 0x28
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	1ff80000 	.word	0x1ff80000

08002f64 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002f90:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d10b      	bne.n	8002fb4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d102      	bne.n	8002fac <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f009 ffcc 	bl	800cf44 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	f043 0302 	orr.w	r3, r3, #2
 8002fb2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d132      	bne.n	8003024 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f043 0308 	orr.w	r3, r3, #8
 8002fc4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d126      	bne.n	800301e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d113      	bne.n	8003000 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002fde:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fe2:	d106      	bne.n	8002ff2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2102      	movs	r1, #2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f002 ff2e 	bl	8005e4c <USB_InitFSLSPClkSel>
 8002ff0:	e011      	b.n	8003016 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f002 ff27 	bl	8005e4c <USB_InitFSLSPClkSel>
 8002ffe:	e00a      	b.n	8003016 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d106      	bne.n	8003016 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800300e:	461a      	mov	r2, r3
 8003010:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003014:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f009 ffc2 	bl	800cfa0 <HAL_HCD_PortEnabled_Callback>
 800301c:	e002      	b.n	8003024 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f009 ffcc 	bl	800cfbc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b20      	cmp	r3, #32
 800302c:	d103      	bne.n	8003036 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f043 0320 	orr.w	r3, r3, #32
 8003034:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800303c:	461a      	mov	r2, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	6013      	str	r3, [r2, #0]
}
 8003042:	bf00      	nop
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e11f      	b.n	800329e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fd fd92 	bl	8000b9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2224      	movs	r2, #36	; 0x24
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0201 	bic.w	r2, r2, #1
 800308e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800309e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030b0:	f001 f9de 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 80030b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4a7b      	ldr	r2, [pc, #492]	; (80032a8 <HAL_I2C_Init+0x25c>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d807      	bhi.n	80030d0 <HAL_I2C_Init+0x84>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4a7a      	ldr	r2, [pc, #488]	; (80032ac <HAL_I2C_Init+0x260>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	bf94      	ite	ls
 80030c8:	2301      	movls	r3, #1
 80030ca:	2300      	movhi	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	e006      	b.n	80030de <HAL_I2C_Init+0x92>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a77      	ldr	r2, [pc, #476]	; (80032b0 <HAL_I2C_Init+0x264>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bf94      	ite	ls
 80030d8:	2301      	movls	r3, #1
 80030da:	2300      	movhi	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e0db      	b.n	800329e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4a72      	ldr	r2, [pc, #456]	; (80032b4 <HAL_I2C_Init+0x268>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	0c9b      	lsrs	r3, r3, #18
 80030f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	430a      	orrs	r2, r1
 8003104:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4a64      	ldr	r2, [pc, #400]	; (80032a8 <HAL_I2C_Init+0x25c>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d802      	bhi.n	8003120 <HAL_I2C_Init+0xd4>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	3301      	adds	r3, #1
 800311e:	e009      	b.n	8003134 <HAL_I2C_Init+0xe8>
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003126:	fb02 f303 	mul.w	r3, r2, r3
 800312a:	4a63      	ldr	r2, [pc, #396]	; (80032b8 <HAL_I2C_Init+0x26c>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	099b      	lsrs	r3, r3, #6
 8003132:	3301      	adds	r3, #1
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	430b      	orrs	r3, r1
 800313a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003146:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	4956      	ldr	r1, [pc, #344]	; (80032a8 <HAL_I2C_Init+0x25c>)
 8003150:	428b      	cmp	r3, r1
 8003152:	d80d      	bhi.n	8003170 <HAL_I2C_Init+0x124>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	1e59      	subs	r1, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003162:	3301      	adds	r3, #1
 8003164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003168:	2b04      	cmp	r3, #4
 800316a:	bf38      	it	cc
 800316c:	2304      	movcc	r3, #4
 800316e:	e04f      	b.n	8003210 <HAL_I2C_Init+0x1c4>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d111      	bne.n	800319c <HAL_I2C_Init+0x150>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1e58      	subs	r0, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6859      	ldr	r1, [r3, #4]
 8003180:	460b      	mov	r3, r1
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	440b      	add	r3, r1
 8003186:	fbb0 f3f3 	udiv	r3, r0, r3
 800318a:	3301      	adds	r3, #1
 800318c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf0c      	ite	eq
 8003194:	2301      	moveq	r3, #1
 8003196:	2300      	movne	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	e012      	b.n	80031c2 <HAL_I2C_Init+0x176>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	1e58      	subs	r0, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	0099      	lsls	r1, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b2:	3301      	adds	r3, #1
 80031b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_I2C_Init+0x17e>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e022      	b.n	8003210 <HAL_I2C_Init+0x1c4>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10e      	bne.n	80031f0 <HAL_I2C_Init+0x1a4>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1e58      	subs	r0, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6859      	ldr	r1, [r3, #4]
 80031da:	460b      	mov	r3, r1
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	440b      	add	r3, r1
 80031e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80031e4:	3301      	adds	r3, #1
 80031e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031ee:	e00f      	b.n	8003210 <HAL_I2C_Init+0x1c4>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	0099      	lsls	r1, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	fbb0 f3f3 	udiv	r3, r0, r3
 8003206:	3301      	adds	r3, #1
 8003208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	6809      	ldr	r1, [r1, #0]
 8003214:	4313      	orrs	r3, r2
 8003216:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	430a      	orrs	r2, r1
 8003232:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800323e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6911      	ldr	r1, [r2, #16]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	68d2      	ldr	r2, [r2, #12]
 800324a:	4311      	orrs	r1, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6812      	ldr	r2, [r2, #0]
 8003250:	430b      	orrs	r3, r1
 8003252:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695a      	ldr	r2, [r3, #20]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	000186a0 	.word	0x000186a0
 80032ac:	001e847f 	.word	0x001e847f
 80032b0:	003d08ff 	.word	0x003d08ff
 80032b4:	431bde83 	.word	0x431bde83
 80032b8:	10624dd3 	.word	0x10624dd3

080032bc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b088      	sub	sp, #32
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e128      	b.n	8003520 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a90      	ldr	r2, [pc, #576]	; (8003528 <HAL_I2S_Init+0x26c>)
 80032e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f7fd fc9f 	bl	8000c2c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2202      	movs	r2, #2
 80032f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003304:	f023 030f 	bic.w	r3, r3, #15
 8003308:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2202      	movs	r2, #2
 8003310:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	2b02      	cmp	r3, #2
 8003318:	d060      	beq.n	80033dc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003322:	2310      	movs	r3, #16
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	e001      	b.n	800332c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003328:	2320      	movs	r3, #32
 800332a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b20      	cmp	r3, #32
 8003332:	d802      	bhi.n	800333a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800333a:	2001      	movs	r0, #1
 800333c:	f001 f9d4 	bl	80046e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003340:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800334a:	d125      	bne.n	8003398 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d010      	beq.n	8003376 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	fbb2 f2f3 	udiv	r2, r2, r3
 800335e:	4613      	mov	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	4413      	add	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	461a      	mov	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003370:	3305      	adds	r3, #5
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	e01f      	b.n	80033b6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	461a      	mov	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003392:	3305      	adds	r3, #5
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	e00e      	b.n	80033b6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	461a      	mov	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	3305      	adds	r3, #5
 80033b4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4a5c      	ldr	r2, [pc, #368]	; (800352c <HAL_I2S_Init+0x270>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	08db      	lsrs	r3, r3, #3
 80033c0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	021b      	lsls	r3, r3, #8
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	e003      	b.n	80033e4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80033dc:	2302      	movs	r3, #2
 80033de:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d902      	bls.n	80033f0 <HAL_I2S_Init+0x134>
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	2bff      	cmp	r3, #255	; 0xff
 80033ee:	d907      	bls.n	8003400 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f4:	f043 0210 	orr.w	r2, r3, #16
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e08f      	b.n	8003520 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	ea42 0103 	orr.w	r1, r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69fa      	ldr	r2, [r7, #28]
 8003410:	430a      	orrs	r2, r1
 8003412:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800341e:	f023 030f 	bic.w	r3, r3, #15
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6851      	ldr	r1, [r2, #4]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6892      	ldr	r2, [r2, #8]
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	68d2      	ldr	r2, [r2, #12]
 8003430:	4311      	orrs	r1, r2
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6992      	ldr	r2, [r2, #24]
 8003436:	430a      	orrs	r2, r1
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003442:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d161      	bne.n	8003510 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a38      	ldr	r2, [pc, #224]	; (8003530 <HAL_I2S_Init+0x274>)
 8003450:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a37      	ldr	r2, [pc, #220]	; (8003534 <HAL_I2S_Init+0x278>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d101      	bne.n	8003460 <HAL_I2S_Init+0x1a4>
 800345c:	4b36      	ldr	r3, [pc, #216]	; (8003538 <HAL_I2S_Init+0x27c>)
 800345e:	e001      	b.n	8003464 <HAL_I2S_Init+0x1a8>
 8003460:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	4932      	ldr	r1, [pc, #200]	; (8003534 <HAL_I2S_Init+0x278>)
 800346c:	428a      	cmp	r2, r1
 800346e:	d101      	bne.n	8003474 <HAL_I2S_Init+0x1b8>
 8003470:	4a31      	ldr	r2, [pc, #196]	; (8003538 <HAL_I2S_Init+0x27c>)
 8003472:	e001      	b.n	8003478 <HAL_I2S_Init+0x1bc>
 8003474:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003478:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800347c:	f023 030f 	bic.w	r3, r3, #15
 8003480:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a2b      	ldr	r2, [pc, #172]	; (8003534 <HAL_I2S_Init+0x278>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d101      	bne.n	8003490 <HAL_I2S_Init+0x1d4>
 800348c:	4b2a      	ldr	r3, [pc, #168]	; (8003538 <HAL_I2S_Init+0x27c>)
 800348e:	e001      	b.n	8003494 <HAL_I2S_Init+0x1d8>
 8003490:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003494:	2202      	movs	r2, #2
 8003496:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a25      	ldr	r2, [pc, #148]	; (8003534 <HAL_I2S_Init+0x278>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d101      	bne.n	80034a6 <HAL_I2S_Init+0x1ea>
 80034a2:	4b25      	ldr	r3, [pc, #148]	; (8003538 <HAL_I2S_Init+0x27c>)
 80034a4:	e001      	b.n	80034aa <HAL_I2S_Init+0x1ee>
 80034a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034b6:	d003      	beq.n	80034c0 <HAL_I2S_Init+0x204>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d103      	bne.n	80034c8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80034c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034c4:	613b      	str	r3, [r7, #16]
 80034c6:	e001      	b.n	80034cc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80034c8:	2300      	movs	r3, #0
 80034ca:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	b299      	uxth	r1, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80034e2:	4303      	orrs	r3, r0
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	430b      	orrs	r3, r1
 80034e8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80034ea:	4313      	orrs	r3, r2
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	897b      	ldrh	r3, [r7, #10]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034f8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a0d      	ldr	r2, [pc, #52]	; (8003534 <HAL_I2S_Init+0x278>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d101      	bne.n	8003508 <HAL_I2S_Init+0x24c>
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <HAL_I2S_Init+0x27c>)
 8003506:	e001      	b.n	800350c <HAL_I2S_Init+0x250>
 8003508:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800350c:	897a      	ldrh	r2, [r7, #10]
 800350e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3720      	adds	r7, #32
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	08003633 	.word	0x08003633
 800352c:	cccccccd 	.word	0xcccccccd
 8003530:	08003749 	.word	0x08003749
 8003534:	40003800 	.word	0x40003800
 8003538:	40003400 	.word	0x40003400

0800353c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	881a      	ldrh	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	1c9a      	adds	r2, r3, #2
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10e      	bne.n	80035cc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035bc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff ffb8 	bl	800353c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035cc:	bf00      	nop
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e6:	b292      	uxth	r2, r2
 80035e8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ee:	1c9a      	adds	r2, r3, #2
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10e      	bne.n	800362a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800361a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff ff93 	bl	8003550 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b086      	sub	sp, #24
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b04      	cmp	r3, #4
 800364c:	d13a      	bne.n	80036c4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	d109      	bne.n	800366c <I2S_IRQHandler+0x3a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003662:	2b40      	cmp	r3, #64	; 0x40
 8003664:	d102      	bne.n	800366c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7ff ffb4 	bl	80035d4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003672:	2b40      	cmp	r3, #64	; 0x40
 8003674:	d126      	bne.n	80036c4 <I2S_IRQHandler+0x92>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b20      	cmp	r3, #32
 8003682:	d11f      	bne.n	80036c4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003692:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003694:	2300      	movs	r3, #0
 8003696:	613b      	str	r3, [r7, #16]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	613b      	str	r3, [r7, #16]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	f043 0202 	orr.w	r2, r3, #2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7ff ff50 	bl	8003564 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d136      	bne.n	800373e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d109      	bne.n	80036ee <I2S_IRQHandler+0xbc>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e4:	2b80      	cmp	r3, #128	; 0x80
 80036e6:	d102      	bne.n	80036ee <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7ff ff45 	bl	8003578 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d122      	bne.n	800373e <I2S_IRQHandler+0x10c>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f003 0320 	and.w	r3, r3, #32
 8003702:	2b20      	cmp	r3, #32
 8003704:	d11b      	bne.n	800373e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003714:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	60fb      	str	r3, [r7, #12]
 8003722:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003730:	f043 0204 	orr.w	r2, r3, #4
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff ff13 	bl	8003564 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800373e:	bf00      	nop
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b088      	sub	sp, #32
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4aa2      	ldr	r2, [pc, #648]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003762:	4ba2      	ldr	r3, [pc, #648]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003764:	e001      	b.n	800376a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003766:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a9b      	ldr	r2, [pc, #620]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d101      	bne.n	8003784 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003780:	4b9a      	ldr	r3, [pc, #616]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003782:	e001      	b.n	8003788 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003784:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003794:	d004      	beq.n	80037a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f040 8099 	bne.w	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d107      	bne.n	80037ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 f925 	bl	8003a04 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d107      	bne.n	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d002      	beq.n	80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f9c8 	bl	8003b64 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037da:	2b40      	cmp	r3, #64	; 0x40
 80037dc:	d13a      	bne.n	8003854 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d035      	beq.n	8003854 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a7e      	ldr	r2, [pc, #504]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80037f2:	4b7e      	ldr	r3, [pc, #504]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037f4:	e001      	b.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80037f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4979      	ldr	r1, [pc, #484]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003802:	428b      	cmp	r3, r1
 8003804:	d101      	bne.n	800380a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003806:	4b79      	ldr	r3, [pc, #484]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003808:	e001      	b.n	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800380a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800380e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003812:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003822:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003824:	2300      	movs	r3, #0
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	f043 0202 	orr.w	r2, r3, #2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7ff fe88 	bl	8003564 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	2b08      	cmp	r3, #8
 800385c:	f040 80be 	bne.w	80039dc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f003 0320 	and.w	r3, r3, #32
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 80b8 	beq.w	80039dc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800387a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a59      	ldr	r2, [pc, #356]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d101      	bne.n	800388a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003886:	4b59      	ldr	r3, [pc, #356]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003888:	e001      	b.n	800388e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800388a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4954      	ldr	r1, [pc, #336]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003896:	428b      	cmp	r3, r1
 8003898:	d101      	bne.n	800389e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800389a:	4b54      	ldr	r3, [pc, #336]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800389c:	e001      	b.n	80038a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800389e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038a2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80038a6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80038a8:	2300      	movs	r3, #0
 80038aa:	60bb      	str	r3, [r7, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	f043 0204 	orr.w	r2, r3, #4
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7ff fe4a 	bl	8003564 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80038d0:	e084      	b.n	80039dc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d107      	bne.n	80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f8be 	bl	8003a68 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d107      	bne.n	8003906 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f8fd 	bl	8003b00 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800390c:	2b40      	cmp	r3, #64	; 0x40
 800390e:	d12f      	bne.n	8003970 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b00      	cmp	r3, #0
 8003918:	d02a      	beq.n	8003970 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	685a      	ldr	r2, [r3, #4]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003928:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a2e      	ldr	r2, [pc, #184]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d101      	bne.n	8003938 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003934:	4b2d      	ldr	r3, [pc, #180]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003936:	e001      	b.n	800393c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003938:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4929      	ldr	r1, [pc, #164]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003944:	428b      	cmp	r3, r1
 8003946:	d101      	bne.n	800394c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003948:	4b28      	ldr	r3, [pc, #160]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800394a:	e001      	b.n	8003950 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800394c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003950:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003954:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	f043 0202 	orr.w	r2, r3, #2
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7ff fdfa 	bl	8003564 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b08      	cmp	r3, #8
 8003978:	d131      	bne.n	80039de <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f003 0320 	and.w	r3, r3, #32
 8003980:	2b00      	cmp	r3, #0
 8003982:	d02c      	beq.n	80039de <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a17      	ldr	r2, [pc, #92]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d101      	bne.n	8003992 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800398e:	4b17      	ldr	r3, [pc, #92]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003990:	e001      	b.n	8003996 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003992:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4912      	ldr	r1, [pc, #72]	; (80039e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800399e:	428b      	cmp	r3, r1
 80039a0:	d101      	bne.n	80039a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80039a2:	4b12      	ldr	r3, [pc, #72]	; (80039ec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80039a4:	e001      	b.n	80039aa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80039a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039ae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039be:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039cc:	f043 0204 	orr.w	r2, r3, #4
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff fdc5 	bl	8003564 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039da:	e000      	b.n	80039de <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80039dc:	bf00      	nop
}
 80039de:	bf00      	nop
 80039e0:	3720      	adds	r7, #32
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40003800 	.word	0x40003800
 80039ec:	40003400 	.word	0x40003400

080039f0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	1c99      	adds	r1, r3, #2
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6251      	str	r1, [r2, #36]	; 0x24
 8003a16:	881a      	ldrh	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d113      	bne.n	8003a5e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a44:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ffc9 	bl	80039f0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	1c99      	adds	r1, r3, #2
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6251      	str	r1, [r2, #36]	; 0x24
 8003a7a:	8819      	ldrh	r1, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a1d      	ldr	r2, [pc, #116]	; (8003af8 <I2SEx_TxISR_I2SExt+0x90>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d101      	bne.n	8003a8a <I2SEx_TxISR_I2SExt+0x22>
 8003a86:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <I2SEx_TxISR_I2SExt+0x94>)
 8003a88:	e001      	b.n	8003a8e <I2SEx_TxISR_I2SExt+0x26>
 8003a8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a8e:	460a      	mov	r2, r1
 8003a90:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d121      	bne.n	8003aee <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <I2SEx_TxISR_I2SExt+0x90>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d101      	bne.n	8003ab8 <I2SEx_TxISR_I2SExt+0x50>
 8003ab4:	4b11      	ldr	r3, [pc, #68]	; (8003afc <I2SEx_TxISR_I2SExt+0x94>)
 8003ab6:	e001      	b.n	8003abc <I2SEx_TxISR_I2SExt+0x54>
 8003ab8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	490d      	ldr	r1, [pc, #52]	; (8003af8 <I2SEx_TxISR_I2SExt+0x90>)
 8003ac4:	428b      	cmp	r3, r1
 8003ac6:	d101      	bne.n	8003acc <I2SEx_TxISR_I2SExt+0x64>
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <I2SEx_TxISR_I2SExt+0x94>)
 8003aca:	e001      	b.n	8003ad0 <I2SEx_TxISR_I2SExt+0x68>
 8003acc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ad0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ad4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d106      	bne.n	8003aee <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7ff ff81 	bl	80039f0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	40003800 	.word	0x40003800
 8003afc:	40003400 	.word	0x40003400

08003b00 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68d8      	ldr	r0, [r3, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b12:	1c99      	adds	r1, r3, #2
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003b18:	b282      	uxth	r2, r0
 8003b1a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	3b01      	subs	r3, #1
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d113      	bne.n	8003b5c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b42:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7ff ff4a 	bl	80039f0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a20      	ldr	r2, [pc, #128]	; (8003bf4 <I2SEx_RxISR_I2SExt+0x90>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d101      	bne.n	8003b7a <I2SEx_RxISR_I2SExt+0x16>
 8003b76:	4b20      	ldr	r3, [pc, #128]	; (8003bf8 <I2SEx_RxISR_I2SExt+0x94>)
 8003b78:	e001      	b.n	8003b7e <I2SEx_RxISR_I2SExt+0x1a>
 8003b7a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b7e:	68d8      	ldr	r0, [r3, #12]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b84:	1c99      	adds	r1, r3, #2
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003b8a:	b282      	uxth	r2, r0
 8003b8c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d121      	bne.n	8003bea <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a12      	ldr	r2, [pc, #72]	; (8003bf4 <I2SEx_RxISR_I2SExt+0x90>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d101      	bne.n	8003bb4 <I2SEx_RxISR_I2SExt+0x50>
 8003bb0:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <I2SEx_RxISR_I2SExt+0x94>)
 8003bb2:	e001      	b.n	8003bb8 <I2SEx_RxISR_I2SExt+0x54>
 8003bb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	490d      	ldr	r1, [pc, #52]	; (8003bf4 <I2SEx_RxISR_I2SExt+0x90>)
 8003bc0:	428b      	cmp	r3, r1
 8003bc2:	d101      	bne.n	8003bc8 <I2SEx_RxISR_I2SExt+0x64>
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <I2SEx_RxISR_I2SExt+0x94>)
 8003bc6:	e001      	b.n	8003bcc <I2SEx_RxISR_I2SExt+0x68>
 8003bc8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bcc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bd0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d106      	bne.n	8003bea <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff ff03 	bl	80039f0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40003800 	.word	0x40003800
 8003bf8:	40003400 	.word	0x40003400

08003bfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e25b      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d075      	beq.n	8003d06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c1a:	4ba3      	ldr	r3, [pc, #652]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d00c      	beq.n	8003c40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c26:	4ba0      	ldr	r3, [pc, #640]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d112      	bne.n	8003c58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c32:	4b9d      	ldr	r3, [pc, #628]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c3e:	d10b      	bne.n	8003c58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c40:	4b99      	ldr	r3, [pc, #612]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d05b      	beq.n	8003d04 <HAL_RCC_OscConfig+0x108>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d157      	bne.n	8003d04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e236      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c60:	d106      	bne.n	8003c70 <HAL_RCC_OscConfig+0x74>
 8003c62:	4b91      	ldr	r3, [pc, #580]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a90      	ldr	r2, [pc, #576]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e01d      	b.n	8003cac <HAL_RCC_OscConfig+0xb0>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c78:	d10c      	bne.n	8003c94 <HAL_RCC_OscConfig+0x98>
 8003c7a:	4b8b      	ldr	r3, [pc, #556]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a8a      	ldr	r2, [pc, #552]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b88      	ldr	r3, [pc, #544]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a87      	ldr	r2, [pc, #540]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	e00b      	b.n	8003cac <HAL_RCC_OscConfig+0xb0>
 8003c94:	4b84      	ldr	r3, [pc, #528]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a83      	ldr	r2, [pc, #524]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c9e:	6013      	str	r3, [r2, #0]
 8003ca0:	4b81      	ldr	r3, [pc, #516]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a80      	ldr	r2, [pc, #512]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003ca6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d013      	beq.n	8003cdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fd f9f4 	bl	80010a0 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cbc:	f7fd f9f0 	bl	80010a0 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	; 0x64
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e1fb      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cce:	4b76      	ldr	r3, [pc, #472]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCC_OscConfig+0xc0>
 8003cda:	e014      	b.n	8003d06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cdc:	f7fd f9e0 	bl	80010a0 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ce4:	f7fd f9dc 	bl	80010a0 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	; 0x64
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e1e7      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf6:	4b6c      	ldr	r3, [pc, #432]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0xe8>
 8003d02:	e000      	b.n	8003d06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d063      	beq.n	8003dda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d12:	4b65      	ldr	r3, [pc, #404]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1e:	4b62      	ldr	r3, [pc, #392]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d11c      	bne.n	8003d64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d2a:	4b5f      	ldr	r3, [pc, #380]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d116      	bne.n	8003d64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d36:	4b5c      	ldr	r3, [pc, #368]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <HAL_RCC_OscConfig+0x152>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d001      	beq.n	8003d4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e1bb      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4e:	4b56      	ldr	r3, [pc, #344]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4952      	ldr	r1, [pc, #328]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d62:	e03a      	b.n	8003dda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d020      	beq.n	8003dae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6c:	4b4f      	ldr	r3, [pc, #316]	; (8003eac <HAL_RCC_OscConfig+0x2b0>)
 8003d6e:	2201      	movs	r2, #1
 8003d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d72:	f7fd f995 	bl	80010a0 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d7a:	f7fd f991 	bl	80010a0 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e19c      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8c:	4b46      	ldr	r3, [pc, #280]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d98:	4b43      	ldr	r3, [pc, #268]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	00db      	lsls	r3, r3, #3
 8003da6:	4940      	ldr	r1, [pc, #256]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	600b      	str	r3, [r1, #0]
 8003dac:	e015      	b.n	8003dda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dae:	4b3f      	ldr	r3, [pc, #252]	; (8003eac <HAL_RCC_OscConfig+0x2b0>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db4:	f7fd f974 	bl	80010a0 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dbc:	f7fd f970 	bl	80010a0 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e17b      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dce:	4b36      	ldr	r3, [pc, #216]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1f0      	bne.n	8003dbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0308 	and.w	r3, r3, #8
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d030      	beq.n	8003e48 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d016      	beq.n	8003e1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dee:	4b30      	ldr	r3, [pc, #192]	; (8003eb0 <HAL_RCC_OscConfig+0x2b4>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df4:	f7fd f954 	bl	80010a0 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dfc:	f7fd f950 	bl	80010a0 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e15b      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0e:	4b26      	ldr	r3, [pc, #152]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e12:	f003 0302 	and.w	r3, r3, #2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0f0      	beq.n	8003dfc <HAL_RCC_OscConfig+0x200>
 8003e1a:	e015      	b.n	8003e48 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1c:	4b24      	ldr	r3, [pc, #144]	; (8003eb0 <HAL_RCC_OscConfig+0x2b4>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e22:	f7fd f93d 	bl	80010a0 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2a:	f7fd f939 	bl	80010a0 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e144      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f0      	bne.n	8003e2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f000 80a0 	beq.w	8003f96 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e56:	2300      	movs	r3, #0
 8003e58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e5a:	4b13      	ldr	r3, [pc, #76]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10f      	bne.n	8003e86 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	60bb      	str	r3, [r7, #8]
 8003e6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6e:	4a0e      	ldr	r2, [pc, #56]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e74:	6413      	str	r3, [r2, #64]	; 0x40
 8003e76:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <HAL_RCC_OscConfig+0x2ac>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e82:	2301      	movs	r3, #1
 8003e84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <HAL_RCC_OscConfig+0x2b8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d121      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e92:	4b08      	ldr	r3, [pc, #32]	; (8003eb4 <HAL_RCC_OscConfig+0x2b8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a07      	ldr	r2, [pc, #28]	; (8003eb4 <HAL_RCC_OscConfig+0x2b8>)
 8003e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e9e:	f7fd f8ff 	bl	80010a0 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea4:	e011      	b.n	8003eca <HAL_RCC_OscConfig+0x2ce>
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	42470000 	.word	0x42470000
 8003eb0:	42470e80 	.word	0x42470e80
 8003eb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb8:	f7fd f8f2 	bl	80010a0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e0fd      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eca:	4b81      	ldr	r3, [pc, #516]	; (80040d0 <HAL_RCC_OscConfig+0x4d4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0f0      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d106      	bne.n	8003eec <HAL_RCC_OscConfig+0x2f0>
 8003ede:	4b7d      	ldr	r3, [pc, #500]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee2:	4a7c      	ldr	r2, [pc, #496]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003ee4:	f043 0301 	orr.w	r3, r3, #1
 8003ee8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eea:	e01c      	b.n	8003f26 <HAL_RCC_OscConfig+0x32a>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	2b05      	cmp	r3, #5
 8003ef2:	d10c      	bne.n	8003f0e <HAL_RCC_OscConfig+0x312>
 8003ef4:	4b77      	ldr	r3, [pc, #476]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef8:	4a76      	ldr	r2, [pc, #472]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003efa:	f043 0304 	orr.w	r3, r3, #4
 8003efe:	6713      	str	r3, [r2, #112]	; 0x70
 8003f00:	4b74      	ldr	r3, [pc, #464]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f04:	4a73      	ldr	r2, [pc, #460]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f0c:	e00b      	b.n	8003f26 <HAL_RCC_OscConfig+0x32a>
 8003f0e:	4b71      	ldr	r3, [pc, #452]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f12:	4a70      	ldr	r2, [pc, #448]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f14:	f023 0301 	bic.w	r3, r3, #1
 8003f18:	6713      	str	r3, [r2, #112]	; 0x70
 8003f1a:	4b6e      	ldr	r3, [pc, #440]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1e:	4a6d      	ldr	r2, [pc, #436]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f20:	f023 0304 	bic.w	r3, r3, #4
 8003f24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d015      	beq.n	8003f5a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f2e:	f7fd f8b7 	bl	80010a0 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f34:	e00a      	b.n	8003f4c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f36:	f7fd f8b3 	bl	80010a0 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e0bc      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f4c:	4b61      	ldr	r3, [pc, #388]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0ee      	beq.n	8003f36 <HAL_RCC_OscConfig+0x33a>
 8003f58:	e014      	b.n	8003f84 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f5a:	f7fd f8a1 	bl	80010a0 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fd f89d 	bl	80010a0 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e0a6      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f78:	4b56      	ldr	r3, [pc, #344]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ee      	bne.n	8003f62 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f84:	7dfb      	ldrb	r3, [r7, #23]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d105      	bne.n	8003f96 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f8a:	4b52      	ldr	r3, [pc, #328]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	4a51      	ldr	r2, [pc, #324]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003f90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 8092 	beq.w	80040c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fa0:	4b4c      	ldr	r3, [pc, #304]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 030c 	and.w	r3, r3, #12
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d05c      	beq.n	8004066 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d141      	bne.n	8004038 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb4:	4b48      	ldr	r3, [pc, #288]	; (80040d8 <HAL_RCC_OscConfig+0x4dc>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fba:	f7fd f871 	bl	80010a0 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fc2:	f7fd f86d 	bl	80010a0 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e078      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd4:	4b3f      	ldr	r3, [pc, #252]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1f0      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69da      	ldr	r2, [r3, #28]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	019b      	lsls	r3, r3, #6
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff6:	085b      	lsrs	r3, r3, #1
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	041b      	lsls	r3, r3, #16
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004002:	061b      	lsls	r3, r3, #24
 8004004:	4933      	ldr	r1, [pc, #204]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8004006:	4313      	orrs	r3, r2
 8004008:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800400a:	4b33      	ldr	r3, [pc, #204]	; (80040d8 <HAL_RCC_OscConfig+0x4dc>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7fd f846 	bl	80010a0 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004018:	f7fd f842 	bl	80010a0 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e04d      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402a:	4b2a      	ldr	r3, [pc, #168]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0f0      	beq.n	8004018 <HAL_RCC_OscConfig+0x41c>
 8004036:	e045      	b.n	80040c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004038:	4b27      	ldr	r3, [pc, #156]	; (80040d8 <HAL_RCC_OscConfig+0x4dc>)
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800403e:	f7fd f82f 	bl	80010a0 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004046:	f7fd f82b 	bl	80010a0 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e036      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004058:	4b1e      	ldr	r3, [pc, #120]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x44a>
 8004064:	e02e      	b.n	80040c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d101      	bne.n	8004072 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e029      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004072:	4b18      	ldr	r3, [pc, #96]	; (80040d4 <HAL_RCC_OscConfig+0x4d8>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	429a      	cmp	r2, r3
 8004084:	d11c      	bne.n	80040c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004090:	429a      	cmp	r2, r3
 8004092:	d115      	bne.n	80040c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800409a:	4013      	ands	r3, r2
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d10d      	bne.n	80040c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d106      	bne.n	80040c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80040bc:	429a      	cmp	r2, r3
 80040be:	d001      	beq.n	80040c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40007000 	.word	0x40007000
 80040d4:	40023800 	.word	0x40023800
 80040d8:	42470060 	.word	0x42470060

080040dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0cc      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040f0:	4b68      	ldr	r3, [pc, #416]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d90c      	bls.n	8004118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fe:	4b65      	ldr	r3, [pc, #404]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004106:	4b63      	ldr	r3, [pc, #396]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 030f 	and.w	r3, r3, #15
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	429a      	cmp	r2, r3
 8004112:	d001      	beq.n	8004118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e0b8      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d020      	beq.n	8004166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d005      	beq.n	800413c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004130:	4b59      	ldr	r3, [pc, #356]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	4a58      	ldr	r2, [pc, #352]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800413a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004148:	4b53      	ldr	r3, [pc, #332]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4a52      	ldr	r2, [pc, #328]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004154:	4b50      	ldr	r3, [pc, #320]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	494d      	ldr	r1, [pc, #308]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d044      	beq.n	80041fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417a:	4b47      	ldr	r3, [pc, #284]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d119      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e07f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d003      	beq.n	800419a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004196:	2b03      	cmp	r3, #3
 8004198:	d107      	bne.n	80041aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419a:	4b3f      	ldr	r3, [pc, #252]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e06f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041aa:	4b3b      	ldr	r3, [pc, #236]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e067      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ba:	4b37      	ldr	r3, [pc, #220]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f023 0203 	bic.w	r2, r3, #3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	4934      	ldr	r1, [pc, #208]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041cc:	f7fc ff68 	bl	80010a0 <HAL_GetTick>
 80041d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d2:	e00a      	b.n	80041ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d4:	f7fc ff64 	bl	80010a0 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e04f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ea:	4b2b      	ldr	r3, [pc, #172]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 020c 	and.w	r2, r3, #12
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d1eb      	bne.n	80041d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041fc:	4b25      	ldr	r3, [pc, #148]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d20c      	bcs.n	8004224 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b22      	ldr	r3, [pc, #136]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b20      	ldr	r3, [pc, #128]	; (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e032      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d008      	beq.n	8004242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004230:	4b19      	ldr	r3, [pc, #100]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4916      	ldr	r1, [pc, #88]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800424e:	4b12      	ldr	r3, [pc, #72]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	490e      	ldr	r1, [pc, #56]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800425e:	4313      	orrs	r3, r2
 8004260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004262:	f000 f821 	bl	80042a8 <HAL_RCC_GetSysClockFreq>
 8004266:	4601      	mov	r1, r0
 8004268:	4b0b      	ldr	r3, [pc, #44]	; (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	4a0a      	ldr	r2, [pc, #40]	; (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004274:	5cd3      	ldrb	r3, [r2, r3]
 8004276:	fa21 f303 	lsr.w	r3, r1, r3
 800427a:	4a09      	ldr	r2, [pc, #36]	; (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800427c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f7fc fdd2 	bl	8000e2c <HAL_InitTick>

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40023c00 	.word	0x40023c00
 8004298:	40023800 	.word	0x40023800
 800429c:	0800d758 	.word	0x0800d758
 80042a0:	20000000 	.word	0x20000000
 80042a4:	20000004 	.word	0x20000004

080042a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	607b      	str	r3, [r7, #4]
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	2300      	movs	r3, #0
 80042b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042be:	4b63      	ldr	r3, [pc, #396]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d007      	beq.n	80042da <HAL_RCC_GetSysClockFreq+0x32>
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d008      	beq.n	80042e0 <HAL_RCC_GetSysClockFreq+0x38>
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f040 80b4 	bne.w	800443c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042d4:	4b5e      	ldr	r3, [pc, #376]	; (8004450 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80042d6:	60bb      	str	r3, [r7, #8]
       break;
 80042d8:	e0b3      	b.n	8004442 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042da:	4b5e      	ldr	r3, [pc, #376]	; (8004454 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80042dc:	60bb      	str	r3, [r7, #8]
      break;
 80042de:	e0b0      	b.n	8004442 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042e0:	4b5a      	ldr	r3, [pc, #360]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042ea:	4b58      	ldr	r3, [pc, #352]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d04a      	beq.n	800438c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f6:	4b55      	ldr	r3, [pc, #340]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	099b      	lsrs	r3, r3, #6
 80042fc:	f04f 0400 	mov.w	r4, #0
 8004300:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	ea03 0501 	and.w	r5, r3, r1
 800430c:	ea04 0602 	and.w	r6, r4, r2
 8004310:	4629      	mov	r1, r5
 8004312:	4632      	mov	r2, r6
 8004314:	f04f 0300 	mov.w	r3, #0
 8004318:	f04f 0400 	mov.w	r4, #0
 800431c:	0154      	lsls	r4, r2, #5
 800431e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004322:	014b      	lsls	r3, r1, #5
 8004324:	4619      	mov	r1, r3
 8004326:	4622      	mov	r2, r4
 8004328:	1b49      	subs	r1, r1, r5
 800432a:	eb62 0206 	sbc.w	r2, r2, r6
 800432e:	f04f 0300 	mov.w	r3, #0
 8004332:	f04f 0400 	mov.w	r4, #0
 8004336:	0194      	lsls	r4, r2, #6
 8004338:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800433c:	018b      	lsls	r3, r1, #6
 800433e:	1a5b      	subs	r3, r3, r1
 8004340:	eb64 0402 	sbc.w	r4, r4, r2
 8004344:	f04f 0100 	mov.w	r1, #0
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	00e2      	lsls	r2, r4, #3
 800434e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004352:	00d9      	lsls	r1, r3, #3
 8004354:	460b      	mov	r3, r1
 8004356:	4614      	mov	r4, r2
 8004358:	195b      	adds	r3, r3, r5
 800435a:	eb44 0406 	adc.w	r4, r4, r6
 800435e:	f04f 0100 	mov.w	r1, #0
 8004362:	f04f 0200 	mov.w	r2, #0
 8004366:	0262      	lsls	r2, r4, #9
 8004368:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800436c:	0259      	lsls	r1, r3, #9
 800436e:	460b      	mov	r3, r1
 8004370:	4614      	mov	r4, r2
 8004372:	4618      	mov	r0, r3
 8004374:	4621      	mov	r1, r4
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f04f 0400 	mov.w	r4, #0
 800437c:	461a      	mov	r2, r3
 800437e:	4623      	mov	r3, r4
 8004380:	f7fb ff26 	bl	80001d0 <__aeabi_uldivmod>
 8004384:	4603      	mov	r3, r0
 8004386:	460c      	mov	r4, r1
 8004388:	60fb      	str	r3, [r7, #12]
 800438a:	e049      	b.n	8004420 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800438c:	4b2f      	ldr	r3, [pc, #188]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	099b      	lsrs	r3, r3, #6
 8004392:	f04f 0400 	mov.w	r4, #0
 8004396:	f240 11ff 	movw	r1, #511	; 0x1ff
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	ea03 0501 	and.w	r5, r3, r1
 80043a2:	ea04 0602 	and.w	r6, r4, r2
 80043a6:	4629      	mov	r1, r5
 80043a8:	4632      	mov	r2, r6
 80043aa:	f04f 0300 	mov.w	r3, #0
 80043ae:	f04f 0400 	mov.w	r4, #0
 80043b2:	0154      	lsls	r4, r2, #5
 80043b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80043b8:	014b      	lsls	r3, r1, #5
 80043ba:	4619      	mov	r1, r3
 80043bc:	4622      	mov	r2, r4
 80043be:	1b49      	subs	r1, r1, r5
 80043c0:	eb62 0206 	sbc.w	r2, r2, r6
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	f04f 0400 	mov.w	r4, #0
 80043cc:	0194      	lsls	r4, r2, #6
 80043ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80043d2:	018b      	lsls	r3, r1, #6
 80043d4:	1a5b      	subs	r3, r3, r1
 80043d6:	eb64 0402 	sbc.w	r4, r4, r2
 80043da:	f04f 0100 	mov.w	r1, #0
 80043de:	f04f 0200 	mov.w	r2, #0
 80043e2:	00e2      	lsls	r2, r4, #3
 80043e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80043e8:	00d9      	lsls	r1, r3, #3
 80043ea:	460b      	mov	r3, r1
 80043ec:	4614      	mov	r4, r2
 80043ee:	195b      	adds	r3, r3, r5
 80043f0:	eb44 0406 	adc.w	r4, r4, r6
 80043f4:	f04f 0100 	mov.w	r1, #0
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	02a2      	lsls	r2, r4, #10
 80043fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004402:	0299      	lsls	r1, r3, #10
 8004404:	460b      	mov	r3, r1
 8004406:	4614      	mov	r4, r2
 8004408:	4618      	mov	r0, r3
 800440a:	4621      	mov	r1, r4
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f04f 0400 	mov.w	r4, #0
 8004412:	461a      	mov	r2, r3
 8004414:	4623      	mov	r3, r4
 8004416:	f7fb fedb 	bl	80001d0 <__aeabi_uldivmod>
 800441a:	4603      	mov	r3, r0
 800441c:	460c      	mov	r4, r1
 800441e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004420:	4b0a      	ldr	r3, [pc, #40]	; (800444c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	0c1b      	lsrs	r3, r3, #16
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	3301      	adds	r3, #1
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	fbb2 f3f3 	udiv	r3, r2, r3
 8004438:	60bb      	str	r3, [r7, #8]
      break;
 800443a:	e002      	b.n	8004442 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800443e:	60bb      	str	r3, [r7, #8]
      break;
 8004440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004442:	68bb      	ldr	r3, [r7, #8]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800444c:	40023800 	.word	0x40023800
 8004450:	00f42400 	.word	0x00f42400
 8004454:	007a1200 	.word	0x007a1200

08004458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800445c:	4b03      	ldr	r3, [pc, #12]	; (800446c <HAL_RCC_GetHCLKFreq+0x14>)
 800445e:	681b      	ldr	r3, [r3, #0]
}
 8004460:	4618      	mov	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	20000000 	.word	0x20000000

08004470 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004474:	f7ff fff0 	bl	8004458 <HAL_RCC_GetHCLKFreq>
 8004478:	4601      	mov	r1, r0
 800447a:	4b05      	ldr	r3, [pc, #20]	; (8004490 <HAL_RCC_GetPCLK1Freq+0x20>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	0a9b      	lsrs	r3, r3, #10
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	4a03      	ldr	r2, [pc, #12]	; (8004494 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004486:	5cd3      	ldrb	r3, [r2, r3]
 8004488:	fa21 f303 	lsr.w	r3, r1, r3
}
 800448c:	4618      	mov	r0, r3
 800448e:	bd80      	pop	{r7, pc}
 8004490:	40023800 	.word	0x40023800
 8004494:	0800d768 	.word	0x0800d768

08004498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800449c:	f7ff ffdc 	bl	8004458 <HAL_RCC_GetHCLKFreq>
 80044a0:	4601      	mov	r1, r0
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	0b5b      	lsrs	r3, r3, #13
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	4a03      	ldr	r2, [pc, #12]	; (80044bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80044ae:	5cd3      	ldrb	r3, [r2, r3]
 80044b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40023800 	.word	0x40023800
 80044bc:	0800d768 	.word	0x0800d768

080044c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	220f      	movs	r2, #15
 80044ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044d0:	4b12      	ldr	r3, [pc, #72]	; (800451c <HAL_RCC_GetClockConfig+0x5c>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f003 0203 	and.w	r2, r3, #3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80044dc:	4b0f      	ldr	r3, [pc, #60]	; (800451c <HAL_RCC_GetClockConfig+0x5c>)
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80044e8:	4b0c      	ldr	r3, [pc, #48]	; (800451c <HAL_RCC_GetClockConfig+0x5c>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80044f4:	4b09      	ldr	r3, [pc, #36]	; (800451c <HAL_RCC_GetClockConfig+0x5c>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	08db      	lsrs	r3, r3, #3
 80044fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004502:	4b07      	ldr	r3, [pc, #28]	; (8004520 <HAL_RCC_GetClockConfig+0x60>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 020f 	and.w	r2, r3, #15
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	601a      	str	r2, [r3, #0]
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	40023800 	.word	0x40023800
 8004520:	40023c00 	.word	0x40023c00

08004524 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d105      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004548:	2b00      	cmp	r3, #0
 800454a:	d035      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800454c:	4b62      	ldr	r3, [pc, #392]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800454e:	2200      	movs	r2, #0
 8004550:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004552:	f7fc fda5 	bl	80010a0 <HAL_GetTick>
 8004556:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004558:	e008      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800455a:	f7fc fda1 	bl	80010a0 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e0b0      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800456c:	4b5b      	ldr	r3, [pc, #364]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1f0      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	019a      	lsls	r2, r3, #6
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	071b      	lsls	r3, r3, #28
 8004584:	4955      	ldr	r1, [pc, #340]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800458c:	4b52      	ldr	r3, [pc, #328]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004592:	f7fc fd85 	bl	80010a0 <HAL_GetTick>
 8004596:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004598:	e008      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800459a:	f7fc fd81 	bl	80010a0 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e090      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045ac:	4b4b      	ldr	r3, [pc, #300]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0f0      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 8083 	beq.w	80046cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
 80045ca:	4b44      	ldr	r3, [pc, #272]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	4a43      	ldr	r2, [pc, #268]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d4:	6413      	str	r3, [r2, #64]	; 0x40
 80045d6:	4b41      	ldr	r3, [pc, #260]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80045e2:	4b3f      	ldr	r3, [pc, #252]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3e      	ldr	r2, [pc, #248]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045ee:	f7fc fd57 	bl	80010a0 <HAL_GetTick>
 80045f2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80045f4:	e008      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80045f6:	f7fc fd53 	bl	80010a0 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e062      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004608:	4b35      	ldr	r3, [pc, #212]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f0      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004614:	4b31      	ldr	r3, [pc, #196]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004618:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800461c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d02f      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	429a      	cmp	r2, r3
 8004630:	d028      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004632:	4b2a      	ldr	r3, [pc, #168]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800463a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800463c:	4b29      	ldr	r3, [pc, #164]	; (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004642:	4b28      	ldr	r3, [pc, #160]	; (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004648:	4a24      	ldr	r2, [pc, #144]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800464e:	4b23      	ldr	r3, [pc, #140]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b01      	cmp	r3, #1
 8004658:	d114      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc fd21 	bl	80010a0 <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004660:	e00a      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fc fd1d 	bl	80010a0 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e02a      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004678:	4b18      	ldr	r3, [pc, #96]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0ee      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800468c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004690:	d10d      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004692:	4b12      	ldr	r3, [pc, #72]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80046a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046a6:	490d      	ldr	r1, [pc, #52]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	608b      	str	r3, [r1, #8]
 80046ac:	e005      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	4a0a      	ldr	r2, [pc, #40]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046b4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80046b8:	6093      	str	r3, [r2, #8]
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046c6:	4905      	ldr	r1, [pc, #20]	; (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	42470068 	.word	0x42470068
 80046dc:	40023800 	.word	0x40023800
 80046e0:	40007000 	.word	0x40007000
 80046e4:	42470e40 	.word	0x42470e40

080046e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d13d      	bne.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004706:	4b22      	ldr	r3, [pc, #136]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800470e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d004      	beq.n	8004720 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004716:	2b01      	cmp	r3, #1
 8004718:	d12f      	bne.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800471a:	4b1e      	ldr	r3, [pc, #120]	; (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800471c:	617b      	str	r3, [r7, #20]
          break;
 800471e:	e02f      	b.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004720:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004728:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800472c:	d108      	bne.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800472e:	4b18      	ldr	r3, [pc, #96]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004736:	4a18      	ldr	r2, [pc, #96]	; (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004738:	fbb2 f3f3 	udiv	r3, r2, r3
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	e007      	b.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004740:	4b13      	ldr	r3, [pc, #76]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004748:	4a14      	ldr	r2, [pc, #80]	; (800479c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800474a:	fbb2 f3f3 	udiv	r3, r2, r3
 800474e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004750:	4b0f      	ldr	r3, [pc, #60]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004752:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004756:	099b      	lsrs	r3, r3, #6
 8004758:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004764:	4b0a      	ldr	r3, [pc, #40]	; (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800476a:	0f1b      	lsrs	r3, r3, #28
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	fbb2 f3f3 	udiv	r3, r2, r3
 8004776:	617b      	str	r3, [r7, #20]
          break;
 8004778:	e002      	b.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800477a:	2300      	movs	r3, #0
 800477c:	617b      	str	r3, [r7, #20]
          break;
 800477e:	bf00      	nop
        }
      }
      break;
 8004780:	bf00      	nop
    }
  }
  return frequency;
 8004782:	697b      	ldr	r3, [r7, #20]
}
 8004784:	4618      	mov	r0, r3
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	40023800 	.word	0x40023800
 8004794:	00bb8000 	.word	0x00bb8000
 8004798:	007a1200 	.word	0x007a1200
 800479c:	00f42400 	.word	0x00f42400

080047a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e056      	b.n	8004860 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d106      	bne.n	80047d2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7fc fa95 	bl	8000cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2202      	movs	r2, #2
 80047d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	431a      	orrs	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	431a      	orrs	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	ea42 0103 	orr.w	r1, r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	430a      	orrs	r2, r1
 8004828:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	0c1b      	lsrs	r3, r3, #16
 8004830:	f003 0104 	and.w	r1, r3, #4
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	69da      	ldr	r2, [r3, #28]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800484e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e01d      	b.n	80048b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d106      	bne.n	8004894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f815 	bl	80048be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3304      	adds	r3, #4
 80048a4:	4619      	mov	r1, r3
 80048a6:	4610      	mov	r0, r2
 80048a8:	f000 f968 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b085      	sub	sp, #20
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0201 	orr.w	r2, r2, #1
 80048e8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2b06      	cmp	r3, #6
 80048fa:	d007      	beq.n	800490c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0201 	orr.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b082      	sub	sp, #8
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b02      	cmp	r3, #2
 800492e:	d122      	bne.n	8004976 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b02      	cmp	r3, #2
 800493c:	d11b      	bne.n	8004976 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f06f 0202 	mvn.w	r2, #2
 8004946:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	f003 0303 	and.w	r3, r3, #3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f8ee 	bl	8004b3e <HAL_TIM_IC_CaptureCallback>
 8004962:	e005      	b.n	8004970 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f8e0 	bl	8004b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f8f1 	bl	8004b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b04      	cmp	r3, #4
 8004982:	d122      	bne.n	80049ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	2b04      	cmp	r3, #4
 8004990:	d11b      	bne.n	80049ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f06f 0204 	mvn.w	r2, #4
 800499a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f8c4 	bl	8004b3e <HAL_TIM_IC_CaptureCallback>
 80049b6:	e005      	b.n	80049c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f8b6 	bl	8004b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f8c7 	bl	8004b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f003 0308 	and.w	r3, r3, #8
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d122      	bne.n	8004a1e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b08      	cmp	r3, #8
 80049e4:	d11b      	bne.n	8004a1e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f06f 0208 	mvn.w	r2, #8
 80049ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2204      	movs	r2, #4
 80049f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	f003 0303 	and.w	r3, r3, #3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f89a 	bl	8004b3e <HAL_TIM_IC_CaptureCallback>
 8004a0a:	e005      	b.n	8004a18 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 f88c 	bl	8004b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f89d 	bl	8004b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	f003 0310 	and.w	r3, r3, #16
 8004a28:	2b10      	cmp	r3, #16
 8004a2a:	d122      	bne.n	8004a72 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f003 0310 	and.w	r3, r3, #16
 8004a36:	2b10      	cmp	r3, #16
 8004a38:	d11b      	bne.n	8004a72 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f06f 0210 	mvn.w	r2, #16
 8004a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2208      	movs	r2, #8
 8004a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f870 	bl	8004b3e <HAL_TIM_IC_CaptureCallback>
 8004a5e:	e005      	b.n	8004a6c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 f862 	bl	8004b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f873 	bl	8004b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d10e      	bne.n	8004a9e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d107      	bne.n	8004a9e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f06f 0201 	mvn.w	r2, #1
 8004a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7fc f83d 	bl	8000b18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa8:	2b80      	cmp	r3, #128	; 0x80
 8004aaa:	d10e      	bne.n	8004aca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab6:	2b80      	cmp	r3, #128	; 0x80
 8004ab8:	d107      	bne.n	8004aca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f903 	bl	8004cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad4:	2b40      	cmp	r3, #64	; 0x40
 8004ad6:	d10e      	bne.n	8004af6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae2:	2b40      	cmp	r3, #64	; 0x40
 8004ae4:	d107      	bne.n	8004af6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f838 	bl	8004b66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	f003 0320 	and.w	r3, r3, #32
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d10e      	bne.n	8004b22 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f003 0320 	and.w	r3, r3, #32
 8004b0e:	2b20      	cmp	r3, #32
 8004b10:	d107      	bne.n	8004b22 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f06f 0220 	mvn.w	r2, #32
 8004b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f8cd 	bl	8004cbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b083      	sub	sp, #12
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b32:	bf00      	nop
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b083      	sub	sp, #12
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
	...

08004b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a40      	ldr	r2, [pc, #256]	; (8004c90 <TIM_Base_SetConfig+0x114>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d013      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9a:	d00f      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a3d      	ldr	r2, [pc, #244]	; (8004c94 <TIM_Base_SetConfig+0x118>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00b      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a3c      	ldr	r2, [pc, #240]	; (8004c98 <TIM_Base_SetConfig+0x11c>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a3b      	ldr	r2, [pc, #236]	; (8004c9c <TIM_Base_SetConfig+0x120>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d003      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a3a      	ldr	r2, [pc, #232]	; (8004ca0 <TIM_Base_SetConfig+0x124>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d108      	bne.n	8004bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a2f      	ldr	r2, [pc, #188]	; (8004c90 <TIM_Base_SetConfig+0x114>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d02b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bdc:	d027      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a2c      	ldr	r2, [pc, #176]	; (8004c94 <TIM_Base_SetConfig+0x118>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d023      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a2b      	ldr	r2, [pc, #172]	; (8004c98 <TIM_Base_SetConfig+0x11c>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d01f      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a2a      	ldr	r2, [pc, #168]	; (8004c9c <TIM_Base_SetConfig+0x120>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d01b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a29      	ldr	r2, [pc, #164]	; (8004ca0 <TIM_Base_SetConfig+0x124>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d017      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a28      	ldr	r2, [pc, #160]	; (8004ca4 <TIM_Base_SetConfig+0x128>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d013      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a27      	ldr	r2, [pc, #156]	; (8004ca8 <TIM_Base_SetConfig+0x12c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d00f      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a26      	ldr	r2, [pc, #152]	; (8004cac <TIM_Base_SetConfig+0x130>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d00b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a25      	ldr	r2, [pc, #148]	; (8004cb0 <TIM_Base_SetConfig+0x134>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d007      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a24      	ldr	r2, [pc, #144]	; (8004cb4 <TIM_Base_SetConfig+0x138>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d003      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a23      	ldr	r2, [pc, #140]	; (8004cb8 <TIM_Base_SetConfig+0x13c>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d108      	bne.n	8004c40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a0a      	ldr	r2, [pc, #40]	; (8004c90 <TIM_Base_SetConfig+0x114>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0xf8>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a0c      	ldr	r2, [pc, #48]	; (8004ca0 <TIM_Base_SetConfig+0x124>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d103      	bne.n	8004c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	615a      	str	r2, [r3, #20]
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40000400 	.word	0x40000400
 8004c98:	40000800 	.word	0x40000800
 8004c9c:	40000c00 	.word	0x40000c00
 8004ca0:	40010400 	.word	0x40010400
 8004ca4:	40014000 	.word	0x40014000
 8004ca8:	40014400 	.word	0x40014400
 8004cac:	40014800 	.word	0x40014800
 8004cb0:	40001800 	.word	0x40001800
 8004cb4:	40001c00 	.word	0x40001c00
 8004cb8:	40002000 	.word	0x40002000

08004cbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e03f      	b.n	8004d76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d106      	bne.n	8004d10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fc f83e 	bl	8000d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2224      	movs	r2, #36	; 0x24
 8004d14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 faad 	bl	8005288 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	691a      	ldr	r2, [r3, #16]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695a      	ldr	r2, [r3, #20]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	60f8      	str	r0, [r7, #12]
 8004d86:	60b9      	str	r1, [r7, #8]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	d130      	bne.n	8004dfa <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d002      	beq.n	8004da4 <HAL_UART_Transmit_IT+0x26>
 8004d9e:	88fb      	ldrh	r3, [r7, #6]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e029      	b.n	8004dfc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <HAL_UART_Transmit_IT+0x38>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e022      	b.n	8004dfc <HAL_UART_Transmit_IT+0x7e>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	88fa      	ldrh	r2, [r7, #6]
 8004dc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	88fa      	ldrh	r2, [r7, #6]
 8004dce:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2221      	movs	r2, #33	; 0x21
 8004dda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004df4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	e000      	b.n	8004dfc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004dfa:	2302      	movs	r3, #2
  }
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10d      	bne.n	8004e5a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d008      	beq.n	8004e5a <HAL_UART_IRQHandler+0x52>
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f996 	bl	8005184 <UART_Receive_IT>
      return;
 8004e58:	e0d1      	b.n	8004ffe <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 80b0 	beq.w	8004fc2 <HAL_UART_IRQHandler+0x1ba>
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d105      	bne.n	8004e78 <HAL_UART_IRQHandler+0x70>
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 80a5 	beq.w	8004fc2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <HAL_UART_IRQHandler+0x90>
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e90:	f043 0201 	orr.w	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f003 0304 	and.w	r3, r3, #4
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <HAL_UART_IRQHandler+0xb0>
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d005      	beq.n	8004eb8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb0:	f043 0202 	orr.w	r2, r3, #2
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <HAL_UART_IRQHandler+0xd0>
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ed0:	f043 0204 	orr.w	r2, r3, #4
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00f      	beq.n	8004f02 <HAL_UART_IRQHandler+0xfa>
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	f003 0320 	and.w	r3, r3, #32
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d104      	bne.n	8004ef6 <HAL_UART_IRQHandler+0xee>
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d005      	beq.n	8004f02 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efa:	f043 0208 	orr.w	r2, r3, #8
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d078      	beq.n	8004ffc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d007      	beq.n	8004f24 <HAL_UART_IRQHandler+0x11c>
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f930 	bl	8005184 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f2e:	2b40      	cmp	r3, #64	; 0x40
 8004f30:	bf0c      	ite	eq
 8004f32:	2301      	moveq	r3, #1
 8004f34:	2300      	movne	r3, #0
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f3e:	f003 0308 	and.w	r3, r3, #8
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d102      	bne.n	8004f4c <HAL_UART_IRQHandler+0x144>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d031      	beq.n	8004fb0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 f879 	bl	8005044 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f5c:	2b40      	cmp	r3, #64	; 0x40
 8004f5e:	d123      	bne.n	8004fa8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695a      	ldr	r2, [r3, #20]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f6e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d013      	beq.n	8004fa0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f7c:	4a21      	ldr	r2, [pc, #132]	; (8005004 <HAL_UART_IRQHandler+0x1fc>)
 8004f7e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fc f99b 	bl	80012c0 <HAL_DMA_Abort_IT>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d016      	beq.n	8004fbe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f9e:	e00e      	b.n	8004fbe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f845 	bl	8005030 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa6:	e00a      	b.n	8004fbe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f841 	bl	8005030 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fae:	e006      	b.n	8004fbe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f83d 	bl	8005030 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004fbc:	e01e      	b.n	8004ffc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fbe:	bf00      	nop
    return;
 8004fc0:	e01c      	b.n	8004ffc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d008      	beq.n	8004fde <HAL_UART_IRQHandler+0x1d6>
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f866 	bl	80050a8 <UART_Transmit_IT>
    return;
 8004fdc:	e00f      	b.n	8004ffe <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <HAL_UART_IRQHandler+0x1f6>
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d005      	beq.n	8004ffe <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f8ae 	bl	8005154 <UART_EndTransmit_IT>
    return;
 8004ff8:	bf00      	nop
 8004ffa:	e000      	b.n	8004ffe <HAL_UART_IRQHandler+0x1f6>
    return;
 8004ffc:	bf00      	nop
  }
}
 8004ffe:	3720      	adds	r7, #32
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	08005081 	.word	0x08005081

08005008 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68da      	ldr	r2, [r3, #12]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800505a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695a      	ldr	r2, [r3, #20]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0201 	bic.w	r2, r2, #1
 800506a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff ffc8 	bl	8005030 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050a0:	bf00      	nop
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2b21      	cmp	r3, #33	; 0x21
 80050ba:	d144      	bne.n	8005146 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050c4:	d11a      	bne.n	80050fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	881b      	ldrh	r3, [r3, #0]
 80050d0:	461a      	mov	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d105      	bne.n	80050f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	1c9a      	adds	r2, r3, #2
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	621a      	str	r2, [r3, #32]
 80050ee:	e00e      	b.n	800510e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	621a      	str	r2, [r3, #32]
 80050fa:	e008      	b.n	800510e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	1c59      	adds	r1, r3, #1
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6211      	str	r1, [r2, #32]
 8005106:	781a      	ldrb	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005112:	b29b      	uxth	r3, r3
 8005114:	3b01      	subs	r3, #1
 8005116:	b29b      	uxth	r3, r3
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4619      	mov	r1, r3
 800511c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10f      	bne.n	8005142 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005130:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005140:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005142:	2300      	movs	r3, #0
 8005144:	e000      	b.n	8005148 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005146:	2302      	movs	r3, #2
  }
}
 8005148:	4618      	mov	r0, r3
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800516a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f7ff ff47 	bl	8005008 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b22      	cmp	r3, #34	; 0x22
 8005196:	d171      	bne.n	800527c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a0:	d123      	bne.n	80051ea <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10e      	bne.n	80051ce <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c6:	1c9a      	adds	r2, r3, #2
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	629a      	str	r2, [r3, #40]	; 0x28
 80051cc:	e029      	b.n	8005222 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	b29a      	uxth	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e2:	1c5a      	adds	r2, r3, #1
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	629a      	str	r2, [r3, #40]	; 0x28
 80051e8:	e01b      	b.n	8005222 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10a      	bne.n	8005208 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6858      	ldr	r0, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fc:	1c59      	adds	r1, r3, #1
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6291      	str	r1, [r2, #40]	; 0x28
 8005202:	b2c2      	uxtb	r2, r0
 8005204:	701a      	strb	r2, [r3, #0]
 8005206:	e00c      	b.n	8005222 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005214:	1c58      	adds	r0, r3, #1
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	6288      	str	r0, [r1, #40]	; 0x28
 800521a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29b      	uxth	r3, r3
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	4619      	mov	r1, r3
 8005230:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005232:	2b00      	cmp	r3, #0
 8005234:	d120      	bne.n	8005278 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0220 	bic.w	r2, r2, #32
 8005244:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005254:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695a      	ldr	r2, [r3, #20]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0201 	bic.w	r2, r2, #1
 8005264:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2220      	movs	r2, #32
 800526a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff fed4 	bl	800501c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005274:	2300      	movs	r3, #0
 8005276:	e002      	b.n	800527e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005278:	2300      	movs	r3, #0
 800527a:	e000      	b.n	800527e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800527c:	2302      	movs	r3, #2
  }
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	b085      	sub	sp, #20
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	431a      	orrs	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	431a      	orrs	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	69db      	ldr	r3, [r3, #28]
 80052bc:	4313      	orrs	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80052ca:	f023 030c 	bic.w	r3, r3, #12
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	6812      	ldr	r2, [r2, #0]
 80052d2:	68f9      	ldr	r1, [r7, #12]
 80052d4:	430b      	orrs	r3, r1
 80052d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	699a      	ldr	r2, [r3, #24]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052f6:	f040 818b 	bne.w	8005610 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4ac1      	ldr	r2, [pc, #772]	; (8005604 <UART_SetConfig+0x37c>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d005      	beq.n	8005310 <UART_SetConfig+0x88>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4abf      	ldr	r2, [pc, #764]	; (8005608 <UART_SetConfig+0x380>)
 800530a:	4293      	cmp	r3, r2
 800530c:	f040 80bd 	bne.w	800548a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005310:	f7ff f8c2 	bl	8004498 <HAL_RCC_GetPCLK2Freq>
 8005314:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	461d      	mov	r5, r3
 800531a:	f04f 0600 	mov.w	r6, #0
 800531e:	46a8      	mov	r8, r5
 8005320:	46b1      	mov	r9, r6
 8005322:	eb18 0308 	adds.w	r3, r8, r8
 8005326:	eb49 0409 	adc.w	r4, r9, r9
 800532a:	4698      	mov	r8, r3
 800532c:	46a1      	mov	r9, r4
 800532e:	eb18 0805 	adds.w	r8, r8, r5
 8005332:	eb49 0906 	adc.w	r9, r9, r6
 8005336:	f04f 0100 	mov.w	r1, #0
 800533a:	f04f 0200 	mov.w	r2, #0
 800533e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005342:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005346:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800534a:	4688      	mov	r8, r1
 800534c:	4691      	mov	r9, r2
 800534e:	eb18 0005 	adds.w	r0, r8, r5
 8005352:	eb49 0106 	adc.w	r1, r9, r6
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	461d      	mov	r5, r3
 800535c:	f04f 0600 	mov.w	r6, #0
 8005360:	196b      	adds	r3, r5, r5
 8005362:	eb46 0406 	adc.w	r4, r6, r6
 8005366:	461a      	mov	r2, r3
 8005368:	4623      	mov	r3, r4
 800536a:	f7fa ff31 	bl	80001d0 <__aeabi_uldivmod>
 800536e:	4603      	mov	r3, r0
 8005370:	460c      	mov	r4, r1
 8005372:	461a      	mov	r2, r3
 8005374:	4ba5      	ldr	r3, [pc, #660]	; (800560c <UART_SetConfig+0x384>)
 8005376:	fba3 2302 	umull	r2, r3, r3, r2
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	461d      	mov	r5, r3
 8005384:	f04f 0600 	mov.w	r6, #0
 8005388:	46a9      	mov	r9, r5
 800538a:	46b2      	mov	sl, r6
 800538c:	eb19 0309 	adds.w	r3, r9, r9
 8005390:	eb4a 040a 	adc.w	r4, sl, sl
 8005394:	4699      	mov	r9, r3
 8005396:	46a2      	mov	sl, r4
 8005398:	eb19 0905 	adds.w	r9, r9, r5
 800539c:	eb4a 0a06 	adc.w	sl, sl, r6
 80053a0:	f04f 0100 	mov.w	r1, #0
 80053a4:	f04f 0200 	mov.w	r2, #0
 80053a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80053b4:	4689      	mov	r9, r1
 80053b6:	4692      	mov	sl, r2
 80053b8:	eb19 0005 	adds.w	r0, r9, r5
 80053bc:	eb4a 0106 	adc.w	r1, sl, r6
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	461d      	mov	r5, r3
 80053c6:	f04f 0600 	mov.w	r6, #0
 80053ca:	196b      	adds	r3, r5, r5
 80053cc:	eb46 0406 	adc.w	r4, r6, r6
 80053d0:	461a      	mov	r2, r3
 80053d2:	4623      	mov	r3, r4
 80053d4:	f7fa fefc 	bl	80001d0 <__aeabi_uldivmod>
 80053d8:	4603      	mov	r3, r0
 80053da:	460c      	mov	r4, r1
 80053dc:	461a      	mov	r2, r3
 80053de:	4b8b      	ldr	r3, [pc, #556]	; (800560c <UART_SetConfig+0x384>)
 80053e0:	fba3 1302 	umull	r1, r3, r3, r2
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	2164      	movs	r1, #100	; 0x64
 80053e8:	fb01 f303 	mul.w	r3, r1, r3
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	3332      	adds	r3, #50	; 0x32
 80053f2:	4a86      	ldr	r2, [pc, #536]	; (800560c <UART_SetConfig+0x384>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	095b      	lsrs	r3, r3, #5
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005400:	4498      	add	r8, r3
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	461d      	mov	r5, r3
 8005406:	f04f 0600 	mov.w	r6, #0
 800540a:	46a9      	mov	r9, r5
 800540c:	46b2      	mov	sl, r6
 800540e:	eb19 0309 	adds.w	r3, r9, r9
 8005412:	eb4a 040a 	adc.w	r4, sl, sl
 8005416:	4699      	mov	r9, r3
 8005418:	46a2      	mov	sl, r4
 800541a:	eb19 0905 	adds.w	r9, r9, r5
 800541e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005422:	f04f 0100 	mov.w	r1, #0
 8005426:	f04f 0200 	mov.w	r2, #0
 800542a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800542e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005432:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005436:	4689      	mov	r9, r1
 8005438:	4692      	mov	sl, r2
 800543a:	eb19 0005 	adds.w	r0, r9, r5
 800543e:	eb4a 0106 	adc.w	r1, sl, r6
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	461d      	mov	r5, r3
 8005448:	f04f 0600 	mov.w	r6, #0
 800544c:	196b      	adds	r3, r5, r5
 800544e:	eb46 0406 	adc.w	r4, r6, r6
 8005452:	461a      	mov	r2, r3
 8005454:	4623      	mov	r3, r4
 8005456:	f7fa febb 	bl	80001d0 <__aeabi_uldivmod>
 800545a:	4603      	mov	r3, r0
 800545c:	460c      	mov	r4, r1
 800545e:	461a      	mov	r2, r3
 8005460:	4b6a      	ldr	r3, [pc, #424]	; (800560c <UART_SetConfig+0x384>)
 8005462:	fba3 1302 	umull	r1, r3, r3, r2
 8005466:	095b      	lsrs	r3, r3, #5
 8005468:	2164      	movs	r1, #100	; 0x64
 800546a:	fb01 f303 	mul.w	r3, r1, r3
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	00db      	lsls	r3, r3, #3
 8005472:	3332      	adds	r3, #50	; 0x32
 8005474:	4a65      	ldr	r2, [pc, #404]	; (800560c <UART_SetConfig+0x384>)
 8005476:	fba2 2303 	umull	r2, r3, r2, r3
 800547a:	095b      	lsrs	r3, r3, #5
 800547c:	f003 0207 	and.w	r2, r3, #7
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4442      	add	r2, r8
 8005486:	609a      	str	r2, [r3, #8]
 8005488:	e26f      	b.n	800596a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800548a:	f7fe fff1 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 800548e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	461d      	mov	r5, r3
 8005494:	f04f 0600 	mov.w	r6, #0
 8005498:	46a8      	mov	r8, r5
 800549a:	46b1      	mov	r9, r6
 800549c:	eb18 0308 	adds.w	r3, r8, r8
 80054a0:	eb49 0409 	adc.w	r4, r9, r9
 80054a4:	4698      	mov	r8, r3
 80054a6:	46a1      	mov	r9, r4
 80054a8:	eb18 0805 	adds.w	r8, r8, r5
 80054ac:	eb49 0906 	adc.w	r9, r9, r6
 80054b0:	f04f 0100 	mov.w	r1, #0
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80054bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80054c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80054c4:	4688      	mov	r8, r1
 80054c6:	4691      	mov	r9, r2
 80054c8:	eb18 0005 	adds.w	r0, r8, r5
 80054cc:	eb49 0106 	adc.w	r1, r9, r6
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	461d      	mov	r5, r3
 80054d6:	f04f 0600 	mov.w	r6, #0
 80054da:	196b      	adds	r3, r5, r5
 80054dc:	eb46 0406 	adc.w	r4, r6, r6
 80054e0:	461a      	mov	r2, r3
 80054e2:	4623      	mov	r3, r4
 80054e4:	f7fa fe74 	bl	80001d0 <__aeabi_uldivmod>
 80054e8:	4603      	mov	r3, r0
 80054ea:	460c      	mov	r4, r1
 80054ec:	461a      	mov	r2, r3
 80054ee:	4b47      	ldr	r3, [pc, #284]	; (800560c <UART_SetConfig+0x384>)
 80054f0:	fba3 2302 	umull	r2, r3, r3, r2
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	461d      	mov	r5, r3
 80054fe:	f04f 0600 	mov.w	r6, #0
 8005502:	46a9      	mov	r9, r5
 8005504:	46b2      	mov	sl, r6
 8005506:	eb19 0309 	adds.w	r3, r9, r9
 800550a:	eb4a 040a 	adc.w	r4, sl, sl
 800550e:	4699      	mov	r9, r3
 8005510:	46a2      	mov	sl, r4
 8005512:	eb19 0905 	adds.w	r9, r9, r5
 8005516:	eb4a 0a06 	adc.w	sl, sl, r6
 800551a:	f04f 0100 	mov.w	r1, #0
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005526:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800552a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800552e:	4689      	mov	r9, r1
 8005530:	4692      	mov	sl, r2
 8005532:	eb19 0005 	adds.w	r0, r9, r5
 8005536:	eb4a 0106 	adc.w	r1, sl, r6
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	461d      	mov	r5, r3
 8005540:	f04f 0600 	mov.w	r6, #0
 8005544:	196b      	adds	r3, r5, r5
 8005546:	eb46 0406 	adc.w	r4, r6, r6
 800554a:	461a      	mov	r2, r3
 800554c:	4623      	mov	r3, r4
 800554e:	f7fa fe3f 	bl	80001d0 <__aeabi_uldivmod>
 8005552:	4603      	mov	r3, r0
 8005554:	460c      	mov	r4, r1
 8005556:	461a      	mov	r2, r3
 8005558:	4b2c      	ldr	r3, [pc, #176]	; (800560c <UART_SetConfig+0x384>)
 800555a:	fba3 1302 	umull	r1, r3, r3, r2
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	2164      	movs	r1, #100	; 0x64
 8005562:	fb01 f303 	mul.w	r3, r1, r3
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	3332      	adds	r3, #50	; 0x32
 800556c:	4a27      	ldr	r2, [pc, #156]	; (800560c <UART_SetConfig+0x384>)
 800556e:	fba2 2303 	umull	r2, r3, r2, r3
 8005572:	095b      	lsrs	r3, r3, #5
 8005574:	005b      	lsls	r3, r3, #1
 8005576:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800557a:	4498      	add	r8, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	461d      	mov	r5, r3
 8005580:	f04f 0600 	mov.w	r6, #0
 8005584:	46a9      	mov	r9, r5
 8005586:	46b2      	mov	sl, r6
 8005588:	eb19 0309 	adds.w	r3, r9, r9
 800558c:	eb4a 040a 	adc.w	r4, sl, sl
 8005590:	4699      	mov	r9, r3
 8005592:	46a2      	mov	sl, r4
 8005594:	eb19 0905 	adds.w	r9, r9, r5
 8005598:	eb4a 0a06 	adc.w	sl, sl, r6
 800559c:	f04f 0100 	mov.w	r1, #0
 80055a0:	f04f 0200 	mov.w	r2, #0
 80055a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055b0:	4689      	mov	r9, r1
 80055b2:	4692      	mov	sl, r2
 80055b4:	eb19 0005 	adds.w	r0, r9, r5
 80055b8:	eb4a 0106 	adc.w	r1, sl, r6
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	461d      	mov	r5, r3
 80055c2:	f04f 0600 	mov.w	r6, #0
 80055c6:	196b      	adds	r3, r5, r5
 80055c8:	eb46 0406 	adc.w	r4, r6, r6
 80055cc:	461a      	mov	r2, r3
 80055ce:	4623      	mov	r3, r4
 80055d0:	f7fa fdfe 	bl	80001d0 <__aeabi_uldivmod>
 80055d4:	4603      	mov	r3, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	461a      	mov	r2, r3
 80055da:	4b0c      	ldr	r3, [pc, #48]	; (800560c <UART_SetConfig+0x384>)
 80055dc:	fba3 1302 	umull	r1, r3, r3, r2
 80055e0:	095b      	lsrs	r3, r3, #5
 80055e2:	2164      	movs	r1, #100	; 0x64
 80055e4:	fb01 f303 	mul.w	r3, r1, r3
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	3332      	adds	r3, #50	; 0x32
 80055ee:	4a07      	ldr	r2, [pc, #28]	; (800560c <UART_SetConfig+0x384>)
 80055f0:	fba2 2303 	umull	r2, r3, r2, r3
 80055f4:	095b      	lsrs	r3, r3, #5
 80055f6:	f003 0207 	and.w	r2, r3, #7
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4442      	add	r2, r8
 8005600:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005602:	e1b2      	b.n	800596a <UART_SetConfig+0x6e2>
 8005604:	40011000 	.word	0x40011000
 8005608:	40011400 	.word	0x40011400
 800560c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4ad7      	ldr	r2, [pc, #860]	; (8005974 <UART_SetConfig+0x6ec>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d005      	beq.n	8005626 <UART_SetConfig+0x39e>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4ad6      	ldr	r2, [pc, #856]	; (8005978 <UART_SetConfig+0x6f0>)
 8005620:	4293      	cmp	r3, r2
 8005622:	f040 80d1 	bne.w	80057c8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005626:	f7fe ff37 	bl	8004498 <HAL_RCC_GetPCLK2Freq>
 800562a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	469a      	mov	sl, r3
 8005630:	f04f 0b00 	mov.w	fp, #0
 8005634:	46d0      	mov	r8, sl
 8005636:	46d9      	mov	r9, fp
 8005638:	eb18 0308 	adds.w	r3, r8, r8
 800563c:	eb49 0409 	adc.w	r4, r9, r9
 8005640:	4698      	mov	r8, r3
 8005642:	46a1      	mov	r9, r4
 8005644:	eb18 080a 	adds.w	r8, r8, sl
 8005648:	eb49 090b 	adc.w	r9, r9, fp
 800564c:	f04f 0100 	mov.w	r1, #0
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005658:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800565c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005660:	4688      	mov	r8, r1
 8005662:	4691      	mov	r9, r2
 8005664:	eb1a 0508 	adds.w	r5, sl, r8
 8005668:	eb4b 0609 	adc.w	r6, fp, r9
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	4619      	mov	r1, r3
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	f04f 0400 	mov.w	r4, #0
 800567e:	0094      	lsls	r4, r2, #2
 8005680:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005684:	008b      	lsls	r3, r1, #2
 8005686:	461a      	mov	r2, r3
 8005688:	4623      	mov	r3, r4
 800568a:	4628      	mov	r0, r5
 800568c:	4631      	mov	r1, r6
 800568e:	f7fa fd9f 	bl	80001d0 <__aeabi_uldivmod>
 8005692:	4603      	mov	r3, r0
 8005694:	460c      	mov	r4, r1
 8005696:	461a      	mov	r2, r3
 8005698:	4bb8      	ldr	r3, [pc, #736]	; (800597c <UART_SetConfig+0x6f4>)
 800569a:	fba3 2302 	umull	r2, r3, r3, r2
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	469b      	mov	fp, r3
 80056a8:	f04f 0c00 	mov.w	ip, #0
 80056ac:	46d9      	mov	r9, fp
 80056ae:	46e2      	mov	sl, ip
 80056b0:	eb19 0309 	adds.w	r3, r9, r9
 80056b4:	eb4a 040a 	adc.w	r4, sl, sl
 80056b8:	4699      	mov	r9, r3
 80056ba:	46a2      	mov	sl, r4
 80056bc:	eb19 090b 	adds.w	r9, r9, fp
 80056c0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80056c4:	f04f 0100 	mov.w	r1, #0
 80056c8:	f04f 0200 	mov.w	r2, #0
 80056cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80056d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80056d8:	4689      	mov	r9, r1
 80056da:	4692      	mov	sl, r2
 80056dc:	eb1b 0509 	adds.w	r5, fp, r9
 80056e0:	eb4c 060a 	adc.w	r6, ip, sl
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	4619      	mov	r1, r3
 80056ea:	f04f 0200 	mov.w	r2, #0
 80056ee:	f04f 0300 	mov.w	r3, #0
 80056f2:	f04f 0400 	mov.w	r4, #0
 80056f6:	0094      	lsls	r4, r2, #2
 80056f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80056fc:	008b      	lsls	r3, r1, #2
 80056fe:	461a      	mov	r2, r3
 8005700:	4623      	mov	r3, r4
 8005702:	4628      	mov	r0, r5
 8005704:	4631      	mov	r1, r6
 8005706:	f7fa fd63 	bl	80001d0 <__aeabi_uldivmod>
 800570a:	4603      	mov	r3, r0
 800570c:	460c      	mov	r4, r1
 800570e:	461a      	mov	r2, r3
 8005710:	4b9a      	ldr	r3, [pc, #616]	; (800597c <UART_SetConfig+0x6f4>)
 8005712:	fba3 1302 	umull	r1, r3, r3, r2
 8005716:	095b      	lsrs	r3, r3, #5
 8005718:	2164      	movs	r1, #100	; 0x64
 800571a:	fb01 f303 	mul.w	r3, r1, r3
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	011b      	lsls	r3, r3, #4
 8005722:	3332      	adds	r3, #50	; 0x32
 8005724:	4a95      	ldr	r2, [pc, #596]	; (800597c <UART_SetConfig+0x6f4>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005730:	4498      	add	r8, r3
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	469b      	mov	fp, r3
 8005736:	f04f 0c00 	mov.w	ip, #0
 800573a:	46d9      	mov	r9, fp
 800573c:	46e2      	mov	sl, ip
 800573e:	eb19 0309 	adds.w	r3, r9, r9
 8005742:	eb4a 040a 	adc.w	r4, sl, sl
 8005746:	4699      	mov	r9, r3
 8005748:	46a2      	mov	sl, r4
 800574a:	eb19 090b 	adds.w	r9, r9, fp
 800574e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005752:	f04f 0100 	mov.w	r1, #0
 8005756:	f04f 0200 	mov.w	r2, #0
 800575a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800575e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005762:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005766:	4689      	mov	r9, r1
 8005768:	4692      	mov	sl, r2
 800576a:	eb1b 0509 	adds.w	r5, fp, r9
 800576e:	eb4c 060a 	adc.w	r6, ip, sl
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	4619      	mov	r1, r3
 8005778:	f04f 0200 	mov.w	r2, #0
 800577c:	f04f 0300 	mov.w	r3, #0
 8005780:	f04f 0400 	mov.w	r4, #0
 8005784:	0094      	lsls	r4, r2, #2
 8005786:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800578a:	008b      	lsls	r3, r1, #2
 800578c:	461a      	mov	r2, r3
 800578e:	4623      	mov	r3, r4
 8005790:	4628      	mov	r0, r5
 8005792:	4631      	mov	r1, r6
 8005794:	f7fa fd1c 	bl	80001d0 <__aeabi_uldivmod>
 8005798:	4603      	mov	r3, r0
 800579a:	460c      	mov	r4, r1
 800579c:	461a      	mov	r2, r3
 800579e:	4b77      	ldr	r3, [pc, #476]	; (800597c <UART_SetConfig+0x6f4>)
 80057a0:	fba3 1302 	umull	r1, r3, r3, r2
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	2164      	movs	r1, #100	; 0x64
 80057a8:	fb01 f303 	mul.w	r3, r1, r3
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	011b      	lsls	r3, r3, #4
 80057b0:	3332      	adds	r3, #50	; 0x32
 80057b2:	4a72      	ldr	r2, [pc, #456]	; (800597c <UART_SetConfig+0x6f4>)
 80057b4:	fba2 2303 	umull	r2, r3, r2, r3
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	f003 020f 	and.w	r2, r3, #15
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4442      	add	r2, r8
 80057c4:	609a      	str	r2, [r3, #8]
 80057c6:	e0d0      	b.n	800596a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80057c8:	f7fe fe52 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 80057cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	469a      	mov	sl, r3
 80057d2:	f04f 0b00 	mov.w	fp, #0
 80057d6:	46d0      	mov	r8, sl
 80057d8:	46d9      	mov	r9, fp
 80057da:	eb18 0308 	adds.w	r3, r8, r8
 80057de:	eb49 0409 	adc.w	r4, r9, r9
 80057e2:	4698      	mov	r8, r3
 80057e4:	46a1      	mov	r9, r4
 80057e6:	eb18 080a 	adds.w	r8, r8, sl
 80057ea:	eb49 090b 	adc.w	r9, r9, fp
 80057ee:	f04f 0100 	mov.w	r1, #0
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80057fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80057fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005802:	4688      	mov	r8, r1
 8005804:	4691      	mov	r9, r2
 8005806:	eb1a 0508 	adds.w	r5, sl, r8
 800580a:	eb4b 0609 	adc.w	r6, fp, r9
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	4619      	mov	r1, r3
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	f04f 0400 	mov.w	r4, #0
 8005820:	0094      	lsls	r4, r2, #2
 8005822:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005826:	008b      	lsls	r3, r1, #2
 8005828:	461a      	mov	r2, r3
 800582a:	4623      	mov	r3, r4
 800582c:	4628      	mov	r0, r5
 800582e:	4631      	mov	r1, r6
 8005830:	f7fa fcce 	bl	80001d0 <__aeabi_uldivmod>
 8005834:	4603      	mov	r3, r0
 8005836:	460c      	mov	r4, r1
 8005838:	461a      	mov	r2, r3
 800583a:	4b50      	ldr	r3, [pc, #320]	; (800597c <UART_SetConfig+0x6f4>)
 800583c:	fba3 2302 	umull	r2, r3, r3, r2
 8005840:	095b      	lsrs	r3, r3, #5
 8005842:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	469b      	mov	fp, r3
 800584a:	f04f 0c00 	mov.w	ip, #0
 800584e:	46d9      	mov	r9, fp
 8005850:	46e2      	mov	sl, ip
 8005852:	eb19 0309 	adds.w	r3, r9, r9
 8005856:	eb4a 040a 	adc.w	r4, sl, sl
 800585a:	4699      	mov	r9, r3
 800585c:	46a2      	mov	sl, r4
 800585e:	eb19 090b 	adds.w	r9, r9, fp
 8005862:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005866:	f04f 0100 	mov.w	r1, #0
 800586a:	f04f 0200 	mov.w	r2, #0
 800586e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005872:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005876:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800587a:	4689      	mov	r9, r1
 800587c:	4692      	mov	sl, r2
 800587e:	eb1b 0509 	adds.w	r5, fp, r9
 8005882:	eb4c 060a 	adc.w	r6, ip, sl
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4619      	mov	r1, r3
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	f04f 0400 	mov.w	r4, #0
 8005898:	0094      	lsls	r4, r2, #2
 800589a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800589e:	008b      	lsls	r3, r1, #2
 80058a0:	461a      	mov	r2, r3
 80058a2:	4623      	mov	r3, r4
 80058a4:	4628      	mov	r0, r5
 80058a6:	4631      	mov	r1, r6
 80058a8:	f7fa fc92 	bl	80001d0 <__aeabi_uldivmod>
 80058ac:	4603      	mov	r3, r0
 80058ae:	460c      	mov	r4, r1
 80058b0:	461a      	mov	r2, r3
 80058b2:	4b32      	ldr	r3, [pc, #200]	; (800597c <UART_SetConfig+0x6f4>)
 80058b4:	fba3 1302 	umull	r1, r3, r3, r2
 80058b8:	095b      	lsrs	r3, r3, #5
 80058ba:	2164      	movs	r1, #100	; 0x64
 80058bc:	fb01 f303 	mul.w	r3, r1, r3
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	011b      	lsls	r3, r3, #4
 80058c4:	3332      	adds	r3, #50	; 0x32
 80058c6:	4a2d      	ldr	r2, [pc, #180]	; (800597c <UART_SetConfig+0x6f4>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	095b      	lsrs	r3, r3, #5
 80058ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058d2:	4498      	add	r8, r3
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	469b      	mov	fp, r3
 80058d8:	f04f 0c00 	mov.w	ip, #0
 80058dc:	46d9      	mov	r9, fp
 80058de:	46e2      	mov	sl, ip
 80058e0:	eb19 0309 	adds.w	r3, r9, r9
 80058e4:	eb4a 040a 	adc.w	r4, sl, sl
 80058e8:	4699      	mov	r9, r3
 80058ea:	46a2      	mov	sl, r4
 80058ec:	eb19 090b 	adds.w	r9, r9, fp
 80058f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80058f4:	f04f 0100 	mov.w	r1, #0
 80058f8:	f04f 0200 	mov.w	r2, #0
 80058fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005900:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005904:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005908:	4689      	mov	r9, r1
 800590a:	4692      	mov	sl, r2
 800590c:	eb1b 0509 	adds.w	r5, fp, r9
 8005910:	eb4c 060a 	adc.w	r6, ip, sl
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	4619      	mov	r1, r3
 800591a:	f04f 0200 	mov.w	r2, #0
 800591e:	f04f 0300 	mov.w	r3, #0
 8005922:	f04f 0400 	mov.w	r4, #0
 8005926:	0094      	lsls	r4, r2, #2
 8005928:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800592c:	008b      	lsls	r3, r1, #2
 800592e:	461a      	mov	r2, r3
 8005930:	4623      	mov	r3, r4
 8005932:	4628      	mov	r0, r5
 8005934:	4631      	mov	r1, r6
 8005936:	f7fa fc4b 	bl	80001d0 <__aeabi_uldivmod>
 800593a:	4603      	mov	r3, r0
 800593c:	460c      	mov	r4, r1
 800593e:	461a      	mov	r2, r3
 8005940:	4b0e      	ldr	r3, [pc, #56]	; (800597c <UART_SetConfig+0x6f4>)
 8005942:	fba3 1302 	umull	r1, r3, r3, r2
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2164      	movs	r1, #100	; 0x64
 800594a:	fb01 f303 	mul.w	r3, r1, r3
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	3332      	adds	r3, #50	; 0x32
 8005954:	4a09      	ldr	r2, [pc, #36]	; (800597c <UART_SetConfig+0x6f4>)
 8005956:	fba2 2303 	umull	r2, r3, r2, r3
 800595a:	095b      	lsrs	r3, r3, #5
 800595c:	f003 020f 	and.w	r2, r3, #15
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4442      	add	r2, r8
 8005966:	609a      	str	r2, [r3, #8]
}
 8005968:	e7ff      	b.n	800596a <UART_SetConfig+0x6e2>
 800596a:	bf00      	nop
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005974:	40011000 	.word	0x40011000
 8005978:	40011400 	.word	0x40011400
 800597c:	51eb851f 	.word	0x51eb851f

08005980 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005980:	b084      	sub	sp, #16
 8005982:	b580      	push	{r7, lr}
 8005984:	b084      	sub	sp, #16
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
 800598a:	f107 001c 	add.w	r0, r7, #28
 800598e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005994:	2b01      	cmp	r3, #1
 8005996:	d122      	bne.n	80059de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80059ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80059c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d105      	bne.n	80059d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f94a 	bl	8005c6c <USB_CoreReset>
 80059d8:	4603      	mov	r3, r0
 80059da:	73fb      	strb	r3, [r7, #15]
 80059dc:	e01a      	b.n	8005a14 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f93e 	bl	8005c6c <USB_CoreReset>
 80059f0:	4603      	mov	r3, r0
 80059f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80059f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d106      	bne.n	8005a08 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	639a      	str	r2, [r3, #56]	; 0x38
 8005a06:	e005      	b.n	8005a14 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d10b      	bne.n	8005a32 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f043 0206 	orr.w	r2, r3, #6
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f043 0220 	orr.w	r2, r3, #32
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a3e:	b004      	add	sp, #16
 8005a40:	4770      	bx	lr

08005a42 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f043 0201 	orr.w	r2, r3, #1
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f023 0201 	bic.w	r2, r3, #1
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	370c      	adds	r7, #12
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b082      	sub	sp, #8
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	460b      	mov	r3, r1
 8005a90:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a9e:	78fb      	ldrb	r3, [r7, #3]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d106      	bne.n	8005ab2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	60da      	str	r2, [r3, #12]
 8005ab0:	e00b      	b.n	8005aca <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ab2:	78fb      	ldrb	r3, [r7, #3]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d106      	bne.n	8005ac6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	60da      	str	r2, [r3, #12]
 8005ac4:	e001      	b.n	8005aca <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e003      	b.n	8005ad2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005aca:	2032      	movs	r0, #50	; 0x32
 8005acc:	f7fb faf4 	bl	80010b8 <HAL_Delay>

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	019b      	lsls	r3, r3, #6
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	3301      	adds	r3, #1
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	4a09      	ldr	r2, [pc, #36]	; (8005b24 <USB_FlushTxFifo+0x48>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d901      	bls.n	8005b08 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e006      	b.n	8005b16 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b20      	cmp	r3, #32
 8005b12:	d0f0      	beq.n	8005af6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	00030d40 	.word	0x00030d40

08005b28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005b30:	2300      	movs	r3, #0
 8005b32:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2210      	movs	r2, #16
 8005b38:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4a09      	ldr	r2, [pc, #36]	; (8005b68 <USB_FlushRxFifo+0x40>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d901      	bls.n	8005b4c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e006      	b.n	8005b5a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b10      	cmp	r3, #16
 8005b56:	d0f0      	beq.n	8005b3a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	00030d40 	.word	0x00030d40

08005b6c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b089      	sub	sp, #36	; 0x24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	4611      	mov	r1, r2
 8005b78:	461a      	mov	r2, r3
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	71fb      	strb	r3, [r7, #7]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005b8a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d11a      	bne.n	8005bc8 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005b92:	88bb      	ldrh	r3, [r7, #4]
 8005b94:	3303      	adds	r3, #3
 8005b96:	089b      	lsrs	r3, r3, #2
 8005b98:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	61bb      	str	r3, [r7, #24]
 8005b9e:	e00f      	b.n	8005bc0 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ba0:	79fb      	ldrb	r3, [r7, #7]
 8005ba2:	031a      	lsls	r2, r3, #12
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bac:	461a      	mov	r2, r3
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	61bb      	str	r3, [r7, #24]
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d3eb      	bcc.n	8005ba0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3724      	adds	r7, #36	; 0x24
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b089      	sub	sp, #36	; 0x24
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	4613      	mov	r3, r2
 8005be2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005bec:	88fb      	ldrh	r3, [r7, #6]
 8005bee:	3303      	adds	r3, #3
 8005bf0:	089b      	lsrs	r3, r3, #2
 8005bf2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	e00b      	b.n	8005c12 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	601a      	str	r2, [r3, #0]
    pDest++;
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	3304      	adds	r3, #4
 8005c0a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61bb      	str	r3, [r7, #24]
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d3ef      	bcc.n	8005bfa <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005c1a:	69fb      	ldr	r3, [r7, #28]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3724      	adds	r7, #36	; 0x24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c40:	68fb      	ldr	r3, [r7, #12]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3714      	adds	r7, #20
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005c74:	2300      	movs	r3, #0
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	4a13      	ldr	r2, [pc, #76]	; (8005cd0 <USB_CoreReset+0x64>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d901      	bls.n	8005c8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e01b      	b.n	8005cc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	daf2      	bge.n	8005c78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f043 0201 	orr.w	r2, r3, #1
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	60fb      	str	r3, [r7, #12]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4a09      	ldr	r2, [pc, #36]	; (8005cd0 <USB_CoreReset+0x64>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d901      	bls.n	8005cb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e006      	b.n	8005cc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d0f0      	beq.n	8005ca2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	00030d40 	.word	0x00030d40

08005cd4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b084      	sub	sp, #16
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	f107 001c 	add.w	r0, r7, #28
 8005ce2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d06:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d12:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d018      	beq.n	8005d58 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d10a      	bne.n	8005d42 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d3a:	f043 0304 	orr.w	r3, r3, #4
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	e014      	b.n	8005d6c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d50:	f023 0304 	bic.w	r3, r3, #4
 8005d54:	6013      	str	r3, [r2, #0]
 8005d56:	e009      	b.n	8005d6c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d66:	f023 0304 	bic.w	r3, r3, #4
 8005d6a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005d6c:	2110      	movs	r1, #16
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7ff feb4 	bl	8005adc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f7ff fed7 	bl	8005b28 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	e015      	b.n	8005dac <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d92:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	015a      	lsls	r2, r3, #5
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005da0:	461a      	mov	r2, r3
 8005da2:	2300      	movs	r3, #0
 8005da4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	3301      	adds	r3, #1
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d3e5      	bcc.n	8005d80 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005db4:	2101      	movs	r1, #1
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f8ac 	bl	8005f14 <USB_DriveVbus>

  HAL_Delay(200U);
 8005dbc:	20c8      	movs	r0, #200	; 0xc8
 8005dbe:	f7fb f97b 	bl	80010b8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00b      	beq.n	8005df4 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005de2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a14      	ldr	r2, [pc, #80]	; (8005e38 <USB_HostInit+0x164>)
 8005de8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a13      	ldr	r2, [pc, #76]	; (8005e3c <USB_HostInit+0x168>)
 8005dee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005df2:	e009      	b.n	8005e08 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2280      	movs	r2, #128	; 0x80
 8005df8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a10      	ldr	r2, [pc, #64]	; (8005e40 <USB_HostInit+0x16c>)
 8005dfe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a10      	ldr	r2, [pc, #64]	; (8005e44 <USB_HostInit+0x170>)
 8005e04:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d105      	bne.n	8005e1a <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	699b      	ldr	r3, [r3, #24]
 8005e12:	f043 0210 	orr.w	r2, r3, #16
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699a      	ldr	r2, [r3, #24]
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	; (8005e48 <USB_HostInit+0x174>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e32:	b004      	add	sp, #16
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	01000200 	.word	0x01000200
 8005e3c:	00e00300 	.word	0x00e00300
 8005e40:	00600080 	.word	0x00600080
 8005e44:	004000e0 	.word	0x004000e0
 8005e48:	a3200008 	.word	0xa3200008

08005e4c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	460b      	mov	r3, r1
 8005e56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e6a:	f023 0303 	bic.w	r3, r3, #3
 8005e6e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	78fb      	ldrb	r3, [r7, #3]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	68f9      	ldr	r1, [r7, #12]
 8005e80:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005e84:	4313      	orrs	r3, r2
 8005e86:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005e88:	78fb      	ldrb	r3, [r7, #3]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d107      	bne.n	8005e9e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e94:	461a      	mov	r2, r3
 8005e96:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005e9a:	6053      	str	r3, [r2, #4]
 8005e9c:	e009      	b.n	8005eb2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005e9e:	78fb      	ldrb	r3, [r7, #3]
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d106      	bne.n	8005eb2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f241 7370 	movw	r3, #6000	; 0x1770
 8005eb0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ee0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eee:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005ef0:	2064      	movs	r0, #100	; 0x64
 8005ef2:	f7fb f8e1 	bl	80010b8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005efe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f02:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005f04:	200a      	movs	r0, #10
 8005f06:	f7fb f8d7 	bl	80010b8 <HAL_Delay>

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005f38:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d109      	bne.n	8005f58 <USB_DriveVbus+0x44>
 8005f44:	78fb      	ldrb	r3, [r7, #3]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d106      	bne.n	8005f58 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005f52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f56:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f62:	d109      	bne.n	8005f78 <USB_DriveVbus+0x64>
 8005f64:	78fb      	ldrb	r3, [r7, #3]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005f72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f76:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3714      	adds	r7, #20
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr

08005f86 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b085      	sub	sp, #20
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	0c5b      	lsrs	r3, r3, #17
 8005fa4:	f003 0303 	and.w	r3, r3, #3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3714      	adds	r7, #20
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	b29b      	uxth	r3, r3
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
	...

08005fd8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b087      	sub	sp, #28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	4608      	mov	r0, r1
 8005fe2:	4611      	mov	r1, r2
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	70fb      	strb	r3, [r7, #3]
 8005fea:	460b      	mov	r3, r1
 8005fec:	70bb      	strb	r3, [r7, #2]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005ffa:	78fb      	ldrb	r3, [r7, #3]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	4413      	add	r3, r2
 8006002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006006:	461a      	mov	r2, r3
 8006008:	f04f 33ff 	mov.w	r3, #4294967295
 800600c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800600e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006012:	2b03      	cmp	r3, #3
 8006014:	d87e      	bhi.n	8006114 <USB_HC_Init+0x13c>
 8006016:	a201      	add	r2, pc, #4	; (adr r2, 800601c <USB_HC_Init+0x44>)
 8006018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601c:	0800602d 	.word	0x0800602d
 8006020:	080060d7 	.word	0x080060d7
 8006024:	0800602d 	.word	0x0800602d
 8006028:	08006099 	.word	0x08006099
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800602c:	78fb      	ldrb	r3, [r7, #3]
 800602e:	015a      	lsls	r2, r3, #5
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	4413      	add	r3, r2
 8006034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006038:	461a      	mov	r2, r3
 800603a:	f240 439d 	movw	r3, #1181	; 0x49d
 800603e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006040:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006044:	2b00      	cmp	r3, #0
 8006046:	da10      	bge.n	800606a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4413      	add	r3, r2
 8006050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	78fa      	ldrb	r2, [r7, #3]
 8006058:	0151      	lsls	r1, r2, #5
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	440a      	add	r2, r1
 800605e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006066:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8006068:	e057      	b.n	800611a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800606e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d051      	beq.n	800611a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006076:	78fb      	ldrb	r3, [r7, #3]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	4413      	add	r3, r2
 800607e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	78fa      	ldrb	r2, [r7, #3]
 8006086:	0151      	lsls	r1, r2, #5
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	440a      	add	r2, r1
 800608c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006090:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006094:	60d3      	str	r3, [r2, #12]
      break;
 8006096:	e040      	b.n	800611a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006098:	78fb      	ldrb	r3, [r7, #3]
 800609a:	015a      	lsls	r2, r3, #5
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4413      	add	r3, r2
 80060a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a4:	461a      	mov	r2, r3
 80060a6:	f240 639d 	movw	r3, #1693	; 0x69d
 80060aa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80060ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	da34      	bge.n	800611e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	78fa      	ldrb	r2, [r7, #3]
 80060c4:	0151      	lsls	r1, r2, #5
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	440a      	add	r2, r1
 80060ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060d2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80060d4:	e023      	b.n	800611e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80060d6:	78fb      	ldrb	r3, [r7, #3]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e2:	461a      	mov	r2, r3
 80060e4:	f240 2325 	movw	r3, #549	; 0x225
 80060e8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80060ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	da17      	bge.n	8006122 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80060f2:	78fb      	ldrb	r3, [r7, #3]
 80060f4:	015a      	lsls	r2, r3, #5
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	4413      	add	r3, r2
 80060fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	78fa      	ldrb	r2, [r7, #3]
 8006102:	0151      	lsls	r1, r2, #5
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	440a      	add	r2, r1
 8006108:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800610c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006110:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006112:	e006      	b.n	8006122 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	75fb      	strb	r3, [r7, #23]
      break;
 8006118:	e004      	b.n	8006124 <USB_HC_Init+0x14c>
      break;
 800611a:	bf00      	nop
 800611c:	e002      	b.n	8006124 <USB_HC_Init+0x14c>
      break;
 800611e:	bf00      	nop
 8006120:	e000      	b.n	8006124 <USB_HC_Init+0x14c>
      break;
 8006122:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800612a:	699a      	ldr	r2, [r3, #24]
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	2101      	movs	r1, #1
 8006134:	fa01 f303 	lsl.w	r3, r1, r3
 8006138:	68b9      	ldr	r1, [r7, #8]
 800613a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800613e:	4313      	orrs	r3, r2
 8006140:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800614e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	da03      	bge.n	800615e <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800615a:	613b      	str	r3, [r7, #16]
 800615c:	e001      	b.n	8006162 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8006162:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d103      	bne.n	8006172 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800616a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	e001      	b.n	8006176 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006176:	787b      	ldrb	r3, [r7, #1]
 8006178:	059b      	lsls	r3, r3, #22
 800617a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800617e:	78bb      	ldrb	r3, [r7, #2]
 8006180:	02db      	lsls	r3, r3, #11
 8006182:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006186:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006188:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800618c:	049b      	lsls	r3, r3, #18
 800618e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006192:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006194:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006196:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800619a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	0159      	lsls	r1, r3, #5
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	440b      	add	r3, r1
 80061a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061ac:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061b2:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80061b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80061b8:	2b03      	cmp	r3, #3
 80061ba:	d10f      	bne.n	80061dc <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	0151      	lsls	r1, r2, #5
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	440a      	add	r2, r1
 80061d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80061da:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80061dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80061de:	4618      	mov	r0, r3
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop

080061ec <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08c      	sub	sp, #48	; 0x30
 80061f0:	af02      	add	r7, sp, #8
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	4613      	mov	r3, r2
 80061f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	785b      	ldrb	r3, [r3, #1]
 8006202:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006204:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006208:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800620e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006212:	2b00      	cmp	r3, #0
 8006214:	d028      	beq.n	8006268 <USB_HC_StartXfer+0x7c>
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	791b      	ldrb	r3, [r3, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d124      	bne.n	8006268 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800621e:	79fb      	ldrb	r3, [r7, #7]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10b      	bne.n	800623c <USB_HC_StartXfer+0x50>
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	795b      	ldrb	r3, [r3, #5]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d107      	bne.n	800623c <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	785b      	ldrb	r3, [r3, #1]
 8006230:	4619      	mov	r1, r3
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 fa30 	bl	8006698 <USB_DoPing>
      return HAL_OK;
 8006238:	2300      	movs	r3, #0
 800623a:	e114      	b.n	8006466 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 800623c:	79fb      	ldrb	r3, [r7, #7]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d112      	bne.n	8006268 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	4413      	add	r3, r2
 800624a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	69fa      	ldr	r2, [r7, #28]
 8006252:	0151      	lsls	r1, r2, #5
 8006254:	6a3a      	ldr	r2, [r7, #32]
 8006256:	440a      	add	r2, r1
 8006258:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800625c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006260:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2200      	movs	r2, #0
 8006266:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d018      	beq.n	80062a2 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	8912      	ldrh	r2, [r2, #8]
 8006278:	4413      	add	r3, r2
 800627a:	3b01      	subs	r3, #1
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	8912      	ldrh	r2, [r2, #8]
 8006280:	fbb3 f3f2 	udiv	r3, r3, r2
 8006284:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006286:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006288:	8b7b      	ldrh	r3, [r7, #26]
 800628a:	429a      	cmp	r2, r3
 800628c:	d90b      	bls.n	80062a6 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800628e:	8b7b      	ldrh	r3, [r7, #26]
 8006290:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006292:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	8912      	ldrh	r2, [r2, #8]
 8006298:	fb02 f203 	mul.w	r2, r2, r3
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	611a      	str	r2, [r3, #16]
 80062a0:	e001      	b.n	80062a6 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 80062a2:	2301      	movs	r3, #1
 80062a4:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	78db      	ldrb	r3, [r3, #3]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d006      	beq.n	80062bc <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80062ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	8912      	ldrh	r2, [r2, #8]
 80062b4:	fb02 f203 	mul.w	r2, r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80062c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062c6:	04d9      	lsls	r1, r3, #19
 80062c8:	4b69      	ldr	r3, [pc, #420]	; (8006470 <USB_HC_StartXfer+0x284>)
 80062ca:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80062cc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	7a9b      	ldrb	r3, [r3, #10]
 80062d2:	075b      	lsls	r3, r3, #29
 80062d4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80062d8:	69f9      	ldr	r1, [r7, #28]
 80062da:	0148      	lsls	r0, r1, #5
 80062dc:	6a39      	ldr	r1, [r7, #32]
 80062de:	4401      	add	r1, r0
 80062e0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80062e4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80062e6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80062e8:	79fb      	ldrb	r3, [r7, #7]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d009      	beq.n	8006302 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	68d9      	ldr	r1, [r3, #12]
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062fe:	460a      	mov	r2, r1
 8006300:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	bf0c      	ite	eq
 8006312:	2301      	moveq	r3, #1
 8006314:	2300      	movne	r3, #0
 8006316:	b2db      	uxtb	r3, r3
 8006318:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	4413      	add	r3, r2
 8006322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	69fa      	ldr	r2, [r7, #28]
 800632a:	0151      	lsls	r1, r2, #5
 800632c:	6a3a      	ldr	r2, [r7, #32]
 800632e:	440a      	add	r2, r1
 8006330:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006334:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006338:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	015a      	lsls	r2, r3, #5
 800633e:	6a3b      	ldr	r3, [r7, #32]
 8006340:	4413      	add	r3, r2
 8006342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	7e7b      	ldrb	r3, [r7, #25]
 800634a:	075b      	lsls	r3, r3, #29
 800634c:	69f9      	ldr	r1, [r7, #28]
 800634e:	0148      	lsls	r0, r1, #5
 8006350:	6a39      	ldr	r1, [r7, #32]
 8006352:	4401      	add	r1, r0
 8006354:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006358:	4313      	orrs	r3, r2
 800635a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	4413      	add	r3, r2
 8006364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a42      	ldr	r2, [pc, #264]	; (8006474 <USB_HC_StartXfer+0x288>)
 800636c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800636e:	4b41      	ldr	r3, [pc, #260]	; (8006474 <USB_HC_StartXfer+0x288>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006376:	4a3f      	ldr	r2, [pc, #252]	; (8006474 <USB_HC_StartXfer+0x288>)
 8006378:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	78db      	ldrb	r3, [r3, #3]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d006      	beq.n	8006390 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006382:	4b3c      	ldr	r3, [pc, #240]	; (8006474 <USB_HC_StartXfer+0x288>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800638a:	4a3a      	ldr	r2, [pc, #232]	; (8006474 <USB_HC_StartXfer+0x288>)
 800638c:	6013      	str	r3, [r2, #0]
 800638e:	e005      	b.n	800639c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006390:	4b38      	ldr	r3, [pc, #224]	; (8006474 <USB_HC_StartXfer+0x288>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006398:	4a36      	ldr	r2, [pc, #216]	; (8006474 <USB_HC_StartXfer+0x288>)
 800639a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800639c:	4b35      	ldr	r3, [pc, #212]	; (8006474 <USB_HC_StartXfer+0x288>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063a4:	4a33      	ldr	r2, [pc, #204]	; (8006474 <USB_HC_StartXfer+0x288>)
 80063a6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b4:	461a      	mov	r2, r3
 80063b6:	4b2f      	ldr	r3, [pc, #188]	; (8006474 <USB_HC_StartXfer+0x288>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d001      	beq.n	80063c6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	e04f      	b.n	8006466 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	78db      	ldrb	r3, [r3, #3]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d14a      	bne.n	8006464 <USB_HC_StartXfer+0x278>
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d046      	beq.n	8006464 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	79db      	ldrb	r3, [r3, #7]
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d830      	bhi.n	8006440 <USB_HC_StartXfer+0x254>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <USB_HC_StartXfer+0x1f8>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	080063f5 	.word	0x080063f5
 80063e8:	08006419 	.word	0x08006419
 80063ec:	080063f5 	.word	0x080063f5
 80063f0:	08006419 	.word	0x08006419
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	3303      	adds	r3, #3
 80063fa:	089b      	lsrs	r3, r3, #2
 80063fc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80063fe:	8afa      	ldrh	r2, [r7, #22]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006404:	b29b      	uxth	r3, r3
 8006406:	429a      	cmp	r2, r3
 8006408:	d91c      	bls.n	8006444 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	f043 0220 	orr.w	r2, r3, #32
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	619a      	str	r2, [r3, #24]
        }
        break;
 8006416:	e015      	b.n	8006444 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	3303      	adds	r3, #3
 800641e:	089b      	lsrs	r3, r3, #2
 8006420:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006422:	8afa      	ldrh	r2, [r7, #22]
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	b29b      	uxth	r3, r3
 800642e:	429a      	cmp	r2, r3
 8006430:	d90a      	bls.n	8006448 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	619a      	str	r2, [r3, #24]
        }
        break;
 800643e:	e003      	b.n	8006448 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006440:	bf00      	nop
 8006442:	e002      	b.n	800644a <USB_HC_StartXfer+0x25e>
        break;
 8006444:	bf00      	nop
 8006446:	e000      	b.n	800644a <USB_HC_StartXfer+0x25e>
        break;
 8006448:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	68d9      	ldr	r1, [r3, #12]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	785a      	ldrb	r2, [r3, #1]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	b298      	uxth	r0, r3
 8006458:	2300      	movs	r3, #0
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	4603      	mov	r3, r0
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7ff fb84 	bl	8005b6c <USB_WritePacket>
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3728      	adds	r7, #40	; 0x28
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	1ff80000 	.word	0x1ff80000
 8006474:	200000b4 	.word	0x200000b4

08006478 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800648a:	695b      	ldr	r3, [r3, #20]
 800648c:	b29b      	uxth	r3, r3
}
 800648e:	4618      	mov	r0, r3
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800649a:	b480      	push	{r7}
 800649c:	b087      	sub	sp, #28
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
 80064a2:	460b      	mov	r3, r1
 80064a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 80064aa:	78fb      	ldrb	r3, [r7, #3]
 80064ac:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	0c9b      	lsrs	r3, r3, #18
 80064c2:	f003 0303 	and.w	r3, r3, #3
 80064c6:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d002      	beq.n	80064d4 <USB_HC_Halt+0x3a>
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d16c      	bne.n	80065ae <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	015a      	lsls	r2, r3, #5
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	0151      	lsls	r1, r2, #5
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	440a      	add	r2, r1
 80064ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064f2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d143      	bne.n	8006588 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	4413      	add	r3, r2
 8006508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	0151      	lsls	r1, r2, #5
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	440a      	add	r2, r1
 8006516:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800651a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800651e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	4413      	add	r3, r2
 8006528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	0151      	lsls	r1, r2, #5
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	440a      	add	r2, r1
 8006536:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800653a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800653e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	015a      	lsls	r2, r3, #5
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	4413      	add	r3, r2
 8006548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	0151      	lsls	r1, r2, #5
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	440a      	add	r2, r1
 8006556:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800655a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800655e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	3301      	adds	r3, #1
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800656c:	d81d      	bhi.n	80065aa <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	015a      	lsls	r2, r3, #5
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	4413      	add	r3, r2
 8006576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006580:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006584:	d0ec      	beq.n	8006560 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006586:	e080      	b.n	800668a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	015a      	lsls	r2, r3, #5
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	4413      	add	r3, r2
 8006590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	0151      	lsls	r1, r2, #5
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	440a      	add	r2, r1
 800659e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065a6:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80065a8:	e06f      	b.n	800668a <USB_HC_Halt+0x1f0>
          break;
 80065aa:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80065ac:	e06d      	b.n	800668a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	015a      	lsls	r2, r3, #5
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	0151      	lsls	r1, r2, #5
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	440a      	add	r2, r1
 80065c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065cc:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d143      	bne.n	8006666 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	0151      	lsls	r1, r2, #5
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	440a      	add	r2, r1
 80065f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065fc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	4413      	add	r3, r2
 8006606:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	0151      	lsls	r1, r2, #5
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	440a      	add	r2, r1
 8006614:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006618:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800661c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	015a      	lsls	r2, r3, #5
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	4413      	add	r3, r2
 8006626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	0151      	lsls	r1, r2, #5
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	440a      	add	r2, r1
 8006634:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006638:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800663c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	3301      	adds	r3, #1
 8006642:	617b      	str	r3, [r7, #20]
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800664a:	d81d      	bhi.n	8006688 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	015a      	lsls	r2, r3, #5
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	4413      	add	r3, r2
 8006654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800665e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006662:	d0ec      	beq.n	800663e <USB_HC_Halt+0x1a4>
 8006664:	e011      	b.n	800668a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4413      	add	r3, r2
 800666e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	0151      	lsls	r1, r2, #5
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	440a      	add	r2, r1
 800667c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006680:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	e000      	b.n	800668a <USB_HC_Halt+0x1f0>
          break;
 8006688:	bf00      	nop
    }
  }

  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80066a8:	78fb      	ldrb	r3, [r7, #3]
 80066aa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80066ac:	2301      	movs	r3, #1
 80066ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	04da      	lsls	r2, r3, #19
 80066b4:	4b15      	ldr	r3, [pc, #84]	; (800670c <USB_DoPing+0x74>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	0151      	lsls	r1, r2, #5
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	440a      	add	r2, r1
 80066c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066c8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	015a      	lsls	r2, r3, #5
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	4413      	add	r3, r2
 80066d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80066e0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066e8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f6:	461a      	mov	r2, r3
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	371c      	adds	r7, #28
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	1ff80000 	.word	0x1ff80000

08006710 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800671c:	2300      	movs	r3, #0
 800671e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f7ff f99f 	bl	8005a64 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006726:	2110      	movs	r1, #16
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f7ff f9d7 	bl	8005adc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff f9fa 	bl	8005b28 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006734:	2300      	movs	r3, #0
 8006736:	613b      	str	r3, [r7, #16]
 8006738:	e01f      	b.n	800677a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	015a      	lsls	r2, r3, #5
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	4413      	add	r3, r2
 8006742:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006750:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006758:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006760:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800676e:	461a      	mov	r2, r3
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	3301      	adds	r3, #1
 8006778:	613b      	str	r3, [r7, #16]
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b0f      	cmp	r3, #15
 800677e:	d9dc      	bls.n	800673a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006780:	2300      	movs	r3, #0
 8006782:	613b      	str	r3, [r7, #16]
 8006784:	e034      	b.n	80067f0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	015a      	lsls	r2, r3, #5
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	4413      	add	r3, r2
 800678e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800679c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067a4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80067ac:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	015a      	lsls	r2, r3, #5
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	4413      	add	r3, r2
 80067b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ba:	461a      	mov	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	3301      	adds	r3, #1
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067cc:	d80c      	bhi.n	80067e8 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	015a      	lsls	r2, r3, #5
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	4413      	add	r3, r2
 80067d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067e4:	d0ec      	beq.n	80067c0 <USB_StopHost+0xb0>
 80067e6:	e000      	b.n	80067ea <USB_StopHost+0xda>
        break;
 80067e8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	3301      	adds	r3, #1
 80067ee:	613b      	str	r3, [r7, #16]
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	2b0f      	cmp	r3, #15
 80067f4:	d9c7      	bls.n	8006786 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067fc:	461a      	mov	r2, r3
 80067fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006802:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f04f 32ff 	mov.w	r2, #4294967295
 800680a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7ff f918 	bl	8005a42 <USB_EnableGlobalInt>

  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3718      	adds	r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8006820:	4904      	ldr	r1, [pc, #16]	; (8006834 <MX_FATFS_Init+0x18>)
 8006822:	4805      	ldr	r0, [pc, #20]	; (8006838 <MX_FATFS_Init+0x1c>)
 8006824:	f003 fb4e 	bl	8009ec4 <FATFS_LinkDriver>
 8006828:	4603      	mov	r3, r0
 800682a:	461a      	mov	r2, r3
 800682c:	4b03      	ldr	r3, [pc, #12]	; (800683c <MX_FATFS_Init+0x20>)
 800682e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006830:	bf00      	nop
 8006832:	bd80      	pop	{r7, pc}
 8006834:	20004b64 	.word	0x20004b64
 8006838:	0800d770 	.word	0x0800d770
 800683c:	20004fcc 	.word	0x20004fcc

08006840 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	4603      	mov	r3, r0
 8006848:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8006866:	79fb      	ldrb	r3, [r7, #7]
 8006868:	4619      	mov	r1, r3
 800686a:	4808      	ldr	r0, [pc, #32]	; (800688c <USBH_status+0x34>)
 800686c:	f000 fe53 	bl	8007516 <USBH_MSC_UnitIsReady>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <USBH_status+0x24>
  {
    res = RES_OK;
 8006876:	2300      	movs	r3, #0
 8006878:	73fb      	strb	r3, [r7, #15]
 800687a:	e001      	b.n	8006880 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8006880:	7bfb      	ldrb	r3, [r7, #15]
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	20005034 	.word	0x20005034

08006890 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b094      	sub	sp, #80	; 0x50
 8006894:	af02      	add	r7, sp, #8
 8006896:	60b9      	str	r1, [r7, #8]
 8006898:	607a      	str	r2, [r7, #4]
 800689a:	603b      	str	r3, [r7, #0]
 800689c:	4603      	mov	r3, r0
 800689e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 80068a6:	7bf9      	ldrb	r1, [r7, #15]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	4812      	ldr	r0, [pc, #72]	; (80068fc <USBH_read+0x6c>)
 80068b2:	f000 fe7a 	bl	80075aa <USBH_MSC_Read>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d103      	bne.n	80068c4 <USBH_read+0x34>
  {
    res = RES_OK;
 80068bc:	2300      	movs	r3, #0
 80068be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80068c2:	e015      	b.n	80068f0 <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80068c4:	f107 0210 	add.w	r2, r7, #16
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
 80068ca:	4619      	mov	r1, r3
 80068cc:	480b      	ldr	r0, [pc, #44]	; (80068fc <USBH_read+0x6c>)
 80068ce:	f000 fe48 	bl	8007562 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80068d2:	7f7b      	ldrb	r3, [r7, #29]
 80068d4:	2b28      	cmp	r3, #40	; 0x28
 80068d6:	d003      	beq.n	80068e0 <USBH_read+0x50>
 80068d8:	2b3a      	cmp	r3, #58	; 0x3a
 80068da:	d001      	beq.n	80068e0 <USBH_read+0x50>
 80068dc:	2b04      	cmp	r3, #4
 80068de:	d103      	bne.n	80068e8 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 80068e0:	2303      	movs	r3, #3
 80068e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80068e6:	e003      	b.n	80068f0 <USBH_read+0x60>

    default:
      res = RES_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80068ee:	bf00      	nop
    }
  }

  return res;
 80068f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3748      	adds	r7, #72	; 0x48
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	20005034 	.word	0x20005034

08006900 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b094      	sub	sp, #80	; 0x50
 8006904:	af02      	add	r7, sp, #8
 8006906:	60b9      	str	r1, [r7, #8]
 8006908:	607a      	str	r2, [r7, #4]
 800690a:	603b      	str	r3, [r7, #0]
 800690c:	4603      	mov	r3, r0
 800690e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8006916:	7bf9      	ldrb	r1, [r7, #15]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	4817      	ldr	r0, [pc, #92]	; (8006980 <USBH_write+0x80>)
 8006922:	f000 feab 	bl	800767c <USBH_MSC_Write>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d103      	bne.n	8006934 <USBH_write+0x34>
  {
    res = RES_OK;
 800692c:	2300      	movs	r3, #0
 800692e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006932:	e01f      	b.n	8006974 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8006934:	f107 0210 	add.w	r2, r7, #16
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	4619      	mov	r1, r3
 800693c:	4810      	ldr	r0, [pc, #64]	; (8006980 <USBH_write+0x80>)
 800693e:	f000 fe10 	bl	8007562 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8006942:	7f7b      	ldrb	r3, [r7, #29]
 8006944:	2b27      	cmp	r3, #39	; 0x27
 8006946:	d009      	beq.n	800695c <USBH_write+0x5c>
 8006948:	2b27      	cmp	r3, #39	; 0x27
 800694a:	dc02      	bgt.n	8006952 <USBH_write+0x52>
 800694c:	2b04      	cmp	r3, #4
 800694e:	d009      	beq.n	8006964 <USBH_write+0x64>
 8006950:	e00c      	b.n	800696c <USBH_write+0x6c>
 8006952:	2b28      	cmp	r3, #40	; 0x28
 8006954:	d006      	beq.n	8006964 <USBH_write+0x64>
 8006956:	2b3a      	cmp	r3, #58	; 0x3a
 8006958:	d004      	beq.n	8006964 <USBH_write+0x64>
 800695a:	e007      	b.n	800696c <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800695c:	2302      	movs	r3, #2
 800695e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8006962:	e007      	b.n	8006974 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8006964:	2303      	movs	r3, #3
 8006966:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800696a:	e003      	b.n	8006974 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8006972:	bf00      	nop
    }
  }

  return res;
 8006974:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8006978:	4618      	mov	r0, r3
 800697a:	3748      	adds	r7, #72	; 0x48
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	20005034 	.word	0x20005034

08006984 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b090      	sub	sp, #64	; 0x40
 8006988:	af00      	add	r7, sp, #0
 800698a:	4603      	mov	r3, r0
 800698c:	603a      	str	r2, [r7, #0]
 800698e:	71fb      	strb	r3, [r7, #7]
 8006990:	460b      	mov	r3, r1
 8006992:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800699a:	79bb      	ldrb	r3, [r7, #6]
 800699c:	2b03      	cmp	r3, #3
 800699e:	d852      	bhi.n	8006a46 <USBH_ioctl+0xc2>
 80069a0:	a201      	add	r2, pc, #4	; (adr r2, 80069a8 <USBH_ioctl+0x24>)
 80069a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a6:	bf00      	nop
 80069a8:	080069b9 	.word	0x080069b9
 80069ac:	080069c1 	.word	0x080069c1
 80069b0:	080069eb 	.word	0x080069eb
 80069b4:	08006a17 	.word	0x08006a17
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 80069b8:	2300      	movs	r3, #0
 80069ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80069be:	e045      	b.n	8006a4c <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80069c0:	f107 0208 	add.w	r2, r7, #8
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	4619      	mov	r1, r3
 80069c8:	4823      	ldr	r0, [pc, #140]	; (8006a58 <USBH_ioctl+0xd4>)
 80069ca:	f000 fdca 	bl	8007562 <USBH_MSC_GetLUNInfo>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d106      	bne.n	80069e2 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80069da:	2300      	movs	r3, #0
 80069dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80069e0:	e034      	b.n	8006a4c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80069e8:	e030      	b.n	8006a4c <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80069ea:	f107 0208 	add.w	r2, r7, #8
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	4619      	mov	r1, r3
 80069f2:	4819      	ldr	r0, [pc, #100]	; (8006a58 <USBH_ioctl+0xd4>)
 80069f4:	f000 fdb5 	bl	8007562 <USBH_MSC_GetLUNInfo>
 80069f8:	4603      	mov	r3, r0
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d107      	bne.n	8006a0e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80069fe:	8a3b      	ldrh	r3, [r7, #16]
 8006a00:	461a      	mov	r2, r3
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8006a06:	2300      	movs	r3, #0
 8006a08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8006a0c:	e01e      	b.n	8006a4c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8006a14:	e01a      	b.n	8006a4c <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8006a16:	f107 0208 	add.w	r2, r7, #8
 8006a1a:	79fb      	ldrb	r3, [r7, #7]
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	480e      	ldr	r0, [pc, #56]	; (8006a58 <USBH_ioctl+0xd4>)
 8006a20:	f000 fd9f 	bl	8007562 <USBH_MSC_GetLUNInfo>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d109      	bne.n	8006a3e <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8006a2a:	8a3b      	ldrh	r3, [r7, #16]
 8006a2c:	0a5b      	lsrs	r3, r3, #9
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	461a      	mov	r2, r3
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8006a3c:	e006      	b.n	8006a4c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8006a44:	e002      	b.n	8006a4c <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8006a46:	2304      	movs	r3, #4
 8006a48:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8006a4c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3740      	adds	r7, #64	; 0x40
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}
 8006a58:	20005034 	.word	0x20005034

08006a5c <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006a5c:	b590      	push	{r4, r7, lr}
 8006a5e:	b089      	sub	sp, #36	; 0x24
 8006a60:	af04      	add	r7, sp, #16
 8006a62:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a6a:	7919      	ldrb	r1, [r3, #4]
 8006a6c:	2350      	movs	r3, #80	; 0x50
 8006a6e:	2206      	movs	r2, #6
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f001 fd3f 	bl	80084f4 <USBH_FindInterface>
 8006a76:	4603      	mov	r3, r0
 8006a78:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	2bff      	cmp	r3, #255	; 0xff
 8006a7e:	d002      	beq.n	8006a86 <USBH_MSC_InterfaceInit+0x2a>
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d901      	bls.n	8006a8a <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006a86:	2302      	movs	r3, #2
 8006a88:	e0ef      	b.n	8006c6a <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f001 fd14 	bl	80084bc <USBH_SelectInterface>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006a98:	7bbb      	ldrb	r3, [r7, #14]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	e0e3      	b.n	8006c6a <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006aa8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006aac:	f006 fce6 	bl	800d47c <malloc>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	e0d0      	b.n	8006c6a <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8006ac8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006acc:	2100      	movs	r1, #0
 8006ace:	68b8      	ldr	r0, [r7, #8]
 8006ad0:	f006 fcef 	bl	800d4b2 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	211a      	movs	r1, #26
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b25b      	sxtb	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	da16      	bge.n	8006b1a <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	211a      	movs	r1, #26
 8006af2:	fb01 f303 	mul.w	r3, r1, r3
 8006af6:	4413      	add	r3, r2
 8006af8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006afc:	781a      	ldrb	r2, [r3, #0]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	211a      	movs	r1, #26
 8006b08:	fb01 f303 	mul.w	r3, r1, r3
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006b12:	881a      	ldrh	r2, [r3, #0]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	815a      	strh	r2, [r3, #10]
 8006b18:	e015      	b.n	8006b46 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	211a      	movs	r1, #26
 8006b20:	fb01 f303 	mul.w	r3, r1, r3
 8006b24:	4413      	add	r3, r2
 8006b26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006b2a:	781a      	ldrb	r2, [r3, #0]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006b30:	7bfb      	ldrb	r3, [r7, #15]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	211a      	movs	r1, #26
 8006b36:	fb01 f303 	mul.w	r3, r1, r3
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006b40:	881a      	ldrh	r2, [r3, #0]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006b46:	7bfb      	ldrb	r3, [r7, #15]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	211a      	movs	r1, #26
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	4413      	add	r3, r2
 8006b52:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	b25b      	sxtb	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	da16      	bge.n	8006b8c <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	211a      	movs	r1, #26
 8006b64:	fb01 f303 	mul.w	r3, r1, r3
 8006b68:	4413      	add	r3, r2
 8006b6a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006b6e:	781a      	ldrb	r2, [r3, #0]
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	211a      	movs	r1, #26
 8006b7a:	fb01 f303 	mul.w	r3, r1, r3
 8006b7e:	4413      	add	r3, r2
 8006b80:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006b84:	881a      	ldrh	r2, [r3, #0]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	815a      	strh	r2, [r3, #10]
 8006b8a:	e015      	b.n	8006bb8 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	211a      	movs	r1, #26
 8006b92:	fb01 f303 	mul.w	r3, r1, r3
 8006b96:	4413      	add	r3, r2
 8006b98:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006b9c:	781a      	ldrb	r2, [r3, #0]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ba2:	7bfb      	ldrb	r3, [r7, #15]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	211a      	movs	r1, #26
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006bb2:	881a      	ldrh	r2, [r3, #0]
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	799b      	ldrb	r3, [r3, #6]
 8006bce:	4619      	mov	r1, r3
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f003 f8c8 	bl	8009d66 <USBH_AllocPipe>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	461a      	mov	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	79db      	ldrb	r3, [r3, #7]
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f003 f8be 	bl	8009d66 <USBH_AllocPipe>
 8006bea:	4603      	mov	r3, r0
 8006bec:	461a      	mov	r2, r3
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 fde6 	bl	80077c4 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	7959      	ldrb	r1, [r3, #5]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	7998      	ldrb	r0, [r3, #6]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	8912      	ldrh	r2, [r2, #8]
 8006c10:	9202      	str	r2, [sp, #8]
 8006c12:	2202      	movs	r2, #2
 8006c14:	9201      	str	r2, [sp, #4]
 8006c16:	9300      	str	r3, [sp, #0]
 8006c18:	4623      	mov	r3, r4
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f003 f873 	bl	8009d08 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	7919      	ldrb	r1, [r3, #4]
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	79d8      	ldrb	r0, [r3, #7]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	8952      	ldrh	r2, [r2, #10]
 8006c3a:	9202      	str	r2, [sp, #8]
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	9201      	str	r2, [sp, #4]
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	4623      	mov	r3, r4
 8006c44:	4602      	mov	r2, r0
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f003 f85e 	bl	8009d08 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	791b      	ldrb	r3, [r3, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	4619      	mov	r1, r3
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f006 fb2d 	bl	800d2b4 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	795b      	ldrb	r3, [r3, #5]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	4619      	mov	r1, r3
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f006 fb26 	bl	800d2b4 <USBH_LL_SetToggle>

  return USBH_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd90      	pop	{r4, r7, pc}

08006c72 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b084      	sub	sp, #16
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	795b      	ldrb	r3, [r3, #5]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00e      	beq.n	8006caa <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	795b      	ldrb	r3, [r3, #5]
 8006c90:	4619      	mov	r1, r3
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f003 f857 	bl	8009d46 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	795b      	ldrb	r3, [r3, #5]
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f003 f882 	bl	8009da8 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	791b      	ldrb	r3, [r3, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00e      	beq.n	8006cd0 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	791b      	ldrb	r3, [r3, #4]
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f003 f844 	bl	8009d46 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	791b      	ldrb	r3, [r3, #4]
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f003 f86f 	bl	8009da8 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cd6:	69db      	ldr	r3, [r3, #28]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00b      	beq.n	8006cf4 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ce2:	69db      	ldr	r3, [r3, #28]
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f006 fbd1 	bl	800d48c <free>
    phost->pActiveClass->pData = 0U;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3710      	adds	r7, #16
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b084      	sub	sp, #16
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d0c:	69db      	ldr	r3, [r3, #28]
 8006d0e:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006d10:	2301      	movs	r3, #1
 8006d12:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	7b9b      	ldrb	r3, [r3, #14]
 8006d18:	2b02      	cmp	r3, #2
 8006d1a:	d004      	beq.n	8006d26 <USBH_MSC_ClassRequest+0x28>
 8006d1c:	2b03      	cmp	r3, #3
 8006d1e:	d03e      	beq.n	8006d9e <USBH_MSC_ClassRequest+0xa0>
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d000      	beq.n	8006d26 <USBH_MSC_ClassRequest+0x28>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
      }
      break;

    default:
      break;
 8006d24:	e04a      	b.n	8006dbc <USBH_MSC_ClassRequest+0xbe>
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	4619      	mov	r1, r3
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 fd2c 	bl	8007788 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8006d30:	4603      	mov	r3, r0
 8006d32:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_NOT_SUPPORTED)
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	d104      	bne.n	8006d44 <USBH_MSC_ClassRequest+0x46>
        MSC_Handle->max_lun = 0U;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_OK)
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d135      	bne.n	8006db6 <USBH_MSC_ClassRequest+0xb8>
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d804      	bhi.n	8006d5c <USBH_MSC_ClassRequest+0x5e>
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	3301      	adds	r3, #1
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	e000      	b.n	8006d5e <USBH_MSC_ClassRequest+0x60>
 8006d5c:	2202      	movs	r2, #2
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8006d62:	2300      	movs	r3, #0
 8006d64:	73bb      	strb	r3, [r7, #14]
 8006d66:	e014      	b.n	8006d92 <USBH_MSC_ClassRequest+0x94>
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8006d68:	7bbb      	ldrb	r3, [r7, #14]
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	2134      	movs	r1, #52	; 0x34
 8006d6e:	fb01 f303 	mul.w	r3, r1, r3
 8006d72:	4413      	add	r3, r2
 8006d74:	3392      	adds	r3, #146	; 0x92
 8006d76:	2202      	movs	r2, #2
 8006d78:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8006d7a:	7bbb      	ldrb	r3, [r7, #14]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	2134      	movs	r1, #52	; 0x34
 8006d80:	fb01 f303 	mul.w	r3, r1, r3
 8006d84:	4413      	add	r3, r2
 8006d86:	33c1      	adds	r3, #193	; 0xc1
 8006d88:	2200      	movs	r2, #0
 8006d8a:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8006d8c:	7bbb      	ldrb	r3, [r7, #14]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	73bb      	strb	r3, [r7, #14]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	7bba      	ldrb	r2, [r7, #14]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d3e5      	bcc.n	8006d68 <USBH_MSC_ClassRequest+0x6a>
      break;
 8006d9c:	e00b      	b.n	8006db6 <USBH_MSC_ClassRequest+0xb8>
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8006d9e:	2100      	movs	r1, #0
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f002 fa8e 	bl	80092c2 <USBH_ClrFeature>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d106      	bne.n	8006dba <USBH_MSC_ClassRequest+0xbc>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	7bda      	ldrb	r2, [r3, #15]
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	739a      	strb	r2, [r3, #14]
      break;
 8006db4:	e001      	b.n	8006dba <USBH_MSC_ClassRequest+0xbc>
      break;
 8006db6:	bf00      	nop
 8006db8:	e000      	b.n	8006dbc <USBH_MSC_ClassRequest+0xbe>
      break;
 8006dba:	bf00      	nop
  }

  return status;
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
	...

08006dc8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b086      	sub	sp, #24
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8006dde:	2301      	movs	r3, #1
 8006de0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8006de2:	2301      	movs	r3, #1
 8006de4:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	7b1b      	ldrb	r3, [r3, #12]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <USBH_MSC_Process+0x2e>
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	f000 828d 	beq.w	800730e <USBH_MSC_Process+0x546>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8006df4:	e28e      	b.n	8007314 <USBH_MSC_Process+0x54c>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	429a      	cmp	r2, r3
 8006e04:	f080 8267 	bcs.w	80072d6 <USBH_MSC_Process+0x50e>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006e0e:	4619      	mov	r1, r3
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	2334      	movs	r3, #52	; 0x34
 8006e14:	fb03 f301 	mul.w	r3, r3, r1
 8006e18:	4413      	add	r3, r2
 8006e1a:	3391      	adds	r3, #145	; 0x91
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006e26:	4619      	mov	r1, r3
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	2334      	movs	r3, #52	; 0x34
 8006e2c:	fb03 f301 	mul.w	r3, r3, r1
 8006e30:	4413      	add	r3, r2
 8006e32:	3390      	adds	r3, #144	; 0x90
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	f200 8235 	bhi.w	80072a6 <USBH_MSC_Process+0x4de>
 8006e3c:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <USBH_MSC_Process+0x7c>)
 8006e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e42:	bf00      	nop
 8006e44:	08006e69 	.word	0x08006e69
 8006e48:	080072a7 	.word	0x080072a7
 8006e4c:	08006f31 	.word	0x08006f31
 8006e50:	080070b5 	.word	0x080070b5
 8006e54:	08006e8f 	.word	0x08006e8f
 8006e58:	08007181 	.word	0x08007181
 8006e5c:	080072a7 	.word	0x080072a7
 8006e60:	080072a7 	.word	0x080072a7
 8006e64:	08007295 	.word	0x08007295
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006e6e:	4619      	mov	r1, r3
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	2334      	movs	r3, #52	; 0x34
 8006e74:	fb03 f301 	mul.w	r3, r3, r1
 8006e78:	4413      	add	r3, r2
 8006e7a:	3390      	adds	r3, #144	; 0x90
 8006e7c:	2204      	movs	r2, #4
 8006e7e:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8006e8c:	e214      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006e94:	b2d9      	uxtb	r1, r3
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	2334      	movs	r3, #52	; 0x34
 8006ea0:	fb03 f302 	mul.w	r3, r3, r2
 8006ea4:	3398      	adds	r3, #152	; 0x98
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	3307      	adds	r3, #7
 8006eac:	461a      	mov	r2, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 f836 	bl	8007f20 <USBH_MSC_SCSI_Inquiry>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10b      	bne.n	8006ed6 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	2334      	movs	r3, #52	; 0x34
 8006eca:	fb03 f301 	mul.w	r3, r3, r1
 8006ece:	4413      	add	r3, r2
 8006ed0:	3390      	adds	r3, #144	; 0x90
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d10c      	bne.n	8006ef6 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	2334      	movs	r3, #52	; 0x34
 8006ee8:	fb03 f301 	mul.w	r3, r3, r1
 8006eec:	4413      	add	r3, r2
 8006eee:	3390      	adds	r3, #144	; 0x90
 8006ef0:	2205      	movs	r2, #5
 8006ef2:	701a      	strb	r2, [r3, #0]
            break;
 8006ef4:	e1d9      	b.n	80072aa <USBH_MSC_Process+0x4e2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8006ef6:	7bfb      	ldrb	r3, [r7, #15]
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	f040 81d6 	bne.w	80072aa <USBH_MSC_Process+0x4e2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f04:	4619      	mov	r1, r3
 8006f06:	693a      	ldr	r2, [r7, #16]
 8006f08:	2334      	movs	r3, #52	; 0x34
 8006f0a:	fb03 f301 	mul.w	r3, r3, r1
 8006f0e:	4413      	add	r3, r2
 8006f10:	3390      	adds	r3, #144	; 0x90
 8006f12:	2201      	movs	r2, #1
 8006f14:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	2334      	movs	r3, #52	; 0x34
 8006f22:	fb03 f301 	mul.w	r3, r3, r1
 8006f26:	4413      	add	r3, r2
 8006f28:	3391      	adds	r3, #145	; 0x91
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	701a      	strb	r2, [r3, #0]
            break;
 8006f2e:	e1bc      	b.n	80072aa <USBH_MSC_Process+0x4e2>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	4619      	mov	r1, r3
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 ff32 	bl	8007da4 <USBH_MSC_SCSI_TestUnitReady>
 8006f40:	4603      	mov	r3, r0
 8006f42:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8006f44:	7bbb      	ldrb	r3, [r7, #14]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d149      	bne.n	8006fde <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f50:	4619      	mov	r1, r3
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	2334      	movs	r3, #52	; 0x34
 8006f56:	fb03 f301 	mul.w	r3, r3, r1
 8006f5a:	4413      	add	r3, r2
 8006f5c:	3392      	adds	r3, #146	; 0x92
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00c      	beq.n	8006f7e <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	2334      	movs	r3, #52	; 0x34
 8006f70:	fb03 f301 	mul.w	r3, r3, r1
 8006f74:	4413      	add	r3, r2
 8006f76:	33c1      	adds	r3, #193	; 0xc1
 8006f78:	2201      	movs	r2, #1
 8006f7a:	701a      	strb	r2, [r3, #0]
 8006f7c:	e00b      	b.n	8006f96 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f84:	4619      	mov	r1, r3
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	2334      	movs	r3, #52	; 0x34
 8006f8a:	fb03 f301 	mul.w	r3, r3, r1
 8006f8e:	4413      	add	r3, r2
 8006f90:	33c1      	adds	r3, #193	; 0xc1
 8006f92:	2200      	movs	r2, #0
 8006f94:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	2334      	movs	r3, #52	; 0x34
 8006fa2:	fb03 f301 	mul.w	r3, r3, r1
 8006fa6:	4413      	add	r3, r2
 8006fa8:	3390      	adds	r3, #144	; 0x90
 8006faa:	2203      	movs	r2, #3
 8006fac:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	2334      	movs	r3, #52	; 0x34
 8006fba:	fb03 f301 	mul.w	r3, r3, r1
 8006fbe:	4413      	add	r3, r2
 8006fc0:	3391      	adds	r3, #145	; 0x91
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006fcc:	4619      	mov	r1, r3
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	2334      	movs	r3, #52	; 0x34
 8006fd2:	fb03 f301 	mul.w	r3, r3, r1
 8006fd6:	4413      	add	r3, r2
 8006fd8:	3392      	adds	r3, #146	; 0x92
 8006fda:	2200      	movs	r2, #0
 8006fdc:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8006fde:	7bbb      	ldrb	r3, [r7, #14]
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d14a      	bne.n	800707a <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006fea:	4619      	mov	r1, r3
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	2334      	movs	r3, #52	; 0x34
 8006ff0:	fb03 f301 	mul.w	r3, r3, r1
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3392      	adds	r3, #146	; 0x92
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d00c      	beq.n	8007018 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007004:	4619      	mov	r1, r3
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	2334      	movs	r3, #52	; 0x34
 800700a:	fb03 f301 	mul.w	r3, r3, r1
 800700e:	4413      	add	r3, r2
 8007010:	33c1      	adds	r3, #193	; 0xc1
 8007012:	2201      	movs	r2, #1
 8007014:	701a      	strb	r2, [r3, #0]
 8007016:	e00b      	b.n	8007030 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800701e:	4619      	mov	r1, r3
 8007020:	693a      	ldr	r2, [r7, #16]
 8007022:	2334      	movs	r3, #52	; 0x34
 8007024:	fb03 f301 	mul.w	r3, r3, r1
 8007028:	4413      	add	r3, r2
 800702a:	33c1      	adds	r3, #193	; 0xc1
 800702c:	2200      	movs	r2, #0
 800702e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007036:	4619      	mov	r1, r3
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	2334      	movs	r3, #52	; 0x34
 800703c:	fb03 f301 	mul.w	r3, r3, r1
 8007040:	4413      	add	r3, r2
 8007042:	3390      	adds	r3, #144	; 0x90
 8007044:	2205      	movs	r2, #5
 8007046:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800704e:	4619      	mov	r1, r3
 8007050:	693a      	ldr	r2, [r7, #16]
 8007052:	2334      	movs	r3, #52	; 0x34
 8007054:	fb03 f301 	mul.w	r3, r3, r1
 8007058:	4413      	add	r3, r2
 800705a:	3391      	adds	r3, #145	; 0x91
 800705c:	2201      	movs	r2, #1
 800705e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007066:	4619      	mov	r1, r3
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	2334      	movs	r3, #52	; 0x34
 800706c:	fb03 f301 	mul.w	r3, r3, r1
 8007070:	4413      	add	r3, r2
 8007072:	3392      	adds	r3, #146	; 0x92
 8007074:	2202      	movs	r2, #2
 8007076:	701a      	strb	r2, [r3, #0]
            break;
 8007078:	e119      	b.n	80072ae <USBH_MSC_Process+0x4e6>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800707a:	7bbb      	ldrb	r3, [r7, #14]
 800707c:	2b04      	cmp	r3, #4
 800707e:	f040 8116 	bne.w	80072ae <USBH_MSC_Process+0x4e6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007088:	4619      	mov	r1, r3
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	2334      	movs	r3, #52	; 0x34
 800708e:	fb03 f301 	mul.w	r3, r3, r1
 8007092:	4413      	add	r3, r2
 8007094:	3390      	adds	r3, #144	; 0x90
 8007096:	2201      	movs	r2, #1
 8007098:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80070a0:	4619      	mov	r1, r3
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	2334      	movs	r3, #52	; 0x34
 80070a6:	fb03 f301 	mul.w	r3, r3, r1
 80070aa:	4413      	add	r3, r2
 80070ac:	3391      	adds	r3, #145	; 0x91
 80070ae:	2202      	movs	r2, #2
 80070b0:	701a      	strb	r2, [r3, #0]
            break;
 80070b2:	e0fc      	b.n	80072ae <USBH_MSC_Process+0x4e6>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80070ba:	b2d9      	uxtb	r1, r3
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80070c2:	461a      	mov	r2, r3
 80070c4:	2334      	movs	r3, #52	; 0x34
 80070c6:	fb03 f302 	mul.w	r3, r3, r2
 80070ca:	3390      	adds	r3, #144	; 0x90
 80070cc:	693a      	ldr	r2, [r7, #16]
 80070ce:	4413      	add	r3, r2
 80070d0:	3304      	adds	r3, #4
 80070d2:	461a      	mov	r2, r3
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 fea8 	bl	8007e2a <USBH_MSC_SCSI_ReadCapacity>
 80070da:	4603      	mov	r3, r0
 80070dc:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80070de:	7bfb      	ldrb	r3, [r7, #15]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d120      	bne.n	8007126 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80070ea:	4619      	mov	r1, r3
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	2334      	movs	r3, #52	; 0x34
 80070f0:	fb03 f301 	mul.w	r3, r3, r1
 80070f4:	4413      	add	r3, r2
 80070f6:	3390      	adds	r3, #144	; 0x90
 80070f8:	2201      	movs	r2, #1
 80070fa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007102:	4619      	mov	r1, r3
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	2334      	movs	r3, #52	; 0x34
 8007108:	fb03 f301 	mul.w	r3, r3, r1
 800710c:	4413      	add	r3, r2
 800710e:	3391      	adds	r3, #145	; 0x91
 8007110:	2200      	movs	r2, #0
 8007112:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800711a:	3301      	adds	r3, #1
 800711c:	b29a      	uxth	r2, r3
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8007124:	e0c5      	b.n	80072b2 <USBH_MSC_Process+0x4ea>
            else if (scsi_status == USBH_FAIL)
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	2b02      	cmp	r3, #2
 800712a:	d10c      	bne.n	8007146 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007132:	4619      	mov	r1, r3
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	2334      	movs	r3, #52	; 0x34
 8007138:	fb03 f301 	mul.w	r3, r3, r1
 800713c:	4413      	add	r3, r2
 800713e:	3390      	adds	r3, #144	; 0x90
 8007140:	2205      	movs	r2, #5
 8007142:	701a      	strb	r2, [r3, #0]
            break;
 8007144:	e0b5      	b.n	80072b2 <USBH_MSC_Process+0x4ea>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007146:	7bfb      	ldrb	r3, [r7, #15]
 8007148:	2b04      	cmp	r3, #4
 800714a:	f040 80b2 	bne.w	80072b2 <USBH_MSC_Process+0x4ea>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007154:	4619      	mov	r1, r3
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	2334      	movs	r3, #52	; 0x34
 800715a:	fb03 f301 	mul.w	r3, r3, r1
 800715e:	4413      	add	r3, r2
 8007160:	3390      	adds	r3, #144	; 0x90
 8007162:	2201      	movs	r2, #1
 8007164:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800716c:	4619      	mov	r1, r3
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	2334      	movs	r3, #52	; 0x34
 8007172:	fb03 f301 	mul.w	r3, r3, r1
 8007176:	4413      	add	r3, r2
 8007178:	3391      	adds	r3, #145	; 0x91
 800717a:	2202      	movs	r2, #2
 800717c:	701a      	strb	r2, [r3, #0]
            break;
 800717e:	e098      	b.n	80072b2 <USBH_MSC_Process+0x4ea>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007186:	b2d9      	uxtb	r1, r3
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800718e:	461a      	mov	r2, r3
 8007190:	2334      	movs	r3, #52	; 0x34
 8007192:	fb03 f302 	mul.w	r3, r3, r2
 8007196:	3398      	adds	r3, #152	; 0x98
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	4413      	add	r3, r2
 800719c:	3304      	adds	r3, #4
 800719e:	461a      	mov	r2, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 ff62 	bl	800806a <USBH_MSC_SCSI_RequestSense>
 80071a6:	4603      	mov	r3, r0
 80071a8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80071aa:	7bfb      	ldrb	r3, [r7, #15]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d145      	bne.n	800723c <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80071b6:	4619      	mov	r1, r3
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	2334      	movs	r3, #52	; 0x34
 80071bc:	fb03 f301 	mul.w	r3, r3, r1
 80071c0:	4413      	add	r3, r2
 80071c2:	339c      	adds	r3, #156	; 0x9c
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	2b06      	cmp	r3, #6
 80071c8:	d00c      	beq.n	80071e4 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80071d0:	4619      	mov	r1, r3
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	2334      	movs	r3, #52	; 0x34
 80071d6:	fb03 f301 	mul.w	r3, r3, r1
 80071da:	4413      	add	r3, r2
 80071dc:	339c      	adds	r3, #156	; 0x9c
 80071de:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d117      	bne.n	8007214 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d80c      	bhi.n	8007214 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007200:	4619      	mov	r1, r3
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	2334      	movs	r3, #52	; 0x34
 8007206:	fb03 f301 	mul.w	r3, r3, r1
 800720a:	4413      	add	r3, r2
 800720c:	3390      	adds	r3, #144	; 0x90
 800720e:	2202      	movs	r2, #2
 8007210:	701a      	strb	r2, [r3, #0]
                  break;
 8007212:	e051      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800721a:	4619      	mov	r1, r3
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	2334      	movs	r3, #52	; 0x34
 8007220:	fb03 f301 	mul.w	r3, r3, r1
 8007224:	4413      	add	r3, r2
 8007226:	3390      	adds	r3, #144	; 0x90
 8007228:	2201      	movs	r2, #1
 800722a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007232:	3301      	adds	r3, #1
 8007234:	b29a      	uxth	r2, r3
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800723c:	7bfb      	ldrb	r3, [r7, #15]
 800723e:	2b02      	cmp	r3, #2
 8007240:	d10c      	bne.n	800725c <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007248:	4619      	mov	r1, r3
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	2334      	movs	r3, #52	; 0x34
 800724e:	fb03 f301 	mul.w	r3, r3, r1
 8007252:	4413      	add	r3, r2
 8007254:	3390      	adds	r3, #144	; 0x90
 8007256:	2208      	movs	r2, #8
 8007258:	701a      	strb	r2, [r3, #0]
            break;
 800725a:	e02c      	b.n	80072b6 <USBH_MSC_Process+0x4ee>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800725c:	7bfb      	ldrb	r3, [r7, #15]
 800725e:	2b04      	cmp	r3, #4
 8007260:	d129      	bne.n	80072b6 <USBH_MSC_Process+0x4ee>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007268:	4619      	mov	r1, r3
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	2334      	movs	r3, #52	; 0x34
 800726e:	fb03 f301 	mul.w	r3, r3, r1
 8007272:	4413      	add	r3, r2
 8007274:	3390      	adds	r3, #144	; 0x90
 8007276:	2201      	movs	r2, #1
 8007278:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8007280:	4619      	mov	r1, r3
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	2334      	movs	r3, #52	; 0x34
 8007286:	fb03 f301 	mul.w	r3, r3, r1
 800728a:	4413      	add	r3, r2
 800728c:	3391      	adds	r3, #145	; 0x91
 800728e:	2202      	movs	r2, #2
 8007290:	701a      	strb	r2, [r3, #0]
            break;
 8007292:	e010      	b.n	80072b6 <USBH_MSC_Process+0x4ee>
            MSC_Handle->current_lun++;
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800729a:	3301      	adds	r3, #1
 800729c:	b29a      	uxth	r2, r3
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 80072a4:	e008      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            break;
 80072a6:	bf00      	nop
 80072a8:	e006      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            break;
 80072aa:	bf00      	nop
 80072ac:	e004      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            break;
 80072ae:	bf00      	nop
 80072b0:	e002      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            break;
 80072b2:	bf00      	nop
 80072b4:	e000      	b.n	80072b8 <USBH_MSC_Process+0x4f0>
            break;
 80072b6:	bf00      	nop
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2204      	movs	r2, #4
 80072bc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80072cc:	2300      	movs	r3, #0
 80072ce:	2200      	movs	r2, #0
 80072d0:	f002 ffd2 	bl	800a278 <osMessageQueuePut>
      break;
 80072d4:	e01e      	b.n	8007314 <USBH_MSC_Process+0x54c>
        MSC_Handle->current_lun = 0U;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	2200      	movs	r2, #0
 80072da:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	2201      	movs	r2, #1
 80072e2:	731a      	strb	r2, [r3, #12]
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2204      	movs	r2, #4
 80072e8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80072f8:	2300      	movs	r3, #0
 80072fa:	2200      	movs	r2, #0
 80072fc:	f002 ffbc 	bl	800a278 <osMessageQueuePut>
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007306:	2102      	movs	r1, #2
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	4798      	blx	r3
      break;
 800730c:	e002      	b.n	8007314 <USBH_MSC_Process+0x54c>
      error = USBH_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	75fb      	strb	r3, [r7, #23]
      break;
 8007312:	bf00      	nop
  }
  return error;
 8007314:	7dfb      	ldrb	r3, [r7, #23]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop

08007320 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b088      	sub	sp, #32
 800733a:	af02      	add	r7, sp, #8
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	460b      	mov	r3, r1
 8007340:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800734c:	2301      	movs	r3, #1
 800734e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8007350:	2301      	movs	r3, #1
 8007352:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8007354:	78fb      	ldrb	r3, [r7, #3]
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	2134      	movs	r1, #52	; 0x34
 800735a:	fb01 f303 	mul.w	r3, r1, r3
 800735e:	4413      	add	r3, r2
 8007360:	3390      	adds	r3, #144	; 0x90
 8007362:	781b      	ldrb	r3, [r3, #0]
 8007364:	2b06      	cmp	r3, #6
 8007366:	d005      	beq.n	8007374 <USBH_MSC_RdWrProcess+0x3e>
 8007368:	2b07      	cmp	r3, #7
 800736a:	d046      	beq.n	80073fa <USBH_MSC_RdWrProcess+0xc4>
 800736c:	2b05      	cmp	r3, #5
 800736e:	f000 8087 	beq.w	8007480 <USBH_MSC_RdWrProcess+0x14a>
#endif
#endif
      break;

    default:
      break;
 8007372:	e0cb      	b.n	800750c <USBH_MSC_RdWrProcess+0x1d6>
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8007374:	78f9      	ldrb	r1, [r7, #3]
 8007376:	2300      	movs	r3, #0
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	2300      	movs	r3, #0
 800737c:	2200      	movs	r2, #0
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 ff57 	bl	8008232 <USBH_MSC_SCSI_Read>
 8007384:	4603      	mov	r3, r0
 8007386:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 8007388:	7bfb      	ldrb	r3, [r7, #15]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10b      	bne.n	80073a6 <USBH_MSC_RdWrProcess+0x70>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	2134      	movs	r1, #52	; 0x34
 8007394:	fb01 f303 	mul.w	r3, r1, r3
 8007398:	4413      	add	r3, r2
 800739a:	3390      	adds	r3, #144	; 0x90
 800739c:	2201      	movs	r2, #1
 800739e:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	75fb      	strb	r3, [r7, #23]
 80073a4:	e01a      	b.n	80073dc <USBH_MSC_RdWrProcess+0xa6>
      else if (scsi_status == USBH_FAIL)
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d109      	bne.n	80073c0 <USBH_MSC_RdWrProcess+0x8a>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	2134      	movs	r1, #52	; 0x34
 80073b2:	fb01 f303 	mul.w	r3, r1, r3
 80073b6:	4413      	add	r3, r2
 80073b8:	3390      	adds	r3, #144	; 0x90
 80073ba:	2205      	movs	r2, #5
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	e00d      	b.n	80073dc <USBH_MSC_RdWrProcess+0xa6>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	2b04      	cmp	r3, #4
 80073c4:	d10a      	bne.n	80073dc <USBH_MSC_RdWrProcess+0xa6>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80073c6:	78fb      	ldrb	r3, [r7, #3]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	2134      	movs	r1, #52	; 0x34
 80073cc:	fb01 f303 	mul.w	r3, r1, r3
 80073d0:	4413      	add	r3, r2
 80073d2:	3390      	adds	r3, #144	; 0x90
 80073d4:	2208      	movs	r2, #8
 80073d6:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80073d8:	2302      	movs	r3, #2
 80073da:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2204      	movs	r2, #4
 80073e0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80073f0:	2300      	movs	r3, #0
 80073f2:	2200      	movs	r2, #0
 80073f4:	f002 ff40 	bl	800a278 <osMessageQueuePut>
      break;
 80073f8:	e088      	b.n	800750c <USBH_MSC_RdWrProcess+0x1d6>
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 80073fa:	78f9      	ldrb	r1, [r7, #3]
 80073fc:	2300      	movs	r3, #0
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	2300      	movs	r3, #0
 8007402:	2200      	movs	r2, #0
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 fea9 	bl	800815c <USBH_MSC_SCSI_Write>
 800740a:	4603      	mov	r3, r0
 800740c:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 800740e:	7bfb      	ldrb	r3, [r7, #15]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10b      	bne.n	800742c <USBH_MSC_RdWrProcess+0xf6>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8007414:	78fb      	ldrb	r3, [r7, #3]
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	2134      	movs	r1, #52	; 0x34
 800741a:	fb01 f303 	mul.w	r3, r1, r3
 800741e:	4413      	add	r3, r2
 8007420:	3390      	adds	r3, #144	; 0x90
 8007422:	2201      	movs	r2, #1
 8007424:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	75fb      	strb	r3, [r7, #23]
 800742a:	e01a      	b.n	8007462 <USBH_MSC_RdWrProcess+0x12c>
      else if (scsi_status == USBH_FAIL)
 800742c:	7bfb      	ldrb	r3, [r7, #15]
 800742e:	2b02      	cmp	r3, #2
 8007430:	d109      	bne.n	8007446 <USBH_MSC_RdWrProcess+0x110>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8007432:	78fb      	ldrb	r3, [r7, #3]
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	2134      	movs	r1, #52	; 0x34
 8007438:	fb01 f303 	mul.w	r3, r1, r3
 800743c:	4413      	add	r3, r2
 800743e:	3390      	adds	r3, #144	; 0x90
 8007440:	2205      	movs	r2, #5
 8007442:	701a      	strb	r2, [r3, #0]
 8007444:	e00d      	b.n	8007462 <USBH_MSC_RdWrProcess+0x12c>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	2b04      	cmp	r3, #4
 800744a:	d10a      	bne.n	8007462 <USBH_MSC_RdWrProcess+0x12c>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800744c:	78fb      	ldrb	r3, [r7, #3]
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	2134      	movs	r1, #52	; 0x34
 8007452:	fb01 f303 	mul.w	r3, r1, r3
 8007456:	4413      	add	r3, r2
 8007458:	3390      	adds	r3, #144	; 0x90
 800745a:	2208      	movs	r2, #8
 800745c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800745e:	2302      	movs	r3, #2
 8007460:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2204      	movs	r2, #4
 8007466:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007476:	2300      	movs	r3, #0
 8007478:	2200      	movs	r2, #0
 800747a:	f002 fefd 	bl	800a278 <osMessageQueuePut>
      break;
 800747e:	e045      	b.n	800750c <USBH_MSC_RdWrProcess+0x1d6>
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8007480:	78fb      	ldrb	r3, [r7, #3]
 8007482:	2234      	movs	r2, #52	; 0x34
 8007484:	fb02 f303 	mul.w	r3, r2, r3
 8007488:	3398      	adds	r3, #152	; 0x98
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	4413      	add	r3, r2
 800748e:	1d1a      	adds	r2, r3, #4
 8007490:	78fb      	ldrb	r3, [r7, #3]
 8007492:	4619      	mov	r1, r3
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fde8 	bl	800806a <USBH_MSC_SCSI_RequestSense>
 800749a:	4603      	mov	r3, r0
 800749c:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 800749e:	7bfb      	ldrb	r3, [r7, #15]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d113      	bne.n	80074cc <USBH_MSC_RdWrProcess+0x196>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80074a4:	78fb      	ldrb	r3, [r7, #3]
 80074a6:	693a      	ldr	r2, [r7, #16]
 80074a8:	2134      	movs	r1, #52	; 0x34
 80074aa:	fb01 f303 	mul.w	r3, r1, r3
 80074ae:	4413      	add	r3, r2
 80074b0:	3390      	adds	r3, #144	; 0x90
 80074b2:	2201      	movs	r2, #1
 80074b4:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 80074b6:	78fb      	ldrb	r3, [r7, #3]
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	2134      	movs	r1, #52	; 0x34
 80074bc:	fb01 f303 	mul.w	r3, r1, r3
 80074c0:	4413      	add	r3, r2
 80074c2:	3391      	adds	r3, #145	; 0x91
 80074c4:	2202      	movs	r2, #2
 80074c6:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 80074c8:	2302      	movs	r3, #2
 80074ca:	75fb      	strb	r3, [r7, #23]
      if (scsi_status == USBH_FAIL)
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
 80074ce:	2b02      	cmp	r3, #2
 80074d0:	d00d      	beq.n	80074ee <USBH_MSC_RdWrProcess+0x1b8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80074d2:	7bfb      	ldrb	r3, [r7, #15]
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d10a      	bne.n	80074ee <USBH_MSC_RdWrProcess+0x1b8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80074d8:	78fb      	ldrb	r3, [r7, #3]
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	2134      	movs	r1, #52	; 0x34
 80074de:	fb01 f303 	mul.w	r3, r1, r3
 80074e2:	4413      	add	r3, r2
 80074e4:	3390      	adds	r3, #144	; 0x90
 80074e6:	2208      	movs	r2, #8
 80074e8:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80074ea:	2302      	movs	r3, #2
 80074ec:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2204      	movs	r2, #4
 80074f2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007502:	2300      	movs	r3, #0
 8007504:	2200      	movs	r2, #0
 8007506:	f002 feb7 	bl	800a278 <osMessageQueuePut>
      break;
 800750a:	bf00      	nop

  }
  return error;
 800750c:	7dfb      	ldrb	r3, [r7, #23]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3718      	adds	r7, #24
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007516:	b480      	push	{r7}
 8007518:	b085      	sub	sp, #20
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
 800751e:	460b      	mov	r3, r1
 8007520:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b0b      	cmp	r3, #11
 8007534:	d10c      	bne.n	8007550 <USBH_MSC_UnitIsReady+0x3a>
 8007536:	78fb      	ldrb	r3, [r7, #3]
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	2134      	movs	r1, #52	; 0x34
 800753c:	fb01 f303 	mul.w	r3, r1, r3
 8007540:	4413      	add	r3, r2
 8007542:	3391      	adds	r3, #145	; 0x91
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d102      	bne.n	8007550 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800754a:	2301      	movs	r3, #1
 800754c:	73fb      	strb	r3, [r7, #15]
 800754e:	e001      	b.n	8007554 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 8007550:	2300      	movs	r3, #0
 8007552:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8007554:	7bfb      	ldrb	r3, [r7, #15]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b086      	sub	sp, #24
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	460b      	mov	r3, r1
 800756c:	607a      	str	r2, [r7, #4]
 800756e:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	b2db      	uxtb	r3, r3
 8007580:	2b0b      	cmp	r3, #11
 8007582:	d10d      	bne.n	80075a0 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8007584:	7afb      	ldrb	r3, [r7, #11]
 8007586:	2234      	movs	r2, #52	; 0x34
 8007588:	fb02 f303 	mul.w	r3, r2, r3
 800758c:	3390      	adds	r3, #144	; 0x90
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	4413      	add	r3, r2
 8007592:	2234      	movs	r2, #52	; 0x34
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f005 ff80 	bl	800d49c <memcpy>
    return USBH_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	e000      	b.n	80075a2 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 80075a0:	2302      	movs	r3, #2
  }
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b088      	sub	sp, #32
 80075ae:	af02      	add	r7, sp, #8
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	603b      	str	r3, [r7, #0]
 80075b6:	460b      	mov	r3, r1
 80075b8:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00e      	beq.n	80075ee <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80075d6:	2b0b      	cmp	r3, #11
 80075d8:	d109      	bne.n	80075ee <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80075da:	7afb      	ldrb	r3, [r7, #11]
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	2134      	movs	r1, #52	; 0x34
 80075e0:	fb01 f303 	mul.w	r3, r1, r3
 80075e4:	4413      	add	r3, r2
 80075e6:	3390      	adds	r3, #144	; 0x90
 80075e8:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d001      	beq.n	80075f2 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 80075ee:	2302      	movs	r3, #2
 80075f0:	e040      	b.n	8007674 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2206      	movs	r2, #6
 80075f6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 80075f8:	7afb      	ldrb	r3, [r7, #11]
 80075fa:	697a      	ldr	r2, [r7, #20]
 80075fc:	2134      	movs	r1, #52	; 0x34
 80075fe:	fb01 f303 	mul.w	r3, r1, r3
 8007602:	4413      	add	r3, r2
 8007604:	3390      	adds	r3, #144	; 0x90
 8007606:	2206      	movs	r2, #6
 8007608:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800760a:	7afb      	ldrb	r3, [r7, #11]
 800760c:	b29a      	uxth	r2, r3
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8007614:	7af9      	ldrb	r1, [r7, #11]
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f000 fe07 	bl	8008232 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800762a:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800762c:	e016      	b.n	800765c <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	1ad2      	subs	r2, r2, r3
 8007638:	6a3b      	ldr	r3, [r7, #32]
 800763a:	f242 7110 	movw	r1, #10000	; 0x2710
 800763e:	fb01 f303 	mul.w	r3, r1, r3
 8007642:	429a      	cmp	r2, r3
 8007644:	d805      	bhi.n	8007652 <USBH_MSC_Read+0xa8>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d104      	bne.n	800765c <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2201      	movs	r2, #1
 8007656:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8007658:	2302      	movs	r3, #2
 800765a:	e00b      	b.n	8007674 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800765c:	7afb      	ldrb	r3, [r7, #11]
 800765e:	4619      	mov	r1, r3
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f7ff fe68 	bl	8007336 <USBH_MSC_RdWrProcess>
 8007666:	4603      	mov	r3, r0
 8007668:	2b01      	cmp	r3, #1
 800766a:	d0e0      	beq.n	800762e <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2201      	movs	r2, #1
 8007670:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3718      	adds	r7, #24
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af02      	add	r7, sp, #8
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	607a      	str	r2, [r7, #4]
 8007686:	603b      	str	r3, [r7, #0]
 8007688:	460b      	mov	r3, r1
 800768a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00e      	beq.n	80076c0 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80076a8:	2b0b      	cmp	r3, #11
 80076aa:	d109      	bne.n	80076c0 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80076ac:	7afb      	ldrb	r3, [r7, #11]
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	2134      	movs	r1, #52	; 0x34
 80076b2:	fb01 f303 	mul.w	r3, r1, r3
 80076b6:	4413      	add	r3, r2
 80076b8:	3390      	adds	r3, #144	; 0x90
 80076ba:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d001      	beq.n	80076c4 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 80076c0:	2302      	movs	r3, #2
 80076c2:	e040      	b.n	8007746 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	2207      	movs	r2, #7
 80076c8:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 80076ca:	7afb      	ldrb	r3, [r7, #11]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	2134      	movs	r1, #52	; 0x34
 80076d0:	fb01 f303 	mul.w	r3, r1, r3
 80076d4:	4413      	add	r3, r2
 80076d6:	3390      	adds	r3, #144	; 0x90
 80076d8:	2207      	movs	r2, #7
 80076da:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80076dc:	7afb      	ldrb	r3, [r7, #11]
 80076de:	b29a      	uxth	r2, r3
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 80076e6:	7af9      	ldrb	r1, [r7, #11]
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 fd33 	bl	800815c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80076fc:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80076fe:	e016      	b.n	800772e <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	1ad2      	subs	r2, r2, r3
 800770a:	6a3b      	ldr	r3, [r7, #32]
 800770c:	f242 7110 	movw	r1, #10000	; 0x2710
 8007710:	fb01 f303 	mul.w	r3, r1, r3
 8007714:	429a      	cmp	r2, r3
 8007716:	d805      	bhi.n	8007724 <USBH_MSC_Write+0xa8>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800771e:	b2db      	uxtb	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	d104      	bne.n	800772e <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	2201      	movs	r2, #1
 8007728:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800772a:	2302      	movs	r3, #2
 800772c:	e00b      	b.n	8007746 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800772e:	7afb      	ldrb	r3, [r7, #11]
 8007730:	4619      	mov	r1, r3
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f7ff fdff 	bl	8007336 <USBH_MSC_RdWrProcess>
 8007738:	4603      	mov	r3, r0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d0e0      	beq.n	8007700 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2201      	movs	r2, #1
 8007742:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3718      	adds	r7, #24
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b082      	sub	sp, #8
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2221      	movs	r2, #33	; 0x21
 800775a:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	22ff      	movs	r2, #255	; 0xff
 8007760:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8007774:	2200      	movs	r2, #0
 8007776:	2100      	movs	r1, #0
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f001 ff82 	bl	8009682 <USBH_CtlReq>
 800777e:	4603      	mov	r3, r0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3708      	adds	r7, #8
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	22a1      	movs	r2, #161	; 0xa1
 8007796:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	22fe      	movs	r2, #254	; 0xfe
 800779c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 80077b0:	2201      	movs	r2, #1
 80077b2:	6839      	ldr	r1, [r7, #0]
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f001 ff64 	bl	8009682 <USBH_CtlReq>
 80077ba:	4603      	mov	r3, r0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3708      	adds	r7, #8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	4a09      	ldr	r2, [pc, #36]	; (8007800 <USBH_MSC_BOT_Init+0x3c>)
 80077da:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4a09      	ldr	r2, [pc, #36]	; (8007804 <USBH_MSC_BOT_Init+0x40>)
 80077e0:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2201      	movs	r2, #1
 80077e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3714      	adds	r7, #20
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr
 8007800:	43425355 	.word	0x43425355
 8007804:	20304050 	.word	0x20304050

08007808 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b088      	sub	sp, #32
 800780c:	af02      	add	r7, sp, #8
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8007814:	2301      	movs	r3, #1
 8007816:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8007818:	2301      	movs	r3, #1
 800781a:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800781c:	2301      	movs	r3, #1
 800781e:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007820:	2300      	movs	r3, #0
 8007822:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800782a:	69db      	ldr	r3, [r3, #28]
 800782c:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800782e:	2300      	movs	r3, #0
 8007830:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007838:	3b01      	subs	r3, #1
 800783a:	2b0a      	cmp	r3, #10
 800783c:	f200 822d 	bhi.w	8007c9a <USBH_MSC_BOT_Process+0x492>
 8007840:	a201      	add	r2, pc, #4	; (adr r2, 8007848 <USBH_MSC_BOT_Process+0x40>)
 8007842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007846:	bf00      	nop
 8007848:	08007875 	.word	0x08007875
 800784c:	0800789f 	.word	0x0800789f
 8007850:	0800795d 	.word	0x0800795d
 8007854:	0800797b 	.word	0x0800797b
 8007858:	08007a37 	.word	0x08007a37
 800785c:	08007a5b 	.word	0x08007a5b
 8007860:	08007b49 	.word	0x08007b49
 8007864:	08007b65 	.word	0x08007b65
 8007868:	08007bef 	.word	0x08007bef
 800786c:	08007c1f 	.word	0x08007c1f
 8007870:	08007c81 	.word	0x08007c81
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	78fa      	ldrb	r2, [r7, #3]
 8007878:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	2202      	movs	r2, #2
 8007880:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	795a      	ldrb	r2, [r3, #5]
 800788e:	2301      	movs	r3, #1
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	4613      	mov	r3, r2
 8007894:	221f      	movs	r2, #31
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f002 f9f3 	bl	8009c82 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800789c:	e20c      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	795b      	ldrb	r3, [r3, #5]
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f005 fcdb 	bl	800d260 <USBH_LL_GetURBState>
 80078aa:	4603      	mov	r3, r0
 80078ac:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80078ae:	7d3b      	ldrb	r3, [r7, #20]
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d126      	bne.n	8007902 <USBH_MSC_BOT_Process+0xfa>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00f      	beq.n	80078dc <USBH_MSC_BOT_Process+0xd4>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80078c2:	b25b      	sxtb	r3, r3
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	da04      	bge.n	80078d2 <USBH_MSC_BOT_Process+0xca>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	2203      	movs	r2, #3
 80078cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80078d0:	e008      	b.n	80078e4 <USBH_MSC_BOT_Process+0xdc>
          }
          else
          {
            /* Data Direction is OUT */
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	2205      	movs	r2, #5
 80078d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80078da:	e003      	b.n	80078e4 <USBH_MSC_BOT_Process+0xdc>
        }

        else
        {
          /* If there is NO Data Transfer Stage */
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	2207      	movs	r2, #7
 80078e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2202      	movs	r2, #2
 80078e8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80078f8:	2300      	movs	r3, #0
 80078fa:	2200      	movs	r2, #0
 80078fc:	f002 fcbc 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007900:	e1cd      	b.n	8007c9e <USBH_MSC_BOT_Process+0x496>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007902:	7d3b      	ldrb	r3, [r7, #20]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d112      	bne.n	800792e <USBH_MSC_BOT_Process+0x126>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2202      	movs	r2, #2
 8007914:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007924:	2300      	movs	r3, #0
 8007926:	2200      	movs	r2, #0
 8007928:	f002 fca6 	bl	800a278 <osMessageQueuePut>
      break;
 800792c:	e1b7      	b.n	8007c9e <USBH_MSC_BOT_Process+0x496>
        if (URB_Status == USBH_URB_STALL)
 800792e:	7d3b      	ldrb	r3, [r7, #20]
 8007930:	2b05      	cmp	r3, #5
 8007932:	f040 81b4 	bne.w	8007c9e <USBH_MSC_BOT_Process+0x496>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	220a      	movs	r2, #10
 800793a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          phost->os_msg = (uint32_t)USBH_URB_EVENT;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2202      	movs	r2, #2
 8007942:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007952:	2300      	movs	r3, #0
 8007954:	2200      	movs	r2, #0
 8007956:	f002 fc8f 	bl	800a278 <osMessageQueuePut>
      break;
 800795a:	e1a0      	b.n	8007c9e <USBH_MSC_BOT_Process+0x496>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	895a      	ldrh	r2, [r3, #10]
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	791b      	ldrb	r3, [r3, #4]
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f002 f9ae 	bl	8009ccc <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	2204      	movs	r2, #4
 8007974:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 8007978:	e19e      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	791b      	ldrb	r3, [r3, #4]
 800797e:	4619      	mov	r1, r3
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f005 fc6d 	bl	800d260 <USBH_LL_GetURBState>
 8007986:	4603      	mov	r3, r0
 8007988:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800798a:	7d3b      	ldrb	r3, [r7, #20]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d13b      	bne.n	8007a08 <USBH_MSC_BOT_Process+0x200>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	8952      	ldrh	r2, [r2, #10]
 8007998:	4293      	cmp	r3, r2
 800799a:	d910      	bls.n	80079be <USBH_MSC_BOT_Process+0x1b6>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	8952      	ldrh	r2, [r2, #10]
 80079a6:	441a      	add	r2, r3
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	8952      	ldrh	r2, [r2, #10]
 80079b6:	1a9a      	subs	r2, r3, r2
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80079bc:	e002      	b.n	80079c4 <USBH_MSC_BOT_Process+0x1bc>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	2200      	movs	r2, #0
 80079c2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00a      	beq.n	80079e2 <USBH_MSC_BOT_Process+0x1da>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	895a      	ldrh	r2, [r3, #10]
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	791b      	ldrb	r3, [r3, #4]
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f002 f976 	bl	8009ccc <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 80079e0:	e15f      	b.n	8007ca2 <USBH_MSC_BOT_Process+0x49a>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2207      	movs	r2, #7
 80079e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          phost->os_msg = (uint32_t)USBH_URB_EVENT;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2202      	movs	r2, #2
 80079ee:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80079fe:	2300      	movs	r3, #0
 8007a00:	2200      	movs	r2, #0
 8007a02:	f002 fc39 	bl	800a278 <osMessageQueuePut>
      break;
 8007a06:	e14c      	b.n	8007ca2 <USBH_MSC_BOT_Process+0x49a>
      else if (URB_Status == USBH_URB_STALL)
 8007a08:	7d3b      	ldrb	r3, [r7, #20]
 8007a0a:	2b05      	cmp	r3, #5
 8007a0c:	f040 8149 	bne.w	8007ca2 <USBH_MSC_BOT_Process+0x49a>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2209      	movs	r2, #9
 8007a14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2202      	movs	r2, #2
 8007a1c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f002 fc22 	bl	800a278 <osMessageQueuePut>
      break;
 8007a34:	e135      	b.n	8007ca2 <USBH_MSC_BOT_Process+0x49a>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	891a      	ldrh	r2, [r3, #8]
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	7958      	ldrb	r0, [r3, #5]
 8007a44:	2301      	movs	r3, #1
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	4603      	mov	r3, r0
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f002 f919 	bl	8009c82 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	2206      	movs	r2, #6
 8007a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8007a58:	e12e      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	795b      	ldrb	r3, [r3, #5]
 8007a5e:	4619      	mov	r1, r3
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f005 fbfd 	bl	800d260 <USBH_LL_GetURBState>
 8007a66:	4603      	mov	r3, r0
 8007a68:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8007a6a:	7d3b      	ldrb	r3, [r7, #20]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d13e      	bne.n	8007aee <USBH_MSC_BOT_Process+0x2e6>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a74:	693a      	ldr	r2, [r7, #16]
 8007a76:	8912      	ldrh	r2, [r2, #8]
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d910      	bls.n	8007a9e <USBH_MSC_BOT_Process+0x296>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	8912      	ldrh	r2, [r2, #8]
 8007a86:	441a      	add	r2, r3
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a92:	693a      	ldr	r2, [r7, #16]
 8007a94:	8912      	ldrh	r2, [r2, #8]
 8007a96:	1a9a      	subs	r2, r3, r2
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	65da      	str	r2, [r3, #92]	; 0x5c
 8007a9c:	e002      	b.n	8007aa4 <USBH_MSC_BOT_Process+0x29c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00d      	beq.n	8007ac8 <USBH_MSC_BOT_Process+0x2c0>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	891a      	ldrh	r2, [r3, #8]
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	7958      	ldrb	r0, [r3, #5]
 8007aba:	2301      	movs	r3, #1
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	4603      	mov	r3, r0
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f002 f8de 	bl	8009c82 <USBH_BulkSendData>
 8007ac6:	e003      	b.n	8007ad0 <USBH_MSC_BOT_Process+0x2c8>
                            MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);
        }
        else
        {
          /* If value was 0, and successful transfer, then change the state */
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	2207      	movs	r2, #7
 8007acc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2202      	movs	r2, #2
 8007ad4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f002 fbc6 	bl	800a278 <osMessageQueuePut>
#endif
      }
      else
      {
      }
      break;
 8007aec:	e0db      	b.n	8007ca6 <USBH_MSC_BOT_Process+0x49e>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007aee:	7d3b      	ldrb	r3, [r7, #20]
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d112      	bne.n	8007b1a <USBH_MSC_BOT_Process+0x312>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	2205      	movs	r2, #5
 8007af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2202      	movs	r2, #2
 8007b00:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007b10:	2300      	movs	r3, #0
 8007b12:	2200      	movs	r2, #0
 8007b14:	f002 fbb0 	bl	800a278 <osMessageQueuePut>
      break;
 8007b18:	e0c5      	b.n	8007ca6 <USBH_MSC_BOT_Process+0x49e>
      else if (URB_Status == USBH_URB_STALL)
 8007b1a:	7d3b      	ldrb	r3, [r7, #20]
 8007b1c:	2b05      	cmp	r3, #5
 8007b1e:	f040 80c2 	bne.w	8007ca6 <USBH_MSC_BOT_Process+0x49e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	220a      	movs	r2, #10
 8007b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2202      	movs	r2, #2
 8007b2e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007b3e:	2300      	movs	r3, #0
 8007b40:	2200      	movs	r2, #0
 8007b42:	f002 fb99 	bl	800a278 <osMessageQueuePut>
      break;
 8007b46:	e0ae      	b.n	8007ca6 <USBH_MSC_BOT_Process+0x49e>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	791b      	ldrb	r3, [r3, #4]
 8007b52:	220d      	movs	r2, #13
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f002 f8b9 	bl	8009ccc <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2208      	movs	r2, #8
 8007b5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8007b62:	e0a9      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	791b      	ldrb	r3, [r3, #4]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f005 fb78 	bl	800d260 <USBH_LL_GetURBState>
 8007b70:	4603      	mov	r3, r0
 8007b72:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8007b74:	7d3b      	ldrb	r3, [r7, #20]
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d123      	bne.n	8007bc2 <USBH_MSC_BOT_Process+0x3ba>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f8c6 	bl	8007d1c <USBH_MSC_DecodeCSW>
 8007b90:	4603      	mov	r3, r0
 8007b92:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8007b94:	7d7b      	ldrb	r3, [r7, #21]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d102      	bne.n	8007ba0 <USBH_MSC_BOT_Process+0x398>
        {
          status = USBH_OK;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	75fb      	strb	r3, [r7, #23]
 8007b9e:	e001      	b.n	8007ba4 <USBH_MSC_BOT_Process+0x39c>
        }
        else
        {
          status = USBH_FAIL;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	75fb      	strb	r3, [r7, #23]
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007bb8:	2300      	movs	r3, #0
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f002 fb5c 	bl	800a278 <osMessageQueuePut>
#endif
      }
      else
      {
      }
      break;
 8007bc0:	e073      	b.n	8007caa <USBH_MSC_BOT_Process+0x4a2>
      else if (URB_Status == USBH_URB_STALL)
 8007bc2:	7d3b      	ldrb	r3, [r7, #20]
 8007bc4:	2b05      	cmp	r3, #5
 8007bc6:	d170      	bne.n	8007caa <USBH_MSC_BOT_Process+0x4a2>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	2209      	movs	r2, #9
 8007bcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        phost->os_msg = (uint32_t)USBH_URB_EVENT;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007be4:	2300      	movs	r3, #0
 8007be6:	2200      	movs	r2, #0
 8007be8:	f002 fb46 	bl	800a278 <osMessageQueuePut>
      break;
 8007bec:	e05d      	b.n	8007caa <USBH_MSC_BOT_Process+0x4a2>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8007bee:	78fb      	ldrb	r3, [r7, #3]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f865 	bl	8007cc4 <USBH_MSC_BOT_Abort>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8007bfe:	7dbb      	ldrb	r3, [r7, #22]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d104      	bne.n	8007c0e <USBH_MSC_BOT_Process+0x406>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2207      	movs	r2, #7
 8007c08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8007c0c:	e04f      	b.n	8007cae <USBH_MSC_BOT_Process+0x4a6>
      else if (error == USBH_UNRECOVERED_ERROR)
 8007c0e:	7dbb      	ldrb	r3, [r7, #22]
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d14c      	bne.n	8007cae <USBH_MSC_BOT_Process+0x4a6>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	220b      	movs	r2, #11
 8007c18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8007c1c:	e047      	b.n	8007cae <USBH_MSC_BOT_Process+0x4a6>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8007c1e:	78fb      	ldrb	r3, [r7, #3]
 8007c20:	2201      	movs	r2, #1
 8007c22:	4619      	mov	r1, r3
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 f84d 	bl	8007cc4 <USBH_MSC_BOT_Abort>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8007c2e:	7dbb      	ldrb	r3, [r7, #22]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d11d      	bne.n	8007c70 <USBH_MSC_BOT_Process+0x468>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	795b      	ldrb	r3, [r3, #5]
 8007c38:	4619      	mov	r1, r3
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f005 fb6d 	bl	800d31a <USBH_LL_GetToggle>
 8007c40:	4603      	mov	r3, r0
 8007c42:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	7959      	ldrb	r1, [r3, #5]
 8007c48:	7bfb      	ldrb	r3, [r7, #15]
 8007c4a:	f1c3 0301 	rsb	r3, r3, #1
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	461a      	mov	r2, r3
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f005 fb2e 	bl	800d2b4 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	791b      	ldrb	r3, [r3, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	4619      	mov	r1, r3
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f005 fb27 	bl	800d2b4 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	2209      	movs	r2, #9
 8007c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 8007c6e:	e020      	b.n	8007cb2 <USBH_MSC_BOT_Process+0x4aa>
        if (error == USBH_UNRECOVERED_ERROR)
 8007c70:	7dbb      	ldrb	r3, [r7, #22]
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	d11d      	bne.n	8007cb2 <USBH_MSC_BOT_Process+0x4aa>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	220b      	movs	r2, #11
 8007c7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8007c7e:	e018      	b.n	8007cb2 <USBH_MSC_BOT_Process+0x4aa>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7ff fd64 	bl	800774e <USBH_MSC_BOT_REQ_Reset>
 8007c86:	4603      	mov	r3, r0
 8007c88:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8007c8a:	7dfb      	ldrb	r3, [r7, #23]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d112      	bne.n	8007cb6 <USBH_MSC_BOT_Process+0x4ae>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8007c98:	e00d      	b.n	8007cb6 <USBH_MSC_BOT_Process+0x4ae>

    default:
      break;
 8007c9a:	bf00      	nop
 8007c9c:	e00c      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007c9e:	bf00      	nop
 8007ca0:	e00a      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007ca2:	bf00      	nop
 8007ca4:	e008      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007ca6:	bf00      	nop
 8007ca8:	e006      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007caa:	bf00      	nop
 8007cac:	e004      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007cae:	bf00      	nop
 8007cb0:	e002      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007cb2:	bf00      	nop
 8007cb4:	e000      	b.n	8007cb8 <USBH_MSC_BOT_Process+0x4b0>
      break;
 8007cb6:	bf00      	nop
  }
  return status;
 8007cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop

08007cc4 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	460b      	mov	r3, r1
 8007cce:	70fb      	strb	r3, [r7, #3]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8007cd4:	2302      	movs	r3, #2
 8007cd6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007cde:	69db      	ldr	r3, [r3, #28]
 8007ce0:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8007ce2:	78bb      	ldrb	r3, [r7, #2]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <USBH_MSC_BOT_Abort+0x2a>
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d009      	beq.n	8007d00 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8007cec:	e011      	b.n	8007d12 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	79db      	ldrb	r3, [r3, #7]
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f001 fae4 	bl	80092c2 <USBH_ClrFeature>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	73fb      	strb	r3, [r7, #15]
      break;
 8007cfe:	e008      	b.n	8007d12 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	799b      	ldrb	r3, [r3, #6]
 8007d04:	4619      	mov	r1, r3
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f001 fadb 	bl	80092c2 <USBH_ClrFeature>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8007d10:	bf00      	nop
  }
  return status;
 8007d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d2a:	69db      	ldr	r3, [r3, #28]
 8007d2c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	791b      	ldrb	r3, [r3, #4]
 8007d36:	4619      	mov	r1, r3
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f005 f9ff 	bl	800d13c <USBH_LL_GetLastXferSize>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	2b0d      	cmp	r3, #13
 8007d42:	d002      	beq.n	8007d4a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8007d44:	2302      	movs	r3, #2
 8007d46:	73fb      	strb	r3, [r7, #15]
 8007d48:	e024      	b.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d4e:	4a14      	ldr	r2, [pc, #80]	; (8007da0 <USBH_MSC_DecodeCSW+0x84>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d11d      	bne.n	8007d90 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d119      	bne.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d102      	bne.n	8007d70 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	73fb      	strb	r3, [r7, #15]
 8007d6e:	e011      	b.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d102      	bne.n	8007d80 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	73fb      	strb	r3, [r7, #15]
 8007d7e:	e009      	b.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d104      	bne.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	73fb      	strb	r3, [r7, #15]
 8007d8e:	e001      	b.n	8007d94 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8007d90:	2302      	movs	r3, #2
 8007d92:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8007d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	53425355 	.word	0x53425355

08007da4 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8007db0:	2302      	movs	r3, #2
 8007db2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007dba:	69db      	ldr	r3, [r3, #28]
 8007dbc:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d002      	beq.n	8007dce <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d021      	beq.n	8007e10 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8007dcc:	e028      	b.n	8007e20 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	220a      	movs	r2, #10
 8007de0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	3363      	adds	r3, #99	; 0x63
 8007de8:	2210      	movs	r2, #16
 8007dea:	2100      	movs	r1, #0
 8007dec:	4618      	mov	r0, r3
 8007dee:	f005 fb60 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2202      	movs	r2, #2
 8007e06:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e0e:	e007      	b.n	8007e20 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8007e10:	78fb      	ldrb	r3, [r7, #3]
 8007e12:	4619      	mov	r1, r3
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f7ff fcf7 	bl	8007808 <USBH_MSC_BOT_Process>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e1e:	bf00      	nop
  }

  return error;
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}

08007e2a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8007e2a:	b580      	push	{r7, lr}
 8007e2c:	b086      	sub	sp, #24
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	60f8      	str	r0, [r7, #12]
 8007e32:	460b      	mov	r3, r1
 8007e34:	607a      	str	r2, [r7, #4]
 8007e36:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e42:	69db      	ldr	r3, [r3, #28]
 8007e44:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d002      	beq.n	8007e56 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d027      	beq.n	8007ea4 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8007e54:	e05f      	b.n	8007f16 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2208      	movs	r2, #8
 8007e5a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	2280      	movs	r2, #128	; 0x80
 8007e60:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	220a      	movs	r2, #10
 8007e68:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	3363      	adds	r3, #99	; 0x63
 8007e70:	2210      	movs	r2, #16
 8007e72:	2100      	movs	r1, #0
 8007e74:	4618      	mov	r0, r3
 8007e76:	f005 fb1c 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	2225      	movs	r2, #37	; 0x25
 8007e7e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	2201      	movs	r2, #1
 8007e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f103 0210 	add.w	r2, r3, #16
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	75fb      	strb	r3, [r7, #23]
      break;
 8007ea2:	e038      	b.n	8007f16 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8007ea4:	7afb      	ldrb	r3, [r7, #11]
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f7ff fcad 	bl	8007808 <USBH_MSC_BOT_Process>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d12d      	bne.n	8007f14 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ebe:	3303      	adds	r3, #3
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007eca:	3302      	adds	r3, #2
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	021b      	lsls	r3, r3, #8
 8007ed0:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ed8:	3301      	adds	r3, #1
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8007ede:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ee6:	781b      	ldrb	r3, [r3, #0]
 8007ee8:	061b      	lsls	r3, r3, #24
 8007eea:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ef6:	3307      	adds	r3, #7
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f02:	3306      	adds	r3, #6
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	021b      	lsls	r3, r3, #8
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	809a      	strh	r2, [r3, #4]
      break;
 8007f14:	bf00      	nop
  }

  return error;
 8007f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3718      	adds	r7, #24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	607a      	str	r2, [r7, #4]
 8007f2c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8007f2e:	2302      	movs	r3, #2
 8007f30:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d002      	beq.n	8007f4c <USBH_MSC_SCSI_Inquiry+0x2c>
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d03d      	beq.n	8007fc6 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8007f4a:	e089      	b.n	8008060 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	2224      	movs	r2, #36	; 0x24
 8007f50:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	2280      	movs	r2, #128	; 0x80
 8007f56:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	220a      	movs	r2, #10
 8007f5e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	3363      	adds	r3, #99	; 0x63
 8007f66:	220a      	movs	r2, #10
 8007f68:	2100      	movs	r1, #0
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f005 faa1 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	2212      	movs	r2, #18
 8007f74:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8007f78:	7afb      	ldrb	r3, [r7, #11]
 8007f7a:	015b      	lsls	r3, r3, #5
 8007f7c:	b2da      	uxtb	r2, r3
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	2224      	movs	r2, #36	; 0x24
 8007f98:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	2202      	movs	r2, #2
 8007fb0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	f103 0210 	add.w	r2, r3, #16
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	75fb      	strb	r3, [r7, #23]
      break;
 8007fc4:	e04c      	b.n	8008060 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8007fc6:	7afb      	ldrb	r3, [r7, #11]
 8007fc8:	4619      	mov	r1, r3
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f7ff fc1c 	bl	8007808 <USBH_MSC_BOT_Process>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d141      	bne.n	800805e <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8007fda:	2222      	movs	r2, #34	; 0x22
 8007fdc:	2100      	movs	r1, #0
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f005 fa67 	bl	800d4b2 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	f003 031f 	and.w	r3, r3, #31
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	095b      	lsrs	r3, r3, #5
 8008000:	b2da      	uxtb	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800800c:	3301      	adds	r3, #1
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	b25b      	sxtb	r3, r3
 8008012:	2b00      	cmp	r3, #0
 8008014:	da03      	bge.n	800801e <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2201      	movs	r2, #1
 800801a:	709a      	strb	r2, [r3, #2]
 800801c:	e002      	b.n	8008024 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	1cd8      	adds	r0, r3, #3
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800802e:	3308      	adds	r3, #8
 8008030:	2208      	movs	r2, #8
 8008032:	4619      	mov	r1, r3
 8008034:	f005 fa32 	bl	800d49c <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f103 000c 	add.w	r0, r3, #12
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008044:	3310      	adds	r3, #16
 8008046:	2210      	movs	r2, #16
 8008048:	4619      	mov	r1, r3
 800804a:	f005 fa27 	bl	800d49c <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	331d      	adds	r3, #29
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8008058:	3220      	adds	r2, #32
 800805a:	6812      	ldr	r2, [r2, #0]
 800805c:	601a      	str	r2, [r3, #0]
      break;
 800805e:	bf00      	nop
  }

  return error;
 8008060:	7dfb      	ldrb	r3, [r7, #23]
}
 8008062:	4618      	mov	r0, r3
 8008064:	3718      	adds	r7, #24
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b086      	sub	sp, #24
 800806e:	af00      	add	r7, sp, #0
 8008070:	60f8      	str	r0, [r7, #12]
 8008072:	460b      	mov	r3, r1
 8008074:	607a      	str	r2, [r7, #4]
 8008076:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8008078:	2302      	movs	r3, #2
 800807a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800808c:	2b01      	cmp	r3, #1
 800808e:	d002      	beq.n	8008096 <USBH_MSC_SCSI_RequestSense+0x2c>
 8008090:	2b02      	cmp	r3, #2
 8008092:	d03d      	beq.n	8008110 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8008094:	e05d      	b.n	8008152 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	220e      	movs	r2, #14
 800809a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	2280      	movs	r2, #128	; 0x80
 80080a0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	220a      	movs	r2, #10
 80080a8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	3363      	adds	r3, #99	; 0x63
 80080b0:	2210      	movs	r2, #16
 80080b2:	2100      	movs	r1, #0
 80080b4:	4618      	mov	r0, r3
 80080b6:	f005 f9fc 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	2203      	movs	r2, #3
 80080be:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 80080c2:	7afb      	ldrb	r3, [r7, #11]
 80080c4:	015b      	lsls	r3, r3, #5
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	220e      	movs	r2, #14
 80080e2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	2202      	movs	r2, #2
 80080fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	f103 0210 	add.w	r2, r3, #16
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800810a:	2301      	movs	r3, #1
 800810c:	75fb      	strb	r3, [r7, #23]
      break;
 800810e:	e020      	b.n	8008152 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008110:	7afb      	ldrb	r3, [r7, #11]
 8008112:	4619      	mov	r1, r3
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f7ff fb77 	bl	8007808 <USBH_MSC_BOT_Process>
 800811a:	4603      	mov	r3, r0
 800811c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800811e:	7dfb      	ldrb	r3, [r7, #23]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d115      	bne.n	8008150 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800812a:	3302      	adds	r3, #2
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	f003 030f 	and.w	r3, r3, #15
 8008132:	b2da      	uxtb	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800813e:	7b1a      	ldrb	r2, [r3, #12]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800814a:	7b5a      	ldrb	r2, [r3, #13]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	709a      	strb	r2, [r3, #2]
      break;
 8008150:	bf00      	nop
  }

  return error;
 8008152:	7dfb      	ldrb	r3, [r7, #23]
}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b086      	sub	sp, #24
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	607a      	str	r2, [r7, #4]
 8008166:	603b      	str	r3, [r7, #0]
 8008168:	460b      	mov	r3, r1
 800816a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800816c:	2302      	movs	r3, #2
 800816e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8008180:	2b01      	cmp	r3, #1
 8008182:	d002      	beq.n	800818a <USBH_MSC_SCSI_Write+0x2e>
 8008184:	2b02      	cmp	r3, #2
 8008186:	d047      	beq.n	8008218 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8008188:	e04e      	b.n	8008228 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8008190:	461a      	mov	r2, r3
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	fb03 f202 	mul.w	r2, r3, r2
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	220a      	movs	r2, #10
 80081a8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	3363      	adds	r3, #99	; 0x63
 80081b0:	2210      	movs	r2, #16
 80081b2:	2100      	movs	r1, #0
 80081b4:	4618      	mov	r0, r3
 80081b6:	f005 f97c 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	222a      	movs	r2, #42	; 0x2a
 80081be:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 80081c2:	79fa      	ldrb	r2, [r7, #7]
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 80081ca:	79ba      	ldrb	r2, [r7, #6]
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 80081d2:	797a      	ldrb	r2, [r7, #5]
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 80081da:	1d3b      	adds	r3, r7, #4
 80081dc:	781a      	ldrb	r2, [r3, #0]
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 80081e4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 80081ee:	f107 0320 	add.w	r3, r7, #32
 80081f2:	781a      	ldrb	r2, [r3, #0]
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	2202      	movs	r2, #2
 8008206:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	683a      	ldr	r2, [r7, #0]
 800820e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8008212:	2301      	movs	r3, #1
 8008214:	75fb      	strb	r3, [r7, #23]
      break;
 8008216:	e007      	b.n	8008228 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008218:	7afb      	ldrb	r3, [r7, #11]
 800821a:	4619      	mov	r1, r3
 800821c:	68f8      	ldr	r0, [r7, #12]
 800821e:	f7ff faf3 	bl	8007808 <USBH_MSC_BOT_Process>
 8008222:	4603      	mov	r3, r0
 8008224:	75fb      	strb	r3, [r7, #23]
      break;
 8008226:	bf00      	nop
  }

  return error;
 8008228:	7dfb      	ldrb	r3, [r7, #23]
}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8008232:	b580      	push	{r7, lr}
 8008234:	b086      	sub	sp, #24
 8008236:	af00      	add	r7, sp, #0
 8008238:	60f8      	str	r0, [r7, #12]
 800823a:	607a      	str	r2, [r7, #4]
 800823c:	603b      	str	r3, [r7, #0]
 800823e:	460b      	mov	r3, r1
 8008240:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8008242:	2302      	movs	r3, #2
 8008244:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8008256:	2b01      	cmp	r3, #1
 8008258:	d002      	beq.n	8008260 <USBH_MSC_SCSI_Read+0x2e>
 800825a:	2b02      	cmp	r3, #2
 800825c:	d047      	beq.n	80082ee <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800825e:	e04e      	b.n	80082fe <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8008266:	461a      	mov	r2, r3
 8008268:	6a3b      	ldr	r3, [r7, #32]
 800826a:	fb03 f202 	mul.w	r2, r3, r2
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	2280      	movs	r2, #128	; 0x80
 8008276:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	220a      	movs	r2, #10
 800827e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	3363      	adds	r3, #99	; 0x63
 8008286:	2210      	movs	r2, #16
 8008288:	2100      	movs	r1, #0
 800828a:	4618      	mov	r0, r3
 800828c:	f005 f911 	bl	800d4b2 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	2228      	movs	r2, #40	; 0x28
 8008294:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8008298:	79fa      	ldrb	r2, [r7, #7]
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 80082a0:	79ba      	ldrb	r2, [r7, #6]
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 80082a8:	797a      	ldrb	r2, [r7, #5]
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 80082b0:	1d3b      	adds	r3, r7, #4
 80082b2:	781a      	ldrb	r2, [r3, #0]
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 80082ba:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 80082c4:	f107 0320 	add.w	r3, r7, #32
 80082c8:	781a      	ldrb	r2, [r3, #0]
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	2202      	movs	r2, #2
 80082dc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	683a      	ldr	r2, [r7, #0]
 80082e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 80082e8:	2301      	movs	r3, #1
 80082ea:	75fb      	strb	r3, [r7, #23]
      break;
 80082ec:	e007      	b.n	80082fe <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 80082ee:	7afb      	ldrb	r3, [r7, #11]
 80082f0:	4619      	mov	r1, r3
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f7ff fa88 	bl	8007808 <USBH_MSC_BOT_Process>
 80082f8:	4603      	mov	r3, r0
 80082fa:	75fb      	strb	r3, [r7, #23]
      break;
 80082fc:	bf00      	nop
  }

  return error;
 80082fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008300:	4618      	mov	r0, r3
 8008302:	3718      	adds	r7, #24
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	4613      	mov	r3, r2
 8008314:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800831c:	2302      	movs	r3, #2
 800831e:	e044      	b.n	80083aa <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	79fa      	ldrb	r2, [r7, #7]
 8008324:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f000 f841 	bl	80083c0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d003      	beq.n	800836c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 800836c:	2200      	movs	r2, #0
 800836e:	2104      	movs	r1, #4
 8008370:	2010      	movs	r0, #16
 8008372:	f001 fefb 	bl	800a16c <osMessageQueueNew>
 8008376:	4602      	mov	r2, r0
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 800837e:	4b0d      	ldr	r3, [pc, #52]	; (80083b4 <USBH_Init+0xac>)
 8008380:	4a0d      	ldr	r2, [pc, #52]	; (80083b8 <USBH_Init+0xb0>)
 8008382:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8008384:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <USBH_Init+0xac>)
 8008386:	2280      	movs	r2, #128	; 0x80
 8008388:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 800838a:	4b0a      	ldr	r3, [pc, #40]	; (80083b4 <USBH_Init+0xac>)
 800838c:	2218      	movs	r2, #24
 800838e:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8008390:	4a08      	ldr	r2, [pc, #32]	; (80083b4 <USBH_Init+0xac>)
 8008392:	68f9      	ldr	r1, [r7, #12]
 8008394:	4809      	ldr	r0, [pc, #36]	; (80083bc <USBH_Init+0xb4>)
 8008396:	f001 fe15 	bl	8009fc4 <osThreadNew>
 800839a:	4602      	mov	r2, r0
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	f004 fe18 	bl	800cfd8 <USBH_LL_Init>

  return USBH_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	20004fd0 	.word	0x20004fd0
 80083b8:	0800d698 	.word	0x0800d698
 80083bc:	08009039 	.word	0x08009039

080083c0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80083cc:	2300      	movs	r3, #0
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	e009      	b.n	80083e6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	33e0      	adds	r3, #224	; 0xe0
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	4413      	add	r3, r2
 80083dc:	2200      	movs	r2, #0
 80083de:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	3301      	adds	r3, #1
 80083e4:	60fb      	str	r3, [r7, #12]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2b0e      	cmp	r3, #14
 80083ea:	d9f2      	bls.n	80083d2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80083ec:	2300      	movs	r3, #0
 80083ee:	60fb      	str	r3, [r7, #12]
 80083f0:	e009      	b.n	8008406 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80083fc:	2200      	movs	r2, #0
 80083fe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	3301      	adds	r3, #1
 8008404:	60fb      	str	r3, [r7, #12]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800840c:	d3f1      	bcc.n	80083f2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2201      	movs	r2, #1
 800841e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2240      	movs	r2, #64	; 0x40
 8008432:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008472:	2300      	movs	r3, #0
 8008474:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d016      	beq.n	80084aa <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008482:	2b00      	cmp	r3, #0
 8008484:	d10e      	bne.n	80084a4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800848c:	1c59      	adds	r1, r3, #1
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	33de      	adds	r3, #222	; 0xde
 8008498:	6839      	ldr	r1, [r7, #0]
 800849a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800849e:	2300      	movs	r3, #0
 80084a0:	73fb      	strb	r3, [r7, #15]
 80084a2:	e004      	b.n	80084ae <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80084a4:	2302      	movs	r3, #2
 80084a6:	73fb      	strb	r3, [r7, #15]
 80084a8:	e001      	b.n	80084ae <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80084aa:	2302      	movs	r3, #2
 80084ac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3714      	adds	r7, #20
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80084bc:	b480      	push	{r7}
 80084be:	b085      	sub	sp, #20
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	460b      	mov	r3, r1
 80084c6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80084c8:	2300      	movs	r3, #0
 80084ca:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80084d2:	78fa      	ldrb	r2, [r7, #3]
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d204      	bcs.n	80084e2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	78fa      	ldrb	r2, [r7, #3]
 80084dc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80084e0:	e001      	b.n	80084e6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80084e2:	2302      	movs	r3, #2
 80084e4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b087      	sub	sp, #28
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	4608      	mov	r0, r1
 80084fe:	4611      	mov	r1, r2
 8008500:	461a      	mov	r2, r3
 8008502:	4603      	mov	r3, r0
 8008504:	70fb      	strb	r3, [r7, #3]
 8008506:	460b      	mov	r3, r1
 8008508:	70bb      	strb	r3, [r7, #2]
 800850a:	4613      	mov	r3, r2
 800850c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800850e:	2300      	movs	r3, #0
 8008510:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8008512:	2300      	movs	r3, #0
 8008514:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800851c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800851e:	e025      	b.n	800856c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008520:	7dfb      	ldrb	r3, [r7, #23]
 8008522:	221a      	movs	r2, #26
 8008524:	fb02 f303 	mul.w	r3, r2, r3
 8008528:	3308      	adds	r3, #8
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	4413      	add	r3, r2
 800852e:	3302      	adds	r3, #2
 8008530:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	795b      	ldrb	r3, [r3, #5]
 8008536:	78fa      	ldrb	r2, [r7, #3]
 8008538:	429a      	cmp	r2, r3
 800853a:	d002      	beq.n	8008542 <USBH_FindInterface+0x4e>
 800853c:	78fb      	ldrb	r3, [r7, #3]
 800853e:	2bff      	cmp	r3, #255	; 0xff
 8008540:	d111      	bne.n	8008566 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008546:	78ba      	ldrb	r2, [r7, #2]
 8008548:	429a      	cmp	r2, r3
 800854a:	d002      	beq.n	8008552 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800854c:	78bb      	ldrb	r3, [r7, #2]
 800854e:	2bff      	cmp	r3, #255	; 0xff
 8008550:	d109      	bne.n	8008566 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008556:	787a      	ldrb	r2, [r7, #1]
 8008558:	429a      	cmp	r2, r3
 800855a:	d002      	beq.n	8008562 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800855c:	787b      	ldrb	r3, [r7, #1]
 800855e:	2bff      	cmp	r3, #255	; 0xff
 8008560:	d101      	bne.n	8008566 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008562:	7dfb      	ldrb	r3, [r7, #23]
 8008564:	e006      	b.n	8008574 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008566:	7dfb      	ldrb	r3, [r7, #23]
 8008568:	3301      	adds	r3, #1
 800856a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800856c:	7dfb      	ldrb	r3, [r7, #23]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d9d6      	bls.n	8008520 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008572:	23ff      	movs	r3, #255	; 0xff
}
 8008574:	4618      	mov	r0, r3
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr

08008580 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f004 fd61 	bl	800d050 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800858e:	2101      	movs	r1, #1
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f004 fe78 	bl	800d286 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b088      	sub	sp, #32
 80085a4:	af04      	add	r7, sp, #16
 80085a6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80085a8:	2302      	movs	r3, #2
 80085aa:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80085ac:	2300      	movs	r3, #0
 80085ae:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80085b0:	2201      	movs	r2, #1
 80085b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80085b6:	48bf      	ldr	r0, [pc, #764]	; (80088b4 <USBH_Process+0x314>)
 80085b8:	f7f9 f83e 	bl	8001638 <HAL_GPIO_WritePin>
  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d102      	bne.n	80085ce <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2203      	movs	r2, #3
 80085cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b0b      	cmp	r3, #11
 80085d6:	f200 823f 	bhi.w	8008a58 <USBH_Process+0x4b8>
 80085da:	a201      	add	r2, pc, #4	; (adr r2, 80085e0 <USBH_Process+0x40>)
 80085dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e0:	08008611 	.word	0x08008611
 80085e4:	0800865f 	.word	0x0800865f
 80085e8:	080086e3 	.word	0x080086e3
 80085ec:	080089d7 	.word	0x080089d7
 80085f0:	08008a59 	.word	0x08008a59
 80085f4:	080087a3 	.word	0x080087a3
 80085f8:	08008961 	.word	0x08008961
 80085fc:	080087f5 	.word	0x080087f5
 8008600:	08008831 	.word	0x08008831
 8008604:	0800886b 	.word	0x0800886b
 8008608:	080088b9 	.word	0x080088b9
 800860c:	080089bf 	.word	0x080089bf
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 821f 	beq.w	8008a5c <USBH_Process+0x4bc>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2201      	movs	r2, #1
 8008622:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008624:	20c8      	movs	r0, #200	; 0xc8
 8008626:	f004 feab 	bl	800d380 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f004 fd6b 	bl	800d106 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008654:	2300      	movs	r3, #0
 8008656:	2200      	movs	r2, #0
 8008658:	f001 fe0e 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      }
      break;
 800865c:	e1fe      	b.n	8008a5c <USBH_Process+0x4bc>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008664:	2b01      	cmp	r3, #1
 8008666:	d107      	bne.n	8008678 <USBH_Process+0xd8>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2202      	movs	r2, #2
 8008674:	701a      	strb	r2, [r3, #0]
 8008676:	e025      	b.n	80086c4 <USBH_Process+0x124>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800867e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008682:	d914      	bls.n	80086ae <USBH_Process+0x10e>
        {
          phost->device.RstCnt++;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800868a:	3301      	adds	r3, #1
 800868c:	b2da      	uxtb	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800869a:	2b03      	cmp	r3, #3
 800869c:	d903      	bls.n	80086a6 <USBH_Process+0x106>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	220d      	movs	r2, #13
 80086a2:	701a      	strb	r2, [r3, #0]
 80086a4:	e00e      	b.n	80086c4 <USBH_Process+0x124>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	701a      	strb	r2, [r3, #0]
 80086ac:	e00a      	b.n	80086c4 <USBH_Process+0x124>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80086b4:	f103 020a 	add.w	r2, r3, #10
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80086be:	200a      	movs	r0, #10
 80086c0:	f004 fe5e 	bl	800d380 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80086d8:	2300      	movs	r3, #0
 80086da:	2200      	movs	r2, #0
 80086dc:	f001 fdcc 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 80086e0:	e1c3      	b.n	8008a6a <USBH_Process+0x4ca>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <USBH_Process+0x158>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80086f2:	2104      	movs	r1, #4
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80086f8:	2064      	movs	r0, #100	; 0x64
 80086fa:	f004 fe41 	bl	800d380 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f004 fcdc 	bl	800d0bc <USBH_LL_GetSpeed>
 8008704:	4603      	mov	r3, r0
 8008706:	461a      	mov	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2205      	movs	r2, #5
 8008712:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008714:	2100      	movs	r1, #0
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f001 fb25 	bl	8009d66 <USBH_AllocPipe>
 800871c:	4603      	mov	r3, r0
 800871e:	461a      	mov	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008724:	2180      	movs	r1, #128	; 0x80
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 fb1d 	bl	8009d66 <USBH_AllocPipe>
 800872c:	4603      	mov	r3, r0
 800872e:	461a      	mov	r2, r3
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	7919      	ldrb	r1, [r3, #4]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008748:	b292      	uxth	r2, r2
 800874a:	9202      	str	r2, [sp, #8]
 800874c:	2200      	movs	r2, #0
 800874e:	9201      	str	r2, [sp, #4]
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	4603      	mov	r3, r0
 8008754:	2280      	movs	r2, #128	; 0x80
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f001 fad6 	bl	8009d08 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	7959      	ldrb	r1, [r3, #5]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008770:	b292      	uxth	r2, r2
 8008772:	9202      	str	r2, [sp, #8]
 8008774:	2200      	movs	r2, #0
 8008776:	9201      	str	r2, [sp, #4]
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	4603      	mov	r3, r0
 800877c:	2200      	movs	r2, #0
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f001 fac2 	bl	8009d08 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008798:	2300      	movs	r3, #0
 800879a:	2200      	movs	r2, #0
 800879c:	f001 fd6c 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 80087a0:	e163      	b.n	8008a6a <USBH_Process+0x4ca>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f966 	bl	8008a74 <USBH_HandleEnum>
 80087a8:	4603      	mov	r3, r0
 80087aa:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80087ac:	7bbb      	ldrb	r3, [r7, #14]
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f040 8155 	bne.w	8008a60 <USBH_Process+0x4c0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d103      	bne.n	80087d0 <USBH_Process+0x230>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2208      	movs	r2, #8
 80087cc:	701a      	strb	r2, [r3, #0]
 80087ce:	e002      	b.n	80087d6 <USBH_Process+0x236>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2207      	movs	r2, #7
 80087d4:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2205      	movs	r2, #5
 80087da:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80087ea:	2300      	movs	r3, #0
 80087ec:	2200      	movs	r2, #0
 80087ee:	f001 fd43 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      }
      break;
 80087f2:	e135      	b.n	8008a60 <USBH_Process+0x4c0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f000 8132 	beq.w	8008a64 <USBH_Process+0x4c4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008806:	2101      	movs	r1, #1
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2208      	movs	r2, #8
 8008810:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2205      	movs	r2, #5
 8008816:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008826:	2300      	movs	r3, #0
 8008828:	2200      	movs	r2, #0
 800882a:	f001 fd25 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 800882e:	e119      	b.n	8008a64 <USBH_Process+0x4c4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008836:	b29b      	uxth	r3, r3
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fcfa 	bl	8009234 <USBH_SetCfg>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d102      	bne.n	800884c <USBH_Process+0x2ac>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2209      	movs	r2, #9
 800884a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008860:	2300      	movs	r3, #0
 8008862:	2200      	movs	r2, #0
 8008864:	f001 fd08 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 8008868:	e0ff      	b.n	8008a6a <USBH_Process+0x4ca>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00a      	beq.n	800888e <USBH_Process+0x2ee>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8008878:	2101      	movs	r1, #1
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fcfd 	bl	800927a <USBH_SetFeature>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d106      	bne.n	8008894 <USBH_Process+0x2f4>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	220a      	movs	r2, #10
 800888a:	701a      	strb	r2, [r3, #0]
 800888c:	e002      	b.n	8008894 <USBH_Process+0x2f4>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	220a      	movs	r2, #10
 8008892:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80088a8:	2300      	movs	r3, #0
 80088aa:	2200      	movs	r2, #0
 80088ac:	f001 fce4 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 80088b0:	e0db      	b.n	8008a6a <USBH_Process+0x4ca>
 80088b2:	bf00      	nop
 80088b4:	40020c00 	.word	0x40020c00

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d03f      	beq.n	8008942 <USBH_Process+0x3a2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088ca:	2300      	movs	r3, #0
 80088cc:	73fb      	strb	r3, [r7, #15]
 80088ce:	e016      	b.n	80088fe <USBH_Process+0x35e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80088d0:	7bfa      	ldrb	r2, [r7, #15]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	32de      	adds	r2, #222	; 0xde
 80088d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088da:	791a      	ldrb	r2, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d108      	bne.n	80088f8 <USBH_Process+0x358>
          {
            phost->pActiveClass = phost->pClass[idx];
 80088e6:	7bfa      	ldrb	r2, [r7, #15]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	32de      	adds	r2, #222	; 0xde
 80088ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80088f6:	e005      	b.n	8008904 <USBH_Process+0x364>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
 80088fa:	3301      	adds	r3, #1
 80088fc:	73fb      	strb	r3, [r7, #15]
 80088fe:	7bfb      	ldrb	r3, [r7, #15]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d0e5      	beq.n	80088d0 <USBH_Process+0x330>
          }
        }

        if (phost->pActiveClass != NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800890a:	2b00      	cmp	r3, #0
 800890c:	d016      	beq.n	800893c <USBH_Process+0x39c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	4798      	blx	r3
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d109      	bne.n	8008934 <USBH_Process+0x394>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2206      	movs	r2, #6
 8008924:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800892c:	2103      	movs	r1, #3
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
 8008932:	e006      	b.n	8008942 <USBH_Process+0x3a2>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	220d      	movs	r2, #13
 8008938:	701a      	strb	r2, [r3, #0]
 800893a:	e002      	b.n	8008942 <USBH_Process+0x3a2>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	220d      	movs	r2, #13
 8008940:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2205      	movs	r2, #5
 8008946:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008956:	2300      	movs	r3, #0
 8008958:	2200      	movs	r2, #0
 800895a:	f001 fc8d 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 800895e:	e084      	b.n	8008a6a <USBH_Process+0x4ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008966:	2b00      	cmp	r3, #0
 8008968:	d017      	beq.n	800899a <USBH_Process+0x3fa>
      {
        status = phost->pActiveClass->Requests(phost);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008970:	691b      	ldr	r3, [r3, #16]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	4798      	blx	r3
 8008976:	4603      	mov	r3, r0
 8008978:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800897a:	7bbb      	ldrb	r3, [r7, #14]
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d103      	bne.n	800898a <USBH_Process+0x3ea>
        {
          phost->gState = HOST_CLASS;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	220b      	movs	r2, #11
 8008986:	701a      	strb	r2, [r3, #0]
 8008988:	e00a      	b.n	80089a0 <USBH_Process+0x400>
        }
        else if (status == USBH_FAIL)
 800898a:	7bbb      	ldrb	r3, [r7, #14]
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b02      	cmp	r3, #2
 8008990:	d106      	bne.n	80089a0 <USBH_Process+0x400>
        {
          phost->gState = HOST_ABORT_STATE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	220d      	movs	r2, #13
 8008996:	701a      	strb	r2, [r3, #0]
 8008998:	e002      	b.n	80089a0 <USBH_Process+0x400>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	220d      	movs	r2, #13
 800899e:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2205      	movs	r2, #5
 80089a4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80089b4:	2300      	movs	r3, #0
 80089b6:	2200      	movs	r2, #0
 80089b8:	f001 fc5e 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 80089bc:	e055      	b.n	8008a6a <USBH_Process+0x4ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d04f      	beq.n	8008a68 <USBH_Process+0x4c8>
      {
        phost->pActiveClass->BgndProcess(phost);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	4798      	blx	r3
      }
      break;
 80089d4:	e048      	b.n	8008a68 <USBH_Process+0x4c8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f7ff fcee 	bl	80083c0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d009      	beq.n	8008a02 <USBH_Process+0x462>
      {
        phost->pActiveClass->DeInit(phost);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d005      	beq.n	8008a18 <USBH_Process+0x478>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a12:	2105      	movs	r1, #5
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d107      	bne.n	8008a34 <USBH_Process+0x494>
      {
        phost->device.is_ReEnumerated = 0U;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff fda7 	bl	8008580 <USBH_Start>
 8008a32:	e002      	b.n	8008a3a <USBH_Process+0x49a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f004 fb0b 	bl	800d050 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008a4e:	2300      	movs	r3, #0
 8008a50:	2200      	movs	r2, #0
 8008a52:	f001 fc11 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      break;
 8008a56:	e008      	b.n	8008a6a <USBH_Process+0x4ca>

    case HOST_ABORT_STATE:
    default :
      break;
 8008a58:	bf00      	nop
 8008a5a:	e006      	b.n	8008a6a <USBH_Process+0x4ca>
      break;
 8008a5c:	bf00      	nop
 8008a5e:	e004      	b.n	8008a6a <USBH_Process+0x4ca>
      break;
 8008a60:	bf00      	nop
 8008a62:	e002      	b.n	8008a6a <USBH_Process+0x4ca>
    break;
 8008a64:	bf00      	nop
 8008a66:	e000      	b.n	8008a6a <USBH_Process+0x4ca>
      break;
 8008a68:	bf00      	nop
  }
  return USBH_OK;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b088      	sub	sp, #32
 8008a78:	af04      	add	r7, sp, #16
 8008a7a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a80:	2301      	movs	r3, #1
 8008a82:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	785b      	ldrb	r3, [r3, #1]
 8008a88:	2b07      	cmp	r3, #7
 8008a8a:	f200 8208 	bhi.w	8008e9e <USBH_HandleEnum+0x42a>
 8008a8e:	a201      	add	r2, pc, #4	; (adr r2, 8008a94 <USBH_HandleEnum+0x20>)
 8008a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a94:	08008ab5 	.word	0x08008ab5
 8008a98:	08008b73 	.word	0x08008b73
 8008a9c:	08008bdd 	.word	0x08008bdd
 8008aa0:	08008c6b 	.word	0x08008c6b
 8008aa4:	08008cd5 	.word	0x08008cd5
 8008aa8:	08008d45 	.word	0x08008d45
 8008aac:	08008de1 	.word	0x08008de1
 8008ab0:	08008e5f 	.word	0x08008e5f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008ab4:	2108      	movs	r1, #8
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 faec 	bl	8009094 <USBH_Get_DevDesc>
 8008abc:	4603      	mov	r3, r0
 8008abe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ac0:	7bbb      	ldrb	r3, [r7, #14]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d130      	bne.n	8008b28 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	7919      	ldrb	r1, [r3, #4]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008aea:	b292      	uxth	r2, r2
 8008aec:	9202      	str	r2, [sp, #8]
 8008aee:	2200      	movs	r2, #0
 8008af0:	9201      	str	r2, [sp, #4]
 8008af2:	9300      	str	r3, [sp, #0]
 8008af4:	4603      	mov	r3, r0
 8008af6:	2280      	movs	r2, #128	; 0x80
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f001 f905 	bl	8009d08 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	7959      	ldrb	r1, [r3, #5]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b12:	b292      	uxth	r2, r2
 8008b14:	9202      	str	r2, [sp, #8]
 8008b16:	2200      	movs	r2, #0
 8008b18:	9201      	str	r2, [sp, #4]
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2200      	movs	r2, #0
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f001 f8f1 	bl	8009d08 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b26:	e1bc      	b.n	8008ea2 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	f040 81b9 	bne.w	8008ea2 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b36:	3301      	adds	r3, #1
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b46:	2b03      	cmp	r3, #3
 8008b48:	d903      	bls.n	8008b52 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	220d      	movs	r2, #13
 8008b4e:	701a      	strb	r2, [r3, #0]
      break;
 8008b50:	e1a7      	b.n	8008ea2 <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	795b      	ldrb	r3, [r3, #5]
 8008b56:	4619      	mov	r1, r3
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f001 f925 	bl	8009da8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	791b      	ldrb	r3, [r3, #4]
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f001 f91f 	bl	8009da8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	701a      	strb	r2, [r3, #0]
      break;
 8008b70:	e197      	b.n	8008ea2 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b72:	2112      	movs	r1, #18
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 fa8d 	bl	8009094 <USBH_Get_DevDesc>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b7e:	7bbb      	ldrb	r3, [r7, #14]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d103      	bne.n	8008b8c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2202      	movs	r2, #2
 8008b88:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b8a:	e18c      	b.n	8008ea6 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b8c:	7bbb      	ldrb	r3, [r7, #14]
 8008b8e:	2b03      	cmp	r3, #3
 8008b90:	f040 8189 	bne.w	8008ea6 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d903      	bls.n	8008bb6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	220d      	movs	r2, #13
 8008bb2:	701a      	strb	r2, [r3, #0]
      break;
 8008bb4:	e177      	b.n	8008ea6 <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	795b      	ldrb	r3, [r3, #5]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f001 f8f3 	bl	8009da8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	791b      	ldrb	r3, [r3, #4]
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f001 f8ed 	bl	8009da8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	701a      	strb	r2, [r3, #0]
      break;
 8008bda:	e164      	b.n	8008ea6 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008bdc:	2101      	movs	r1, #1
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fb04 	bl	80091ec <USBH_SetAddress>
 8008be4:	4603      	mov	r3, r0
 8008be6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d132      	bne.n	8008c54 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008bee:	2002      	movs	r0, #2
 8008bf0:	f004 fbc6 	bl	800d380 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2203      	movs	r2, #3
 8008c00:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	7919      	ldrb	r1, [r3, #4]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c16:	b292      	uxth	r2, r2
 8008c18:	9202      	str	r2, [sp, #8]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	9201      	str	r2, [sp, #4]
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	4603      	mov	r3, r0
 8008c22:	2280      	movs	r2, #128	; 0x80
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f001 f86f 	bl	8009d08 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	7959      	ldrb	r1, [r3, #5]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c3e:	b292      	uxth	r2, r2
 8008c40:	9202      	str	r2, [sp, #8]
 8008c42:	2200      	movs	r2, #0
 8008c44:	9201      	str	r2, [sp, #4]
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f001 f85b 	bl	8009d08 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c52:	e12a      	b.n	8008eaa <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	f040 8127 	bne.w	8008eaa <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	220d      	movs	r2, #13
 8008c60:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	705a      	strb	r2, [r3, #1]
      break;
 8008c68:	e11f      	b.n	8008eaa <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c6a:	2109      	movs	r1, #9
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 fa39 	bl	80090e4 <USBH_Get_CfgDesc>
 8008c72:	4603      	mov	r3, r0
 8008c74:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c76:	7bbb      	ldrb	r3, [r7, #14]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d103      	bne.n	8008c84 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2204      	movs	r2, #4
 8008c80:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c82:	e114      	b.n	8008eae <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	f040 8111 	bne.w	8008eae <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c92:	3301      	adds	r3, #1
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ca2:	2b03      	cmp	r3, #3
 8008ca4:	d903      	bls.n	8008cae <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	220d      	movs	r2, #13
 8008caa:	701a      	strb	r2, [r3, #0]
      break;
 8008cac:	e0ff      	b.n	8008eae <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	795b      	ldrb	r3, [r3, #5]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f001 f877 	bl	8009da8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	791b      	ldrb	r3, [r3, #4]
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f001 f871 	bl	8009da8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	701a      	strb	r2, [r3, #0]
      break;
 8008cd2:	e0ec      	b.n	8008eae <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fa01 	bl	80090e4 <USBH_Get_CfgDesc>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ce6:	7bbb      	ldrb	r3, [r7, #14]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d103      	bne.n	8008cf4 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2205      	movs	r2, #5
 8008cf0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008cf2:	e0de      	b.n	8008eb2 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	2b03      	cmp	r3, #3
 8008cf8:	f040 80db 	bne.w	8008eb2 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d02:	3301      	adds	r3, #1
 8008d04:	b2da      	uxtb	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d12:	2b03      	cmp	r3, #3
 8008d14:	d903      	bls.n	8008d1e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	220d      	movs	r2, #13
 8008d1a:	701a      	strb	r2, [r3, #0]
      break;
 8008d1c:	e0c9      	b.n	8008eb2 <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	795b      	ldrb	r3, [r3, #5]
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 f83f 	bl	8009da8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	791b      	ldrb	r3, [r3, #4]
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f001 f839 	bl	8009da8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]
      break;
 8008d42:	e0b6      	b.n	8008eb2 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d036      	beq.n	8008dbc <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d5a:	23ff      	movs	r3, #255	; 0xff
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f000 f9e5 	bl	800912c <USBH_Get_StringDesc>
 8008d62:	4603      	mov	r3, r0
 8008d64:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d111      	bne.n	8008d90 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2206      	movs	r2, #6
 8008d70:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2205      	movs	r2, #5
 8008d76:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008d86:	2300      	movs	r3, #0
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f001 fa75 	bl	800a278 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008d8e:	e092      	b.n	8008eb6 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	2b03      	cmp	r3, #3
 8008d94:	f040 808f 	bne.w	8008eb6 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2206      	movs	r2, #6
 8008d9c:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2205      	movs	r2, #5
 8008da2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008db2:	2300      	movs	r3, #0
 8008db4:	2200      	movs	r2, #0
 8008db6:	f001 fa5f 	bl	800a278 <osMessageQueuePut>
      break;
 8008dba:	e07c      	b.n	8008eb6 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2206      	movs	r2, #6
 8008dc0:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2205      	movs	r2, #5
 8008dc6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f001 fa4d 	bl	800a278 <osMessageQueuePut>
      break;
 8008dde:	e06a      	b.n	8008eb6 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d027      	beq.n	8008e3a <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008df6:	23ff      	movs	r3, #255	; 0xff
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f997 	bl	800912c <USBH_Get_StringDesc>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e02:	7bbb      	ldrb	r3, [r7, #14]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d103      	bne.n	8008e10 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2207      	movs	r2, #7
 8008e0c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008e0e:	e054      	b.n	8008eba <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e10:	7bbb      	ldrb	r3, [r7, #14]
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d151      	bne.n	8008eba <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2207      	movs	r2, #7
 8008e1a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2205      	movs	r2, #5
 8008e20:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008e30:	2300      	movs	r3, #0
 8008e32:	2200      	movs	r2, #0
 8008e34:	f001 fa20 	bl	800a278 <osMessageQueuePut>
      break;
 8008e38:	e03f      	b.n	8008eba <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2207      	movs	r2, #7
 8008e3e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2205      	movs	r2, #5
 8008e44:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008e54:	2300      	movs	r3, #0
 8008e56:	2200      	movs	r2, #0
 8008e58:	f001 fa0e 	bl	800a278 <osMessageQueuePut>
      break;
 8008e5c:	e02d      	b.n	8008eba <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d017      	beq.n	8008e98 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e74:	23ff      	movs	r3, #255	; 0xff
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 f958 	bl	800912c <USBH_Get_StringDesc>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e80:	7bbb      	ldrb	r3, [r7, #14]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d102      	bne.n	8008e8c <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008e86:	2300      	movs	r3, #0
 8008e88:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008e8a:	e018      	b.n	8008ebe <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e8c:	7bbb      	ldrb	r3, [r7, #14]
 8008e8e:	2b03      	cmp	r3, #3
 8008e90:	d115      	bne.n	8008ebe <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	73fb      	strb	r3, [r7, #15]
      break;
 8008e96:	e012      	b.n	8008ebe <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e9c:	e00f      	b.n	8008ebe <USBH_HandleEnum+0x44a>

    default:
      break;
 8008e9e:	bf00      	nop
 8008ea0:	e00e      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008ea2:	bf00      	nop
 8008ea4:	e00c      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008ea6:	bf00      	nop
 8008ea8:	e00a      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008eaa:	bf00      	nop
 8008eac:	e008      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008eae:	bf00      	nop
 8008eb0:	e006      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008eb2:	bf00      	nop
 8008eb4:	e004      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008eb6:	bf00      	nop
 8008eb8:	e002      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008eba:	bf00      	nop
 8008ebc:	e000      	b.n	8008ec0 <USBH_HandleEnum+0x44c>
      break;
 8008ebe:	bf00      	nop
  }
  return Status;
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3710      	adds	r7, #16
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop

08008ecc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008ede:	bf00      	nop
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr

08008eea <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b082      	sub	sp, #8
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008ef8:	1c5a      	adds	r2, r3, #1
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 f804 	bl	8008f0e <USBH_HandleSof>
}
 8008f06:	bf00      	nop
 8008f08:	3708      	adds	r7, #8
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}

08008f0e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008f0e:	b580      	push	{r7, lr}
 8008f10:	b082      	sub	sp, #8
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2b0b      	cmp	r3, #11
 8008f1e:	d10a      	bne.n	8008f36 <USBH_HandleSof+0x28>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d005      	beq.n	8008f36 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f30:	699b      	ldr	r3, [r3, #24]
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	4798      	blx	r3
  }
}
 8008f36:	bf00      	nop
 8008f38:	3708      	adds	r7, #8
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b082      	sub	sp, #8
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008f62:	2300      	movs	r3, #0
 8008f64:	2200      	movs	r2, #0
 8008f66:	f001 f987 	bl	800a278 <osMessageQueuePut>
#endif
#endif

  return;
 8008f6a:	bf00      	nop
}
 8008f6c:	3708      	adds	r7, #8
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}

08008f72 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b083      	sub	sp, #12
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008f82:	bf00      	nop
}
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b082      	sub	sp, #8
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2201      	movs	r2, #1
 8008f9a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f001 f957 	bl	800a278 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3708      	adds	r7, #8
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f004 f846 	bl	800d086 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	791b      	ldrb	r3, [r3, #4]
 8008ffe:	4619      	mov	r1, r3
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 fed1 	bl	8009da8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	795b      	ldrb	r3, [r3, #5]
 800900a:	4619      	mov	r1, r3
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f000 fecb 	bl	8009da8 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2201      	movs	r2, #1
 8009016:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009026:	2300      	movs	r3, #0
 8009028:	2200      	movs	r2, #0
 800902a:	f001 f925 	bl	800a278 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800902e:	2300      	movs	r3, #0
}
 8009030:	4618      	mov	r0, r3
 8009032:	3708      	adds	r7, #8
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800904c:	f04f 33ff 	mov.w	r3, #4294967295
 8009050:	2200      	movs	r2, #0
 8009052:	f001 f985 	bl	800a360 <osMessageQueueGet>
 8009056:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1f0      	bne.n	8009040 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f7ff fa9e 	bl	80085a0 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8009064:	e7ec      	b.n	8009040 <USBH_Process_OS+0x8>

08009066 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009066:	b580      	push	{r7, lr}
 8009068:	b082      	sub	sp, #8
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2201      	movs	r2, #1
 8009072:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009082:	2300      	movs	r3, #0
 8009084:	2200      	movs	r2, #0
 8009086:	f001 f8f7 	bl	800a278 <osMessageQueuePut>
#endif

  return USBH_OK;
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af02      	add	r7, sp, #8
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	460b      	mov	r3, r1
 800909e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80090a6:	78fb      	ldrb	r3, [r7, #3]
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	4613      	mov	r3, r2
 80090ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80090b2:	2100      	movs	r1, #0
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 f864 	bl	8009182 <USBH_GetDescriptor>
 80090ba:	4603      	mov	r3, r0
 80090bc:	73fb      	strb	r3, [r7, #15]
 80090be:	7bfb      	ldrb	r3, [r7, #15]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d10a      	bne.n	80090da <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f203 3026 	addw	r0, r3, #806	; 0x326
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80090d0:	78fa      	ldrb	r2, [r7, #3]
 80090d2:	b292      	uxth	r2, r2
 80090d4:	4619      	mov	r1, r3
 80090d6:	f000 f918 	bl	800930a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80090da:	7bfb      	ldrb	r3, [r7, #15]
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b086      	sub	sp, #24
 80090e8:	af02      	add	r7, sp, #8
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	460b      	mov	r3, r1
 80090ee:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	331c      	adds	r3, #28
 80090f4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80090f6:	887b      	ldrh	r3, [r7, #2]
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009100:	2100      	movs	r1, #0
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 f83d 	bl	8009182 <USBH_GetDescriptor>
 8009108:	4603      	mov	r3, r0
 800910a:	72fb      	strb	r3, [r7, #11]
 800910c:	7afb      	ldrb	r3, [r7, #11]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d107      	bne.n	8009122 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009118:	887a      	ldrh	r2, [r7, #2]
 800911a:	68f9      	ldr	r1, [r7, #12]
 800911c:	4618      	mov	r0, r3
 800911e:	f000 f964 	bl	80093ea <USBH_ParseCfgDesc>
  }

  return status;
 8009122:	7afb      	ldrb	r3, [r7, #11]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b088      	sub	sp, #32
 8009130:	af02      	add	r7, sp, #8
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	607a      	str	r2, [r7, #4]
 8009136:	461a      	mov	r2, r3
 8009138:	460b      	mov	r3, r1
 800913a:	72fb      	strb	r3, [r7, #11]
 800913c:	4613      	mov	r3, r2
 800913e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8009140:	7afb      	ldrb	r3, [r7, #11]
 8009142:	b29b      	uxth	r3, r3
 8009144:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009148:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009150:	893b      	ldrh	r3, [r7, #8]
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	460b      	mov	r3, r1
 8009156:	2100      	movs	r1, #0
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 f812 	bl	8009182 <USBH_GetDescriptor>
 800915e:	4603      	mov	r3, r0
 8009160:	75fb      	strb	r3, [r7, #23]
 8009162:	7dfb      	ldrb	r3, [r7, #23]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d107      	bne.n	8009178 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800916e:	893a      	ldrh	r2, [r7, #8]
 8009170:	6879      	ldr	r1, [r7, #4]
 8009172:	4618      	mov	r0, r3
 8009174:	f000 fa37 	bl	80095e6 <USBH_ParseStringDesc>
  }

  return status;
 8009178:	7dfb      	ldrb	r3, [r7, #23]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3718      	adds	r7, #24
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	60f8      	str	r0, [r7, #12]
 800918a:	607b      	str	r3, [r7, #4]
 800918c:	460b      	mov	r3, r1
 800918e:	72fb      	strb	r3, [r7, #11]
 8009190:	4613      	mov	r3, r2
 8009192:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	789b      	ldrb	r3, [r3, #2]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d11c      	bne.n	80091d6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800919c:	7afb      	ldrb	r3, [r7, #11]
 800919e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80091a2:	b2da      	uxtb	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2206      	movs	r2, #6
 80091ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	893a      	ldrh	r2, [r7, #8]
 80091b2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80091b4:	893b      	ldrh	r3, [r7, #8]
 80091b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80091ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091be:	d104      	bne.n	80091ca <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f240 4209 	movw	r2, #1033	; 0x409
 80091c6:	829a      	strh	r2, [r3, #20]
 80091c8:	e002      	b.n	80091d0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	8b3a      	ldrh	r2, [r7, #24]
 80091d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80091d6:	8b3b      	ldrh	r3, [r7, #24]
 80091d8:	461a      	mov	r2, r3
 80091da:	6879      	ldr	r1, [r7, #4]
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	f000 fa50 	bl	8009682 <USBH_CtlReq>
 80091e2:	4603      	mov	r3, r0
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	460b      	mov	r3, r1
 80091f6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	789b      	ldrb	r3, [r3, #2]
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d10f      	bne.n	8009220 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2205      	movs	r2, #5
 800920a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	b29a      	uxth	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009220:	2200      	movs	r2, #0
 8009222:	2100      	movs	r1, #0
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 fa2c 	bl	8009682 <USBH_CtlReq>
 800922a:	4603      	mov	r3, r0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3708      	adds	r7, #8
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	789b      	ldrb	r3, [r3, #2]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d10e      	bne.n	8009266 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2209      	movs	r2, #9
 8009252:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	887a      	ldrh	r2, [r7, #2]
 8009258:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009266:	2200      	movs	r2, #0
 8009268:	2100      	movs	r1, #0
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 fa09 	bl	8009682 <USBH_CtlReq>
 8009270:	4603      	mov	r3, r0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b082      	sub	sp, #8
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
 8009282:	460b      	mov	r3, r1
 8009284:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	789b      	ldrb	r3, [r3, #2]
 800928a:	2b01      	cmp	r3, #1
 800928c:	d10f      	bne.n	80092ae <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2203      	movs	r2, #3
 8009298:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800929a:	78fb      	ldrb	r3, [r7, #3]
 800929c:	b29a      	uxth	r2, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80092ae:	2200      	movs	r2, #0
 80092b0:	2100      	movs	r1, #0
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 f9e5 	bl	8009682 <USBH_CtlReq>
 80092b8:	4603      	mov	r3, r0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3708      	adds	r7, #8
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b082      	sub	sp, #8
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
 80092ca:	460b      	mov	r3, r1
 80092cc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	789b      	ldrb	r3, [r3, #2]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d10f      	bne.n	80092f6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2202      	movs	r2, #2
 80092da:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80092e8:	78fb      	ldrb	r3, [r7, #3]
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80092f6:	2200      	movs	r2, #0
 80092f8:	2100      	movs	r1, #0
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 f9c1 	bl	8009682 <USBH_CtlReq>
 8009300:	4603      	mov	r3, r0
}
 8009302:	4618      	mov	r0, r3
 8009304:	3708      	adds	r7, #8
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}

0800930a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800930a:	b480      	push	{r7}
 800930c:	b085      	sub	sp, #20
 800930e:	af00      	add	r7, sp, #0
 8009310:	60f8      	str	r0, [r7, #12]
 8009312:	60b9      	str	r1, [r7, #8]
 8009314:	4613      	mov	r3, r2
 8009316:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	781a      	ldrb	r2, [r3, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	785a      	ldrb	r2, [r3, #1]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	3302      	adds	r3, #2
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	b29a      	uxth	r2, r3
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	3303      	adds	r3, #3
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	021b      	lsls	r3, r3, #8
 800933a:	b29b      	uxth	r3, r3
 800933c:	4313      	orrs	r3, r2
 800933e:	b29a      	uxth	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	791a      	ldrb	r2, [r3, #4]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	795a      	ldrb	r2, [r3, #5]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	799a      	ldrb	r2, [r3, #6]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	79da      	ldrb	r2, [r3, #7]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8009364:	88fb      	ldrh	r3, [r7, #6]
 8009366:	2b08      	cmp	r3, #8
 8009368:	d939      	bls.n	80093de <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	3308      	adds	r3, #8
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	b29a      	uxth	r2, r3
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	3309      	adds	r3, #9
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	b29b      	uxth	r3, r3
 800937a:	021b      	lsls	r3, r3, #8
 800937c:	b29b      	uxth	r3, r3
 800937e:	4313      	orrs	r3, r2
 8009380:	b29a      	uxth	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	330a      	adds	r3, #10
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	b29a      	uxth	r2, r3
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	330b      	adds	r3, #11
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	b29b      	uxth	r3, r3
 8009396:	021b      	lsls	r3, r3, #8
 8009398:	b29b      	uxth	r3, r3
 800939a:	4313      	orrs	r3, r2
 800939c:	b29a      	uxth	r2, r3
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	330c      	adds	r3, #12
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	b29a      	uxth	r2, r3
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	330d      	adds	r3, #13
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	021b      	lsls	r3, r3, #8
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	4313      	orrs	r3, r2
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	7b9a      	ldrb	r2, [r3, #14]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	7bda      	ldrb	r2, [r3, #15]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	7c1a      	ldrb	r2, [r3, #16]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	7c5a      	ldrb	r2, [r3, #17]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	745a      	strb	r2, [r3, #17]
  }
}
 80093de:	bf00      	nop
 80093e0:	3714      	adds	r7, #20
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr

080093ea <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b08a      	sub	sp, #40	; 0x28
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	60f8      	str	r0, [r7, #12]
 80093f2:	60b9      	str	r1, [r7, #8]
 80093f4:	4613      	mov	r3, r2
 80093f6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80093fc:	2300      	movs	r3, #0
 80093fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8009402:	2300      	movs	r3, #0
 8009404:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	781a      	ldrb	r2, [r3, #0]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	785a      	ldrb	r2, [r3, #1]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	3302      	adds	r3, #2
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	b29a      	uxth	r2, r3
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	3303      	adds	r3, #3
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	b29b      	uxth	r3, r3
 800942c:	021b      	lsls	r3, r3, #8
 800942e:	b29b      	uxth	r3, r3
 8009430:	4313      	orrs	r3, r2
 8009432:	b29a      	uxth	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	791a      	ldrb	r2, [r3, #4]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	795a      	ldrb	r2, [r3, #5]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	799a      	ldrb	r2, [r3, #6]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	79da      	ldrb	r2, [r3, #7]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	7a1a      	ldrb	r2, [r3, #8]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009460:	88fb      	ldrh	r3, [r7, #6]
 8009462:	2b09      	cmp	r3, #9
 8009464:	d95f      	bls.n	8009526 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8009466:	2309      	movs	r3, #9
 8009468:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800946a:	2300      	movs	r3, #0
 800946c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800946e:	e051      	b.n	8009514 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009470:	f107 0316 	add.w	r3, r7, #22
 8009474:	4619      	mov	r1, r3
 8009476:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009478:	f000 f8e8 	bl	800964c <USBH_GetNextDesc>
 800947c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	785b      	ldrb	r3, [r3, #1]
 8009482:	2b04      	cmp	r3, #4
 8009484:	d146      	bne.n	8009514 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8009486:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800948a:	221a      	movs	r2, #26
 800948c:	fb02 f303 	mul.w	r3, r2, r3
 8009490:	3308      	adds	r3, #8
 8009492:	68fa      	ldr	r2, [r7, #12]
 8009494:	4413      	add	r3, r2
 8009496:	3302      	adds	r3, #2
 8009498:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800949a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800949c:	69f8      	ldr	r0, [r7, #28]
 800949e:	f000 f846 	bl	800952e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80094a8:	2300      	movs	r3, #0
 80094aa:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094ac:	e022      	b.n	80094f4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80094ae:	f107 0316 	add.w	r3, r7, #22
 80094b2:	4619      	mov	r1, r3
 80094b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80094b6:	f000 f8c9 	bl	800964c <USBH_GetNextDesc>
 80094ba:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80094bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094be:	785b      	ldrb	r3, [r3, #1]
 80094c0:	2b05      	cmp	r3, #5
 80094c2:	d117      	bne.n	80094f4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80094c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80094c8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80094cc:	3201      	adds	r2, #1
 80094ce:	00d2      	lsls	r2, r2, #3
 80094d0:	211a      	movs	r1, #26
 80094d2:	fb01 f303 	mul.w	r3, r1, r3
 80094d6:	4413      	add	r3, r2
 80094d8:	3308      	adds	r3, #8
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	4413      	add	r3, r2
 80094de:	3304      	adds	r3, #4
 80094e0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80094e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094e4:	69b8      	ldr	r0, [r7, #24]
 80094e6:	f000 f851 	bl	800958c <USBH_ParseEPDesc>
            ep_ix++;
 80094ea:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80094ee:	3301      	adds	r3, #1
 80094f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	791b      	ldrb	r3, [r3, #4]
 80094f8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d204      	bcs.n	800950a <USBH_ParseCfgDesc+0x120>
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	885a      	ldrh	r2, [r3, #2]
 8009504:	8afb      	ldrh	r3, [r7, #22]
 8009506:	429a      	cmp	r2, r3
 8009508:	d8d1      	bhi.n	80094ae <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800950a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800950e:	3301      	adds	r3, #1
 8009510:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009514:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009518:	2b01      	cmp	r3, #1
 800951a:	d804      	bhi.n	8009526 <USBH_ParseCfgDesc+0x13c>
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	885a      	ldrh	r2, [r3, #2]
 8009520:	8afb      	ldrh	r3, [r7, #22]
 8009522:	429a      	cmp	r2, r3
 8009524:	d8a4      	bhi.n	8009470 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8009526:	bf00      	nop
 8009528:	3728      	adds	r7, #40	; 0x28
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}

0800952e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800952e:	b480      	push	{r7}
 8009530:	b083      	sub	sp, #12
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
 8009536:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	781a      	ldrb	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	785a      	ldrb	r2, [r3, #1]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	789a      	ldrb	r2, [r3, #2]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	78da      	ldrb	r2, [r3, #3]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	791a      	ldrb	r2, [r3, #4]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	795a      	ldrb	r2, [r3, #5]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	799a      	ldrb	r2, [r3, #6]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	79da      	ldrb	r2, [r3, #7]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	7a1a      	ldrb	r2, [r3, #8]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	721a      	strb	r2, [r3, #8]
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	781a      	ldrb	r2, [r3, #0]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	785a      	ldrb	r2, [r3, #1]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	789a      	ldrb	r2, [r3, #2]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	78da      	ldrb	r2, [r3, #3]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	3304      	adds	r3, #4
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	b29a      	uxth	r2, r3
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	3305      	adds	r3, #5
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	021b      	lsls	r3, r3, #8
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	4313      	orrs	r3, r2
 80095cc:	b29a      	uxth	r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	799a      	ldrb	r2, [r3, #6]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	719a      	strb	r2, [r3, #6]
}
 80095da:	bf00      	nop
 80095dc:	370c      	adds	r7, #12
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b087      	sub	sp, #28
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	4613      	mov	r3, r2
 80095f2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	3301      	adds	r3, #1
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	2b03      	cmp	r3, #3
 80095fc:	d120      	bne.n	8009640 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	1e9a      	subs	r2, r3, #2
 8009604:	88fb      	ldrh	r3, [r7, #6]
 8009606:	4293      	cmp	r3, r2
 8009608:	bf28      	it	cs
 800960a:	4613      	movcs	r3, r2
 800960c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	3302      	adds	r3, #2
 8009612:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009614:	2300      	movs	r3, #0
 8009616:	82fb      	strh	r3, [r7, #22]
 8009618:	e00b      	b.n	8009632 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800961a:	8afb      	ldrh	r3, [r7, #22]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4413      	add	r3, r2
 8009620:	781a      	ldrb	r2, [r3, #0]
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	3301      	adds	r3, #1
 800962a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800962c:	8afb      	ldrh	r3, [r7, #22]
 800962e:	3302      	adds	r3, #2
 8009630:	82fb      	strh	r3, [r7, #22]
 8009632:	8afa      	ldrh	r2, [r7, #22]
 8009634:	8abb      	ldrh	r3, [r7, #20]
 8009636:	429a      	cmp	r2, r3
 8009638:	d3ef      	bcc.n	800961a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	2200      	movs	r2, #0
 800963e:	701a      	strb	r2, [r3, #0]
  }
}
 8009640:	bf00      	nop
 8009642:	371c      	adds	r7, #28
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800964c:	b480      	push	{r7}
 800964e:	b085      	sub	sp, #20
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	881a      	ldrh	r2, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	b29b      	uxth	r3, r3
 8009660:	4413      	add	r3, r2
 8009662:	b29a      	uxth	r2, r3
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4413      	add	r3, r2
 8009672:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009674:	68fb      	ldr	r3, [r7, #12]
}
 8009676:	4618      	mov	r0, r3
 8009678:	3714      	adds	r7, #20
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b086      	sub	sp, #24
 8009686:	af00      	add	r7, sp, #0
 8009688:	60f8      	str	r0, [r7, #12]
 800968a:	60b9      	str	r1, [r7, #8]
 800968c:	4613      	mov	r3, r2
 800968e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009690:	2301      	movs	r3, #1
 8009692:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	789b      	ldrb	r3, [r3, #2]
 8009698:	2b01      	cmp	r3, #1
 800969a:	d002      	beq.n	80096a2 <USBH_CtlReq+0x20>
 800969c:	2b02      	cmp	r3, #2
 800969e:	d01d      	beq.n	80096dc <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 80096a0:	e043      	b.n	800972a <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	68ba      	ldr	r2, [r7, #8]
 80096a6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	88fa      	ldrh	r2, [r7, #6]
 80096ac:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2201      	movs	r2, #1
 80096b2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2202      	movs	r2, #2
 80096b8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80096ba:	2301      	movs	r3, #1
 80096bc:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2203      	movs	r2, #3
 80096c2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80096d2:	2300      	movs	r3, #0
 80096d4:	2200      	movs	r2, #0
 80096d6:	f000 fdcf 	bl	800a278 <osMessageQueuePut>
      break;
 80096da:	e026      	b.n	800972a <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 80096dc:	68f8      	ldr	r0, [r7, #12]
 80096de:	f000 f829 	bl	8009734 <USBH_HandleControl>
 80096e2:	4603      	mov	r3, r0
 80096e4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80096e6:	7dfb      	ldrb	r3, [r7, #23]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <USBH_CtlReq+0x70>
 80096ec:	7dfb      	ldrb	r3, [r7, #23]
 80096ee:	2b03      	cmp	r3, #3
 80096f0:	d106      	bne.n	8009700 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2201      	movs	r2, #1
 80096f6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	761a      	strb	r2, [r3, #24]
 80096fe:	e005      	b.n	800970c <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 8009700:	7dfb      	ldrb	r3, [r7, #23]
 8009702:	2b02      	cmp	r3, #2
 8009704:	d102      	bne.n	800970c <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	2201      	movs	r2, #1
 800970a:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2203      	movs	r2, #3
 8009710:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009720:	2300      	movs	r3, #0
 8009722:	2200      	movs	r2, #0
 8009724:	f000 fda8 	bl	800a278 <osMessageQueuePut>
      break;
 8009728:	bf00      	nop
  }
  return status;
 800972a:	7dfb      	ldrb	r3, [r7, #23]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3718      	adds	r7, #24
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b086      	sub	sp, #24
 8009738:	af02      	add	r7, sp, #8
 800973a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800973c:	2301      	movs	r3, #1
 800973e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009740:	2300      	movs	r3, #0
 8009742:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	7e1b      	ldrb	r3, [r3, #24]
 8009748:	3b01      	subs	r3, #1
 800974a:	2b0a      	cmp	r3, #10
 800974c:	f200 822b 	bhi.w	8009ba6 <USBH_HandleControl+0x472>
 8009750:	a201      	add	r2, pc, #4	; (adr r2, 8009758 <USBH_HandleControl+0x24>)
 8009752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009756:	bf00      	nop
 8009758:	08009785 	.word	0x08009785
 800975c:	0800979f 	.word	0x0800979f
 8009760:	08009841 	.word	0x08009841
 8009764:	08009867 	.word	0x08009867
 8009768:	080098f3 	.word	0x080098f3
 800976c:	0800991f 	.word	0x0800991f
 8009770:	080099e1 	.word	0x080099e1
 8009774:	08009a03 	.word	0x08009a03
 8009778:	08009a95 	.word	0x08009a95
 800977c:	08009abd 	.word	0x08009abd
 8009780:	08009b4f 	.word	0x08009b4f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f103 0110 	add.w	r1, r3, #16
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	795b      	ldrb	r3, [r3, #5]
 800978e:	461a      	mov	r2, r3
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f000 fa19 	bl	8009bc8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2202      	movs	r2, #2
 800979a:	761a      	strb	r2, [r3, #24]
      break;
 800979c:	e20e      	b.n	8009bbc <USBH_HandleControl+0x488>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	795b      	ldrb	r3, [r3, #5]
 80097a2:	4619      	mov	r1, r3
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f003 fd5b 	bl	800d260 <USBH_LL_GetURBState>
 80097aa:	4603      	mov	r3, r0
 80097ac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80097ae:	7bbb      	ldrb	r3, [r7, #14]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d12c      	bne.n	800980e <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	7c1b      	ldrb	r3, [r3, #16]
 80097b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80097bc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	8adb      	ldrh	r3, [r3, #22]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00a      	beq.n	80097dc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80097c6:	7b7b      	ldrb	r3, [r7, #13]
 80097c8:	2b80      	cmp	r3, #128	; 0x80
 80097ca:	d103      	bne.n	80097d4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2203      	movs	r2, #3
 80097d0:	761a      	strb	r2, [r3, #24]
 80097d2:	e00d      	b.n	80097f0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2205      	movs	r2, #5
 80097d8:	761a      	strb	r2, [r3, #24]
 80097da:	e009      	b.n	80097f0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80097dc:	7b7b      	ldrb	r3, [r7, #13]
 80097de:	2b80      	cmp	r3, #128	; 0x80
 80097e0:	d103      	bne.n	80097ea <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2209      	movs	r2, #9
 80097e6:	761a      	strb	r2, [r3, #24]
 80097e8:	e002      	b.n	80097f0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2207      	movs	r2, #7
 80097ee:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2203      	movs	r2, #3
 80097f4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009804:	2300      	movs	r3, #0
 8009806:	2200      	movs	r2, #0
 8009808:	f000 fd36 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800980c:	e1cd      	b.n	8009baa <USBH_HandleControl+0x476>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800980e:	7bbb      	ldrb	r3, [r7, #14]
 8009810:	2b04      	cmp	r3, #4
 8009812:	d003      	beq.n	800981c <USBH_HandleControl+0xe8>
 8009814:	7bbb      	ldrb	r3, [r7, #14]
 8009816:	2b02      	cmp	r3, #2
 8009818:	f040 81c7 	bne.w	8009baa <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	220b      	movs	r2, #11
 8009820:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2203      	movs	r2, #3
 8009826:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009836:	2300      	movs	r3, #0
 8009838:	2200      	movs	r2, #0
 800983a:	f000 fd1d 	bl	800a278 <osMessageQueuePut>
      break;
 800983e:	e1b4      	b.n	8009baa <USBH_HandleControl+0x476>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009846:	b29a      	uxth	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6899      	ldr	r1, [r3, #8]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	899a      	ldrh	r2, [r3, #12]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	791b      	ldrb	r3, [r3, #4]
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 f9f4 	bl	8009c46 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2204      	movs	r2, #4
 8009862:	761a      	strb	r2, [r3, #24]
      break;
 8009864:	e1aa      	b.n	8009bbc <USBH_HandleControl+0x488>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	791b      	ldrb	r3, [r3, #4]
 800986a:	4619      	mov	r1, r3
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f003 fcf7 	bl	800d260 <USBH_LL_GetURBState>
 8009872:	4603      	mov	r3, r0
 8009874:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009876:	7bbb      	ldrb	r3, [r7, #14]
 8009878:	2b01      	cmp	r3, #1
 800987a:	d110      	bne.n	800989e <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2209      	movs	r2, #9
 8009880:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2203      	movs	r2, #3
 8009886:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009896:	2300      	movs	r3, #0
 8009898:	2200      	movs	r2, #0
 800989a:	f000 fced 	bl	800a278 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	2b05      	cmp	r3, #5
 80098a2:	d110      	bne.n	80098c6 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80098a4:	2303      	movs	r3, #3
 80098a6:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2203      	movs	r2, #3
 80098ac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80098bc:	2300      	movs	r3, #0
 80098be:	2200      	movs	r2, #0
 80098c0:	f000 fcda 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80098c4:	e173      	b.n	8009bae <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 80098c6:	7bbb      	ldrb	r3, [r7, #14]
 80098c8:	2b04      	cmp	r3, #4
 80098ca:	f040 8170 	bne.w	8009bae <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	220b      	movs	r2, #11
 80098d2:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2203      	movs	r2, #3
 80098d8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80098e8:	2300      	movs	r3, #0
 80098ea:	2200      	movs	r2, #0
 80098ec:	f000 fcc4 	bl	800a278 <osMessageQueuePut>
      break;
 80098f0:	e15d      	b.n	8009bae <USBH_HandleControl+0x47a>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6899      	ldr	r1, [r3, #8]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	899a      	ldrh	r2, [r3, #12]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	7958      	ldrb	r0, [r3, #5]
 80098fe:	2301      	movs	r3, #1
 8009900:	9300      	str	r3, [sp, #0]
 8009902:	4603      	mov	r3, r0
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f000 f979 	bl	8009bfc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009910:	b29a      	uxth	r2, r3
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2206      	movs	r2, #6
 800991a:	761a      	strb	r2, [r3, #24]
      break;
 800991c:	e14e      	b.n	8009bbc <USBH_HandleControl+0x488>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	795b      	ldrb	r3, [r3, #5]
 8009922:	4619      	mov	r1, r3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f003 fc9b 	bl	800d260 <USBH_LL_GetURBState>
 800992a:	4603      	mov	r3, r0
 800992c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800992e:	7bbb      	ldrb	r3, [r7, #14]
 8009930:	2b01      	cmp	r3, #1
 8009932:	d111      	bne.n	8009958 <USBH_HandleControl+0x224>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2207      	movs	r2, #7
 8009938:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2203      	movs	r2, #3
 800993e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800994e:	2300      	movs	r3, #0
 8009950:	2200      	movs	r2, #0
 8009952:	f000 fc91 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009956:	e12c      	b.n	8009bb2 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_STALL)
 8009958:	7bbb      	ldrb	r3, [r7, #14]
 800995a:	2b05      	cmp	r3, #5
 800995c:	d113      	bne.n	8009986 <USBH_HandleControl+0x252>
        phost->Control.state = CTRL_STALLED;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	220c      	movs	r2, #12
 8009962:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009964:	2303      	movs	r3, #3
 8009966:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2203      	movs	r2, #3
 800996c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800997c:	2300      	movs	r3, #0
 800997e:	2200      	movs	r2, #0
 8009980:	f000 fc7a 	bl	800a278 <osMessageQueuePut>
      break;
 8009984:	e115      	b.n	8009bb2 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009986:	7bbb      	ldrb	r3, [r7, #14]
 8009988:	2b02      	cmp	r3, #2
 800998a:	d111      	bne.n	80099b0 <USBH_HandleControl+0x27c>
        phost->Control.state = CTRL_DATA_OUT;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2205      	movs	r2, #5
 8009990:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2203      	movs	r2, #3
 8009996:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80099a6:	2300      	movs	r3, #0
 80099a8:	2200      	movs	r2, #0
 80099aa:	f000 fc65 	bl	800a278 <osMessageQueuePut>
      break;
 80099ae:	e100      	b.n	8009bb2 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_ERROR)
 80099b0:	7bbb      	ldrb	r3, [r7, #14]
 80099b2:	2b04      	cmp	r3, #4
 80099b4:	f040 80fd 	bne.w	8009bb2 <USBH_HandleControl+0x47e>
          phost->Control.state = CTRL_ERROR;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	220b      	movs	r2, #11
 80099bc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80099be:	2302      	movs	r3, #2
 80099c0:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2203      	movs	r2, #3
 80099c6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80099d6:	2300      	movs	r3, #0
 80099d8:	2200      	movs	r2, #0
 80099da:	f000 fc4d 	bl	800a278 <osMessageQueuePut>
      break;
 80099de:	e0e8      	b.n	8009bb2 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	791b      	ldrb	r3, [r3, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	2100      	movs	r1, #0
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f92c 	bl	8009c46 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80099f4:	b29a      	uxth	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2208      	movs	r2, #8
 80099fe:	761a      	strb	r2, [r3, #24]

      break;
 8009a00:	e0dc      	b.n	8009bbc <USBH_HandleControl+0x488>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	791b      	ldrb	r3, [r3, #4]
 8009a06:	4619      	mov	r1, r3
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f003 fc29 	bl	800d260 <USBH_LL_GetURBState>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a12:	7bbb      	ldrb	r3, [r7, #14]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d113      	bne.n	8009a40 <USBH_HandleControl+0x30c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	220d      	movs	r2, #13
 8009a1c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2203      	movs	r2, #3
 8009a26:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009a36:	2300      	movs	r3, #0
 8009a38:	2200      	movs	r2, #0
 8009a3a:	f000 fc1d 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009a3e:	e0ba      	b.n	8009bb6 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_ERROR)
 8009a40:	7bbb      	ldrb	r3, [r7, #14]
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	d111      	bne.n	8009a6a <USBH_HandleControl+0x336>
        phost->Control.state = CTRL_ERROR;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	220b      	movs	r2, #11
 8009a4a:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2203      	movs	r2, #3
 8009a50:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009a60:	2300      	movs	r3, #0
 8009a62:	2200      	movs	r2, #0
 8009a64:	f000 fc08 	bl	800a278 <osMessageQueuePut>
      break;
 8009a68:	e0a5      	b.n	8009bb6 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_STALL)
 8009a6a:	7bbb      	ldrb	r3, [r7, #14]
 8009a6c:	2b05      	cmp	r3, #5
 8009a6e:	f040 80a2 	bne.w	8009bb6 <USBH_HandleControl+0x482>
          status = USBH_NOT_SUPPORTED;
 8009a72:	2303      	movs	r3, #3
 8009a74:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2203      	movs	r2, #3
 8009a7a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f000 fbf3 	bl	800a278 <osMessageQueuePut>
      break;
 8009a92:	e090      	b.n	8009bb6 <USBH_HandleControl+0x482>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	795a      	ldrb	r2, [r3, #5]
 8009a98:	2301      	movs	r3, #1
 8009a9a:	9300      	str	r3, [sp, #0]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f8aa 	bl	8009bfc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009aae:	b29a      	uxth	r2, r3
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	220a      	movs	r2, #10
 8009ab8:	761a      	strb	r2, [r3, #24]
      break;
 8009aba:	e07f      	b.n	8009bbc <USBH_HandleControl+0x488>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	795b      	ldrb	r3, [r3, #5]
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f003 fbcc 	bl	800d260 <USBH_LL_GetURBState>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009acc:	7bbb      	ldrb	r3, [r7, #14]
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d113      	bne.n	8009afa <USBH_HandleControl+0x3c6>
      {
        status = USBH_OK;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	220d      	movs	r2, #13
 8009ada:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2203      	movs	r2, #3
 8009ae0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009af0:	2300      	movs	r3, #0
 8009af2:	2200      	movs	r2, #0
 8009af4:	f000 fbc0 	bl	800a278 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009af8:	e05f      	b.n	8009bba <USBH_HandleControl+0x486>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009afa:	7bbb      	ldrb	r3, [r7, #14]
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d111      	bne.n	8009b24 <USBH_HandleControl+0x3f0>
        phost->Control.state = CTRL_STATUS_OUT;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2209      	movs	r2, #9
 8009b04:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2203      	movs	r2, #3
 8009b0a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f000 fbab 	bl	800a278 <osMessageQueuePut>
      break;
 8009b22:	e04a      	b.n	8009bba <USBH_HandleControl+0x486>
        if (URB_Status == USBH_URB_ERROR)
 8009b24:	7bbb      	ldrb	r3, [r7, #14]
 8009b26:	2b04      	cmp	r3, #4
 8009b28:	d147      	bne.n	8009bba <USBH_HandleControl+0x486>
          phost->Control.state = CTRL_ERROR;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	220b      	movs	r2, #11
 8009b2e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2203      	movs	r2, #3
 8009b34:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009b44:	2300      	movs	r3, #0
 8009b46:	2200      	movs	r2, #0
 8009b48:	f000 fb96 	bl	800a278 <osMessageQueuePut>
      break;
 8009b4c:	e035      	b.n	8009bba <USBH_HandleControl+0x486>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	7e5b      	ldrb	r3, [r3, #25]
 8009b52:	3301      	adds	r3, #1
 8009b54:	b2da      	uxtb	r2, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	765a      	strb	r2, [r3, #25]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	7e5b      	ldrb	r3, [r3, #25]
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	d806      	bhi.n	8009b70 <USBH_HandleControl+0x43c>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009b6e:	e025      	b.n	8009bbc <USBH_HandleControl+0x488>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b76:	2106      	movs	r1, #6
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	795b      	ldrb	r3, [r3, #5]
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 f90d 	bl	8009da8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	791b      	ldrb	r3, [r3, #4]
 8009b92:	4619      	mov	r1, r3
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f907 	bl	8009da8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ba4:	e00a      	b.n	8009bbc <USBH_HandleControl+0x488>

    default:
      break;
 8009ba6:	bf00      	nop
 8009ba8:	e008      	b.n	8009bbc <USBH_HandleControl+0x488>
      break;
 8009baa:	bf00      	nop
 8009bac:	e006      	b.n	8009bbc <USBH_HandleControl+0x488>
      break;
 8009bae:	bf00      	nop
 8009bb0:	e004      	b.n	8009bbc <USBH_HandleControl+0x488>
      break;
 8009bb2:	bf00      	nop
 8009bb4:	e002      	b.n	8009bbc <USBH_HandleControl+0x488>
      break;
 8009bb6:	bf00      	nop
 8009bb8:	e000      	b.n	8009bbc <USBH_HandleControl+0x488>
      break;
 8009bba:	bf00      	nop
  }

  return status;
 8009bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3710      	adds	r7, #16
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
 8009bc6:	bf00      	nop

08009bc8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b088      	sub	sp, #32
 8009bcc:	af04      	add	r7, sp, #16
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009bd6:	79f9      	ldrb	r1, [r7, #7]
 8009bd8:	2300      	movs	r3, #0
 8009bda:	9303      	str	r3, [sp, #12]
 8009bdc:	2308      	movs	r3, #8
 8009bde:	9302      	str	r3, [sp, #8]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	9301      	str	r3, [sp, #4]
 8009be4:	2300      	movs	r3, #0
 8009be6:	9300      	str	r3, [sp, #0]
 8009be8:	2300      	movs	r3, #0
 8009bea:	2200      	movs	r2, #0
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f003 fb06 	bl	800d1fe <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8009bf2:	2300      	movs	r3, #0
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b088      	sub	sp, #32
 8009c00:	af04      	add	r7, sp, #16
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	4611      	mov	r1, r2
 8009c08:	461a      	mov	r2, r3
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	80fb      	strh	r3, [r7, #6]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d001      	beq.n	8009c20 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009c20:	7979      	ldrb	r1, [r7, #5]
 8009c22:	7e3b      	ldrb	r3, [r7, #24]
 8009c24:	9303      	str	r3, [sp, #12]
 8009c26:	88fb      	ldrh	r3, [r7, #6]
 8009c28:	9302      	str	r3, [sp, #8]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	9301      	str	r3, [sp, #4]
 8009c2e:	2301      	movs	r3, #1
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	2300      	movs	r3, #0
 8009c34:	2200      	movs	r2, #0
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	f003 fae1 	bl	800d1fe <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b088      	sub	sp, #32
 8009c4a:	af04      	add	r7, sp, #16
 8009c4c:	60f8      	str	r0, [r7, #12]
 8009c4e:	60b9      	str	r1, [r7, #8]
 8009c50:	4611      	mov	r1, r2
 8009c52:	461a      	mov	r2, r3
 8009c54:	460b      	mov	r3, r1
 8009c56:	80fb      	strh	r3, [r7, #6]
 8009c58:	4613      	mov	r3, r2
 8009c5a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009c5c:	7979      	ldrb	r1, [r7, #5]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	9303      	str	r3, [sp, #12]
 8009c62:	88fb      	ldrh	r3, [r7, #6]
 8009c64:	9302      	str	r3, [sp, #8]
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	9301      	str	r3, [sp, #4]
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	2300      	movs	r3, #0
 8009c70:	2201      	movs	r2, #1
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f003 fac3 	bl	800d1fe <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8009c78:	2300      	movs	r3, #0

}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3710      	adds	r7, #16
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b088      	sub	sp, #32
 8009c86:	af04      	add	r7, sp, #16
 8009c88:	60f8      	str	r0, [r7, #12]
 8009c8a:	60b9      	str	r1, [r7, #8]
 8009c8c:	4611      	mov	r1, r2
 8009c8e:	461a      	mov	r2, r3
 8009c90:	460b      	mov	r3, r1
 8009c92:	80fb      	strh	r3, [r7, #6]
 8009c94:	4613      	mov	r3, r2
 8009c96:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d001      	beq.n	8009ca6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009ca6:	7979      	ldrb	r1, [r7, #5]
 8009ca8:	7e3b      	ldrb	r3, [r7, #24]
 8009caa:	9303      	str	r3, [sp, #12]
 8009cac:	88fb      	ldrh	r3, [r7, #6]
 8009cae:	9302      	str	r3, [sp, #8]
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	9301      	str	r3, [sp, #4]
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	9300      	str	r3, [sp, #0]
 8009cb8:	2302      	movs	r3, #2
 8009cba:	2200      	movs	r2, #0
 8009cbc:	68f8      	ldr	r0, [r7, #12]
 8009cbe:	f003 fa9e 	bl	800d1fe <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3710      	adds	r7, #16
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}

08009ccc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b088      	sub	sp, #32
 8009cd0:	af04      	add	r7, sp, #16
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	461a      	mov	r2, r3
 8009cda:	460b      	mov	r3, r1
 8009cdc:	80fb      	strh	r3, [r7, #6]
 8009cde:	4613      	mov	r3, r2
 8009ce0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009ce2:	7979      	ldrb	r1, [r7, #5]
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	9303      	str	r3, [sp, #12]
 8009ce8:	88fb      	ldrh	r3, [r7, #6]
 8009cea:	9302      	str	r3, [sp, #8]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	9301      	str	r3, [sp, #4]
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	9300      	str	r3, [sp, #0]
 8009cf4:	2302      	movs	r3, #2
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f003 fa80 	bl	800d1fe <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8009cfe:	2300      	movs	r3, #0
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3710      	adds	r7, #16
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b086      	sub	sp, #24
 8009d0c:	af04      	add	r7, sp, #16
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	4608      	mov	r0, r1
 8009d12:	4611      	mov	r1, r2
 8009d14:	461a      	mov	r2, r3
 8009d16:	4603      	mov	r3, r0
 8009d18:	70fb      	strb	r3, [r7, #3]
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	70bb      	strb	r3, [r7, #2]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009d22:	7878      	ldrb	r0, [r7, #1]
 8009d24:	78ba      	ldrb	r2, [r7, #2]
 8009d26:	78f9      	ldrb	r1, [r7, #3]
 8009d28:	8b3b      	ldrh	r3, [r7, #24]
 8009d2a:	9302      	str	r3, [sp, #8]
 8009d2c:	7d3b      	ldrb	r3, [r7, #20]
 8009d2e:	9301      	str	r3, [sp, #4]
 8009d30:	7c3b      	ldrb	r3, [r7, #16]
 8009d32:	9300      	str	r3, [sp, #0]
 8009d34:	4603      	mov	r3, r0
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f003 fa13 	bl	800d162 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009d3c:	2300      	movs	r3, #0
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3708      	adds	r7, #8
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}

08009d46 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b082      	sub	sp, #8
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	6078      	str	r0, [r7, #4]
 8009d4e:	460b      	mov	r3, r1
 8009d50:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8009d52:	78fb      	ldrb	r3, [r7, #3]
 8009d54:	4619      	mov	r1, r3
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f003 fa32 	bl	800d1c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3708      	adds	r7, #8
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b084      	sub	sp, #16
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
 8009d6e:	460b      	mov	r3, r1
 8009d70:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f836 	bl	8009de4 <USBH_GetFreePipe>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009d7c:	89fb      	ldrh	r3, [r7, #14]
 8009d7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d00a      	beq.n	8009d9c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8009d86:	78fa      	ldrb	r2, [r7, #3]
 8009d88:	89fb      	ldrh	r3, [r7, #14]
 8009d8a:	f003 030f 	and.w	r3, r3, #15
 8009d8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d92:	6879      	ldr	r1, [r7, #4]
 8009d94:	33e0      	adds	r3, #224	; 0xe0
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	440b      	add	r3, r1
 8009d9a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d9c:	89fb      	ldrh	r3, [r7, #14]
 8009d9e:	b2db      	uxtb	r3, r3
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b083      	sub	sp, #12
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	460b      	mov	r3, r1
 8009db2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8009db4:	78fb      	ldrb	r3, [r7, #3]
 8009db6:	2b0a      	cmp	r3, #10
 8009db8:	d80d      	bhi.n	8009dd6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009dba:	78fb      	ldrb	r3, [r7, #3]
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	33e0      	adds	r3, #224	; 0xe0
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	685a      	ldr	r2, [r3, #4]
 8009dc6:	78fb      	ldrb	r3, [r7, #3]
 8009dc8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009dcc:	6879      	ldr	r1, [r7, #4]
 8009dce:	33e0      	adds	r3, #224	; 0xe0
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	440b      	add	r3, r1
 8009dd4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	370c      	adds	r7, #12
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b085      	sub	sp, #20
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009dec:	2300      	movs	r3, #0
 8009dee:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8009df0:	2300      	movs	r3, #0
 8009df2:	73fb      	strb	r3, [r7, #15]
 8009df4:	e00f      	b.n	8009e16 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009df6:	7bfb      	ldrb	r3, [r7, #15]
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	33e0      	adds	r3, #224	; 0xe0
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	4413      	add	r3, r2
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d102      	bne.n	8009e10 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009e0a:	7bfb      	ldrb	r3, [r7, #15]
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	e007      	b.n	8009e20 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8009e10:	7bfb      	ldrb	r3, [r7, #15]
 8009e12:	3301      	adds	r3, #1
 8009e14:	73fb      	strb	r3, [r7, #15]
 8009e16:	7bfb      	ldrb	r3, [r7, #15]
 8009e18:	2b0a      	cmp	r3, #10
 8009e1a:	d9ec      	bls.n	8009df6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b087      	sub	sp, #28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	4613      	mov	r3, r2
 8009e38:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009e42:	4b1f      	ldr	r3, [pc, #124]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e44:	7a5b      	ldrb	r3, [r3, #9]
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d131      	bne.n	8009eb0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009e4c:	4b1c      	ldr	r3, [pc, #112]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e4e:	7a5b      	ldrb	r3, [r3, #9]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	461a      	mov	r2, r3
 8009e54:	4b1a      	ldr	r3, [pc, #104]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e56:	2100      	movs	r1, #0
 8009e58:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009e5a:	4b19      	ldr	r3, [pc, #100]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e5c:	7a5b      	ldrb	r3, [r3, #9]
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	4a17      	ldr	r2, [pc, #92]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	4413      	add	r3, r2
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009e6a:	4b15      	ldr	r3, [pc, #84]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e6c:	7a5b      	ldrb	r3, [r3, #9]
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	461a      	mov	r2, r3
 8009e72:	4b13      	ldr	r3, [pc, #76]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e74:	4413      	add	r3, r2
 8009e76:	79fa      	ldrb	r2, [r7, #7]
 8009e78:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009e7a:	4b11      	ldr	r3, [pc, #68]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e7c:	7a5b      	ldrb	r3, [r3, #9]
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	1c5a      	adds	r2, r3, #1
 8009e82:	b2d1      	uxtb	r1, r2
 8009e84:	4a0e      	ldr	r2, [pc, #56]	; (8009ec0 <FATFS_LinkDriverEx+0x94>)
 8009e86:	7251      	strb	r1, [r2, #9]
 8009e88:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009e8a:	7dbb      	ldrb	r3, [r7, #22]
 8009e8c:	3330      	adds	r3, #48	; 0x30
 8009e8e:	b2da      	uxtb	r2, r3
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	3301      	adds	r3, #1
 8009e98:	223a      	movs	r2, #58	; 0x3a
 8009e9a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	3302      	adds	r3, #2
 8009ea0:	222f      	movs	r2, #47	; 0x2f
 8009ea2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	3303      	adds	r3, #3
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009eac:	2300      	movs	r3, #0
 8009eae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	371c      	adds	r7, #28
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop
 8009ec0:	200000b8 	.word	0x200000b8

08009ec4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009ece:	2200      	movs	r2, #0
 8009ed0:	6839      	ldr	r1, [r7, #0]
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f7ff ffaa 	bl	8009e2c <FATFS_LinkDriverEx>
 8009ed8:	4603      	mov	r3, r0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3708      	adds	r7, #8
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009ee2:	b480      	push	{r7}
 8009ee4:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8009ee6:	bf00      	nop
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ef6:	f3ef 8305 	mrs	r3, IPSR
 8009efa:	60bb      	str	r3, [r7, #8]
  return(result);
 8009efc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d10f      	bne.n	8009f22 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f02:	f3ef 8310 	mrs	r3, PRIMASK
 8009f06:	607b      	str	r3, [r7, #4]
  return(result);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d105      	bne.n	8009f1a <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009f0e:	f3ef 8311 	mrs	r3, BASEPRI
 8009f12:	603b      	str	r3, [r7, #0]
  return(result);
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d007      	beq.n	8009f2a <osKernelInitialize+0x3a>
 8009f1a:	4b0e      	ldr	r3, [pc, #56]	; (8009f54 <osKernelInitialize+0x64>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d103      	bne.n	8009f2a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009f22:	f06f 0305 	mvn.w	r3, #5
 8009f26:	60fb      	str	r3, [r7, #12]
 8009f28:	e00c      	b.n	8009f44 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009f2a:	4b0a      	ldr	r3, [pc, #40]	; (8009f54 <osKernelInitialize+0x64>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d105      	bne.n	8009f3e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009f32:	4b08      	ldr	r3, [pc, #32]	; (8009f54 <osKernelInitialize+0x64>)
 8009f34:	2201      	movs	r2, #1
 8009f36:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	60fb      	str	r3, [r7, #12]
 8009f3c:	e002      	b.n	8009f44 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f42:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009f44:	68fb      	ldr	r3, [r7, #12]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3714      	adds	r7, #20
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop
 8009f54:	200000c4 	.word	0x200000c4

08009f58 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f5e:	f3ef 8305 	mrs	r3, IPSR
 8009f62:	60bb      	str	r3, [r7, #8]
  return(result);
 8009f64:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10f      	bne.n	8009f8a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f6a:	f3ef 8310 	mrs	r3, PRIMASK
 8009f6e:	607b      	str	r3, [r7, #4]
  return(result);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d105      	bne.n	8009f82 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009f76:	f3ef 8311 	mrs	r3, BASEPRI
 8009f7a:	603b      	str	r3, [r7, #0]
  return(result);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d007      	beq.n	8009f92 <osKernelStart+0x3a>
 8009f82:	4b0f      	ldr	r3, [pc, #60]	; (8009fc0 <osKernelStart+0x68>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d103      	bne.n	8009f92 <osKernelStart+0x3a>
    stat = osErrorISR;
 8009f8a:	f06f 0305 	mvn.w	r3, #5
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	e010      	b.n	8009fb4 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009f92:	4b0b      	ldr	r3, [pc, #44]	; (8009fc0 <osKernelStart+0x68>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d109      	bne.n	8009fae <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009f9a:	f7ff ffa2 	bl	8009ee2 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009f9e:	4b08      	ldr	r3, [pc, #32]	; (8009fc0 <osKernelStart+0x68>)
 8009fa0:	2202      	movs	r2, #2
 8009fa2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009fa4:	f001 fa9a 	bl	800b4dc <vTaskStartScheduler>
      stat = osOK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	60fb      	str	r3, [r7, #12]
 8009fac:	e002      	b.n	8009fb4 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8009fae:	f04f 33ff 	mov.w	r3, #4294967295
 8009fb2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3710      	adds	r7, #16
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	200000c4 	.word	0x200000c4

08009fc4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b090      	sub	sp, #64	; 0x40
 8009fc8:	af04      	add	r7, sp, #16
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fd4:	f3ef 8305 	mrs	r3, IPSR
 8009fd8:	61fb      	str	r3, [r7, #28]
  return(result);
 8009fda:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f040 808f 	bne.w	800a100 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8009fe6:	61bb      	str	r3, [r7, #24]
  return(result);
 8009fe8:	69bb      	ldr	r3, [r7, #24]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d105      	bne.n	8009ffa <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009fee:	f3ef 8311 	mrs	r3, BASEPRI
 8009ff2:	617b      	str	r3, [r7, #20]
  return(result);
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d003      	beq.n	800a002 <osThreadNew+0x3e>
 8009ffa:	4b44      	ldr	r3, [pc, #272]	; (800a10c <osThreadNew+0x148>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d07e      	beq.n	800a100 <osThreadNew+0x13c>
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d07b      	beq.n	800a100 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a008:	2380      	movs	r3, #128	; 0x80
 800a00a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a00c:	2318      	movs	r3, #24
 800a00e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a010:	2300      	movs	r3, #0
 800a012:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a014:	f04f 33ff 	mov.w	r3, #4294967295
 800a018:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d045      	beq.n	800a0ac <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d002      	beq.n	800a02e <osThreadNew+0x6a>
        name = attr->name;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d002      	beq.n	800a03c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	699b      	ldr	r3, [r3, #24]
 800a03a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d008      	beq.n	800a054 <osThreadNew+0x90>
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	2b38      	cmp	r3, #56	; 0x38
 800a046:	d805      	bhi.n	800a054 <osThreadNew+0x90>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <osThreadNew+0x94>
        return (NULL);
 800a054:	2300      	movs	r3, #0
 800a056:	e054      	b.n	800a102 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	695b      	ldr	r3, [r3, #20]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d003      	beq.n	800a068 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	089b      	lsrs	r3, r3, #2
 800a066:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00e      	beq.n	800a08e <osThreadNew+0xca>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	68db      	ldr	r3, [r3, #12]
 800a074:	2b5b      	cmp	r3, #91	; 0x5b
 800a076:	d90a      	bls.n	800a08e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d006      	beq.n	800a08e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	695b      	ldr	r3, [r3, #20]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d002      	beq.n	800a08e <osThreadNew+0xca>
        mem = 1;
 800a088:	2301      	movs	r3, #1
 800a08a:	623b      	str	r3, [r7, #32]
 800a08c:	e010      	b.n	800a0b0 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10c      	bne.n	800a0b0 <osThreadNew+0xec>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d108      	bne.n	800a0b0 <osThreadNew+0xec>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d104      	bne.n	800a0b0 <osThreadNew+0xec>
          mem = 0;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	623b      	str	r3, [r7, #32]
 800a0aa:	e001      	b.n	800a0b0 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d110      	bne.n	800a0d8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a0be:	9202      	str	r2, [sp, #8]
 800a0c0:	9301      	str	r3, [sp, #4]
 800a0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f001 f833 	bl	800b138 <xTaskCreateStatic>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	613b      	str	r3, [r7, #16]
 800a0d6:	e013      	b.n	800a100 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a0d8:	6a3b      	ldr	r3, [r7, #32]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d110      	bne.n	800a100 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e0:	b29a      	uxth	r2, r3
 800a0e2:	f107 0310 	add.w	r3, r7, #16
 800a0e6:	9301      	str	r3, [sp, #4]
 800a0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ea:	9300      	str	r3, [sp, #0]
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a0f0:	68f8      	ldr	r0, [r7, #12]
 800a0f2:	f001 f87b 	bl	800b1ec <xTaskCreate>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d001      	beq.n	800a100 <osThreadNew+0x13c>
          hTask = NULL;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a100:	693b      	ldr	r3, [r7, #16]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3730      	adds	r7, #48	; 0x30
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	200000c4 	.word	0x200000c4

0800a110 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a110:	b580      	push	{r7, lr}
 800a112:	b086      	sub	sp, #24
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a118:	f3ef 8305 	mrs	r3, IPSR
 800a11c:	613b      	str	r3, [r7, #16]
  return(result);
 800a11e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a120:	2b00      	cmp	r3, #0
 800a122:	d10f      	bne.n	800a144 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a124:	f3ef 8310 	mrs	r3, PRIMASK
 800a128:	60fb      	str	r3, [r7, #12]
  return(result);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d105      	bne.n	800a13c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a130:	f3ef 8311 	mrs	r3, BASEPRI
 800a134:	60bb      	str	r3, [r7, #8]
  return(result);
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d007      	beq.n	800a14c <osDelay+0x3c>
 800a13c:	4b0a      	ldr	r3, [pc, #40]	; (800a168 <osDelay+0x58>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b02      	cmp	r3, #2
 800a142:	d103      	bne.n	800a14c <osDelay+0x3c>
    stat = osErrorISR;
 800a144:	f06f 0305 	mvn.w	r3, #5
 800a148:	617b      	str	r3, [r7, #20]
 800a14a:	e007      	b.n	800a15c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a14c:	2300      	movs	r3, #0
 800a14e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d002      	beq.n	800a15c <osDelay+0x4c>
      vTaskDelay(ticks);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f001 f98c 	bl	800b474 <vTaskDelay>
    }
  }

  return (stat);
 800a15c:	697b      	ldr	r3, [r7, #20]
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3718      	adds	r7, #24
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	200000c4 	.word	0x200000c4

0800a16c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b08c      	sub	sp, #48	; 0x30
 800a170:	af02      	add	r7, sp, #8
 800a172:	60f8      	str	r0, [r7, #12]
 800a174:	60b9      	str	r1, [r7, #8]
 800a176:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a178:	2300      	movs	r3, #0
 800a17a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a17c:	f3ef 8305 	mrs	r3, IPSR
 800a180:	61bb      	str	r3, [r7, #24]
  return(result);
 800a182:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a184:	2b00      	cmp	r3, #0
 800a186:	d170      	bne.n	800a26a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a188:	f3ef 8310 	mrs	r3, PRIMASK
 800a18c:	617b      	str	r3, [r7, #20]
  return(result);
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d105      	bne.n	800a1a0 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a194:	f3ef 8311 	mrs	r3, BASEPRI
 800a198:	613b      	str	r3, [r7, #16]
  return(result);
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d003      	beq.n	800a1a8 <osMessageQueueNew+0x3c>
 800a1a0:	4b34      	ldr	r3, [pc, #208]	; (800a274 <osMessageQueueNew+0x108>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d060      	beq.n	800a26a <osMessageQueueNew+0xfe>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d05d      	beq.n	800a26a <osMessageQueueNew+0xfe>
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d05a      	beq.n	800a26a <osMessageQueueNew+0xfe>
    mem = -1;
 800a1b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a1b8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d029      	beq.n	800a214 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d012      	beq.n	800a1ee <osMessageQueueNew+0x82>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	68db      	ldr	r3, [r3, #12]
 800a1cc:	2b4f      	cmp	r3, #79	; 0x4f
 800a1ce:	d90e      	bls.n	800a1ee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00a      	beq.n	800a1ee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	695a      	ldr	r2, [r3, #20]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	68b9      	ldr	r1, [r7, #8]
 800a1e0:	fb01 f303 	mul.w	r3, r1, r3
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d302      	bcc.n	800a1ee <osMessageQueueNew+0x82>
        mem = 1;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	623b      	str	r3, [r7, #32]
 800a1ec:	e014      	b.n	800a218 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d110      	bne.n	800a218 <osMessageQueueNew+0xac>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d10c      	bne.n	800a218 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a202:	2b00      	cmp	r3, #0
 800a204:	d108      	bne.n	800a218 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	695b      	ldr	r3, [r3, #20]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d104      	bne.n	800a218 <osMessageQueueNew+0xac>
          mem = 0;
 800a20e:	2300      	movs	r3, #0
 800a210:	623b      	str	r3, [r7, #32]
 800a212:	e001      	b.n	800a218 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800a214:	2300      	movs	r3, #0
 800a216:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d10c      	bne.n	800a238 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	691a      	ldr	r2, [r3, #16]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6899      	ldr	r1, [r3, #8]
 800a226:	2300      	movs	r3, #0
 800a228:	9300      	str	r3, [sp, #0]
 800a22a:	460b      	mov	r3, r1
 800a22c:	68b9      	ldr	r1, [r7, #8]
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f000 fa58 	bl	800a6e4 <xQueueGenericCreateStatic>
 800a234:	6278      	str	r0, [r7, #36]	; 0x24
 800a236:	e008      	b.n	800a24a <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d105      	bne.n	800a24a <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800a23e:	2200      	movs	r2, #0
 800a240:	68b9      	ldr	r1, [r7, #8]
 800a242:	68f8      	ldr	r0, [r7, #12]
 800a244:	f000 fac1 	bl	800a7ca <xQueueGenericCreate>
 800a248:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d00c      	beq.n	800a26a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d003      	beq.n	800a25e <osMessageQueueNew+0xf2>
        name = attr->name;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	61fb      	str	r3, [r7, #28]
 800a25c:	e001      	b.n	800a262 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800a25e:	2300      	movs	r3, #0
 800a260:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800a262:	69f9      	ldr	r1, [r7, #28]
 800a264:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a266:	f000 ff0b 	bl	800b080 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3728      	adds	r7, #40	; 0x28
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}
 800a274:	200000c4 	.word	0x200000c4

0800a278 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a278:	b580      	push	{r7, lr}
 800a27a:	b08a      	sub	sp, #40	; 0x28
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	603b      	str	r3, [r7, #0]
 800a284:	4613      	mov	r3, r2
 800a286:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a28c:	2300      	movs	r3, #0
 800a28e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a290:	f3ef 8305 	mrs	r3, IPSR
 800a294:	61fb      	str	r3, [r7, #28]
  return(result);
 800a296:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10f      	bne.n	800a2bc <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a29c:	f3ef 8310 	mrs	r3, PRIMASK
 800a2a0:	61bb      	str	r3, [r7, #24]
  return(result);
 800a2a2:	69bb      	ldr	r3, [r7, #24]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d105      	bne.n	800a2b4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a2a8:	f3ef 8311 	mrs	r3, BASEPRI
 800a2ac:	617b      	str	r3, [r7, #20]
  return(result);
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d02c      	beq.n	800a30e <osMessageQueuePut+0x96>
 800a2b4:	4b28      	ldr	r3, [pc, #160]	; (800a358 <osMessageQueuePut+0xe0>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d128      	bne.n	800a30e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d005      	beq.n	800a2ce <osMessageQueuePut+0x56>
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d002      	beq.n	800a2ce <osMessageQueuePut+0x56>
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d003      	beq.n	800a2d6 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800a2ce:	f06f 0303 	mvn.w	r3, #3
 800a2d2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a2d4:	e039      	b.n	800a34a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a2da:	f107 0210 	add.w	r2, r7, #16
 800a2de:	2300      	movs	r3, #0
 800a2e0:	68b9      	ldr	r1, [r7, #8]
 800a2e2:	6a38      	ldr	r0, [r7, #32]
 800a2e4:	f000 fbce 	bl	800aa84 <xQueueGenericSendFromISR>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d003      	beq.n	800a2f6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800a2ee:	f06f 0302 	mvn.w	r3, #2
 800a2f2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a2f4:	e029      	b.n	800a34a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d026      	beq.n	800a34a <osMessageQueuePut+0xd2>
 800a2fc:	4b17      	ldr	r3, [pc, #92]	; (800a35c <osMessageQueuePut+0xe4>)
 800a2fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a302:	601a      	str	r2, [r3, #0]
 800a304:	f3bf 8f4f 	dsb	sy
 800a308:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a30c:	e01d      	b.n	800a34a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a30e:	6a3b      	ldr	r3, [r7, #32]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d002      	beq.n	800a31a <osMessageQueuePut+0xa2>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d103      	bne.n	800a322 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800a31a:	f06f 0303 	mvn.w	r3, #3
 800a31e:	627b      	str	r3, [r7, #36]	; 0x24
 800a320:	e014      	b.n	800a34c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a322:	2300      	movs	r3, #0
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	68b9      	ldr	r1, [r7, #8]
 800a328:	6a38      	ldr	r0, [r7, #32]
 800a32a:	f000 fab1 	bl	800a890 <xQueueGenericSend>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b01      	cmp	r3, #1
 800a332:	d00b      	beq.n	800a34c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d003      	beq.n	800a342 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800a33a:	f06f 0301 	mvn.w	r3, #1
 800a33e:	627b      	str	r3, [r7, #36]	; 0x24
 800a340:	e004      	b.n	800a34c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800a342:	f06f 0302 	mvn.w	r3, #2
 800a346:	627b      	str	r3, [r7, #36]	; 0x24
 800a348:	e000      	b.n	800a34c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a34a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800a34c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3728      	adds	r7, #40	; 0x28
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	200000c4 	.word	0x200000c4
 800a35c:	e000ed04 	.word	0xe000ed04

0800a360 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a360:	b580      	push	{r7, lr}
 800a362:	b08a      	sub	sp, #40	; 0x28
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	607a      	str	r2, [r7, #4]
 800a36c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a372:	2300      	movs	r3, #0
 800a374:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a376:	f3ef 8305 	mrs	r3, IPSR
 800a37a:	61fb      	str	r3, [r7, #28]
  return(result);
 800a37c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d10f      	bne.n	800a3a2 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a382:	f3ef 8310 	mrs	r3, PRIMASK
 800a386:	61bb      	str	r3, [r7, #24]
  return(result);
 800a388:	69bb      	ldr	r3, [r7, #24]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d105      	bne.n	800a39a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a38e:	f3ef 8311 	mrs	r3, BASEPRI
 800a392:	617b      	str	r3, [r7, #20]
  return(result);
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d02c      	beq.n	800a3f4 <osMessageQueueGet+0x94>
 800a39a:	4b28      	ldr	r3, [pc, #160]	; (800a43c <osMessageQueueGet+0xdc>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2b02      	cmp	r3, #2
 800a3a0:	d128      	bne.n	800a3f4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a3a2:	6a3b      	ldr	r3, [r7, #32]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d005      	beq.n	800a3b4 <osMessageQueueGet+0x54>
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d002      	beq.n	800a3b4 <osMessageQueueGet+0x54>
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d003      	beq.n	800a3bc <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800a3b4:	f06f 0303 	mvn.w	r3, #3
 800a3b8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a3ba:	e038      	b.n	800a42e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a3c0:	f107 0310 	add.w	r3, r7, #16
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	68b9      	ldr	r1, [r7, #8]
 800a3c8:	6a38      	ldr	r0, [r7, #32]
 800a3ca:	f000 fccb 	bl	800ad64 <xQueueReceiveFromISR>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d003      	beq.n	800a3dc <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800a3d4:	f06f 0302 	mvn.w	r3, #2
 800a3d8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a3da:	e028      	b.n	800a42e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d025      	beq.n	800a42e <osMessageQueueGet+0xce>
 800a3e2:	4b17      	ldr	r3, [pc, #92]	; (800a440 <osMessageQueueGet+0xe0>)
 800a3e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3e8:	601a      	str	r2, [r3, #0]
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a3f2:	e01c      	b.n	800a42e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d002      	beq.n	800a400 <osMessageQueueGet+0xa0>
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d103      	bne.n	800a408 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800a400:	f06f 0303 	mvn.w	r3, #3
 800a404:	627b      	str	r3, [r7, #36]	; 0x24
 800a406:	e013      	b.n	800a430 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a408:	683a      	ldr	r2, [r7, #0]
 800a40a:	68b9      	ldr	r1, [r7, #8]
 800a40c:	6a38      	ldr	r0, [r7, #32]
 800a40e:	f000 fbcd 	bl	800abac <xQueueReceive>
 800a412:	4603      	mov	r3, r0
 800a414:	2b01      	cmp	r3, #1
 800a416:	d00b      	beq.n	800a430 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d003      	beq.n	800a426 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800a41e:	f06f 0301 	mvn.w	r3, #1
 800a422:	627b      	str	r3, [r7, #36]	; 0x24
 800a424:	e004      	b.n	800a430 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800a426:	f06f 0302 	mvn.w	r3, #2
 800a42a:	627b      	str	r3, [r7, #36]	; 0x24
 800a42c:	e000      	b.n	800a430 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a42e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800a430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a432:	4618      	mov	r0, r3
 800a434:	3728      	adds	r7, #40	; 0x28
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	200000c4 	.word	0x200000c4
 800a440:	e000ed04 	.word	0xe000ed04

0800a444 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	60f8      	str	r0, [r7, #12]
 800a44c:	60b9      	str	r1, [r7, #8]
 800a44e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	4a07      	ldr	r2, [pc, #28]	; (800a470 <vApplicationGetIdleTaskMemory+0x2c>)
 800a454:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	4a06      	ldr	r2, [pc, #24]	; (800a474 <vApplicationGetIdleTaskMemory+0x30>)
 800a45a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2280      	movs	r2, #128	; 0x80
 800a460:	601a      	str	r2, [r3, #0]
}
 800a462:	bf00      	nop
 800a464:	3714      	adds	r7, #20
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	200000c8 	.word	0x200000c8
 800a474:	20000124 	.word	0x20000124

0800a478 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	4a07      	ldr	r2, [pc, #28]	; (800a4a4 <vApplicationGetTimerTaskMemory+0x2c>)
 800a488:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	4a06      	ldr	r2, [pc, #24]	; (800a4a8 <vApplicationGetTimerTaskMemory+0x30>)
 800a48e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a496:	601a      	str	r2, [r3, #0]
}
 800a498:	bf00      	nop
 800a49a:	3714      	adds	r7, #20
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	20000324 	.word	0x20000324
 800a4a8:	20000380 	.word	0x20000380

0800a4ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b083      	sub	sp, #12
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f103 0208 	add.w	r2, r3, #8
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f103 0208 	add.w	r2, r3, #8
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f103 0208 	add.w	r2, r3, #8
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a4e0:	bf00      	nop
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b083      	sub	sp, #12
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a4fa:	bf00      	nop
 800a4fc:	370c      	adds	r7, #12
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr

0800a506 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a506:	b480      	push	{r7}
 800a508:	b085      	sub	sp, #20
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	689a      	ldr	r2, [r3, #8]
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	683a      	ldr	r2, [r7, #0]
 800a52a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	683a      	ldr	r2, [r7, #0]
 800a530:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	1c5a      	adds	r2, r3, #1
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	601a      	str	r2, [r3, #0]
}
 800a542:	bf00      	nop
 800a544:	3714      	adds	r7, #20
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a54e:	b480      	push	{r7}
 800a550:	b085      	sub	sp, #20
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a564:	d103      	bne.n	800a56e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	60fb      	str	r3, [r7, #12]
 800a56c:	e00c      	b.n	800a588 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	3308      	adds	r3, #8
 800a572:	60fb      	str	r3, [r7, #12]
 800a574:	e002      	b.n	800a57c <vListInsert+0x2e>
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	60fb      	str	r3, [r7, #12]
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68ba      	ldr	r2, [r7, #8]
 800a584:	429a      	cmp	r2, r3
 800a586:	d2f6      	bcs.n	800a576 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	685a      	ldr	r2, [r3, #4]
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	683a      	ldr	r2, [r7, #0]
 800a596:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	683a      	ldr	r2, [r7, #0]
 800a5a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	1c5a      	adds	r2, r3, #1
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	601a      	str	r2, [r3, #0]
}
 800a5b4:	bf00      	nop
 800a5b6:	3714      	adds	r7, #20
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	6892      	ldr	r2, [r2, #8]
 800a5d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	6852      	ldr	r2, [r2, #4]
 800a5e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d103      	bne.n	800a5f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	689a      	ldr	r2, [r3, #8]
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	1e5a      	subs	r2, r3, #1
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3714      	adds	r7, #20
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b084      	sub	sp, #16
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d109      	bne.n	800a63c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	60bb      	str	r3, [r7, #8]
 800a63a:	e7fe      	b.n	800a63a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800a63c:	f002 f8ce 	bl	800c7dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a648:	68f9      	ldr	r1, [r7, #12]
 800a64a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a64c:	fb01 f303 	mul.w	r3, r1, r3
 800a650:	441a      	add	r2, r3
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	2200      	movs	r2, #0
 800a65a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681a      	ldr	r2, [r3, #0]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a66c:	3b01      	subs	r3, #1
 800a66e:	68f9      	ldr	r1, [r7, #12]
 800a670:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a672:	fb01 f303 	mul.w	r3, r1, r3
 800a676:	441a      	add	r2, r3
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	22ff      	movs	r2, #255	; 0xff
 800a680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	22ff      	movs	r2, #255	; 0xff
 800a688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d114      	bne.n	800a6bc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	691b      	ldr	r3, [r3, #16]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d01a      	beq.n	800a6d0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	3310      	adds	r3, #16
 800a69e:	4618      	mov	r0, r3
 800a6a0:	f001 f99c 	bl	800b9dc <xTaskRemoveFromEventList>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d012      	beq.n	800a6d0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a6aa:	4b0d      	ldr	r3, [pc, #52]	; (800a6e0 <xQueueGenericReset+0xcc>)
 800a6ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6b0:	601a      	str	r2, [r3, #0]
 800a6b2:	f3bf 8f4f 	dsb	sy
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	e009      	b.n	800a6d0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	3310      	adds	r3, #16
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7ff fef3 	bl	800a4ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	3324      	adds	r3, #36	; 0x24
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7ff feee 	bl	800a4ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a6d0:	f002 f8b2 	bl	800c838 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a6d4:	2301      	movs	r3, #1
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3710      	adds	r7, #16
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	e000ed04 	.word	0xe000ed04

0800a6e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b08e      	sub	sp, #56	; 0x38
 800a6e8:	af02      	add	r7, sp, #8
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
 800a6f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d109      	bne.n	800a70c <xQueueGenericCreateStatic+0x28>
 800a6f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6fc:	f383 8811 	msr	BASEPRI, r3
 800a700:	f3bf 8f6f 	isb	sy
 800a704:	f3bf 8f4f 	dsb	sy
 800a708:	62bb      	str	r3, [r7, #40]	; 0x28
 800a70a:	e7fe      	b.n	800a70a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d109      	bne.n	800a726 <xQueueGenericCreateStatic+0x42>
 800a712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	627b      	str	r3, [r7, #36]	; 0x24
 800a724:	e7fe      	b.n	800a724 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <xQueueGenericCreateStatic+0x4e>
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <xQueueGenericCreateStatic+0x52>
 800a732:	2301      	movs	r3, #1
 800a734:	e000      	b.n	800a738 <xQueueGenericCreateStatic+0x54>
 800a736:	2300      	movs	r3, #0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d109      	bne.n	800a750 <xQueueGenericCreateStatic+0x6c>
 800a73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	623b      	str	r3, [r7, #32]
 800a74e:	e7fe      	b.n	800a74e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d102      	bne.n	800a75c <xQueueGenericCreateStatic+0x78>
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d101      	bne.n	800a760 <xQueueGenericCreateStatic+0x7c>
 800a75c:	2301      	movs	r3, #1
 800a75e:	e000      	b.n	800a762 <xQueueGenericCreateStatic+0x7e>
 800a760:	2300      	movs	r3, #0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d109      	bne.n	800a77a <xQueueGenericCreateStatic+0x96>
 800a766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a76a:	f383 8811 	msr	BASEPRI, r3
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	61fb      	str	r3, [r7, #28]
 800a778:	e7fe      	b.n	800a778 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a77a:	2350      	movs	r3, #80	; 0x50
 800a77c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	2b50      	cmp	r3, #80	; 0x50
 800a782:	d009      	beq.n	800a798 <xQueueGenericCreateStatic+0xb4>
 800a784:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a788:	f383 8811 	msr	BASEPRI, r3
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	61bb      	str	r3, [r7, #24]
 800a796:	e7fe      	b.n	800a796 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a798:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00d      	beq.n	800a7c0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a7ac:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b2:	9300      	str	r3, [sp, #0]
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	687a      	ldr	r2, [r7, #4]
 800a7b8:	68b9      	ldr	r1, [r7, #8]
 800a7ba:	68f8      	ldr	r0, [r7, #12]
 800a7bc:	f000 f844 	bl	800a848 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3730      	adds	r7, #48	; 0x30
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a7ca:	b580      	push	{r7, lr}
 800a7cc:	b08a      	sub	sp, #40	; 0x28
 800a7ce:	af02      	add	r7, sp, #8
 800a7d0:	60f8      	str	r0, [r7, #12]
 800a7d2:	60b9      	str	r1, [r7, #8]
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d109      	bne.n	800a7f2 <xQueueGenericCreate+0x28>
 800a7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	613b      	str	r3, [r7, #16]
 800a7f0:	e7fe      	b.n	800a7f0 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d102      	bne.n	800a7fe <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	61fb      	str	r3, [r7, #28]
 800a7fc:	e004      	b.n	800a808 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	68ba      	ldr	r2, [r7, #8]
 800a802:	fb02 f303 	mul.w	r3, r2, r3
 800a806:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a808:	69fb      	ldr	r3, [r7, #28]
 800a80a:	3350      	adds	r3, #80	; 0x50
 800a80c:	4618      	mov	r0, r3
 800a80e:	f002 f8ff 	bl	800ca10 <pvPortMalloc>
 800a812:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a814:	69bb      	ldr	r3, [r7, #24]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d011      	beq.n	800a83e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	3350      	adds	r3, #80	; 0x50
 800a822:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a824:	69bb      	ldr	r3, [r7, #24]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a82c:	79fa      	ldrb	r2, [r7, #7]
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	9300      	str	r3, [sp, #0]
 800a832:	4613      	mov	r3, r2
 800a834:	697a      	ldr	r2, [r7, #20]
 800a836:	68b9      	ldr	r1, [r7, #8]
 800a838:	68f8      	ldr	r0, [r7, #12]
 800a83a:	f000 f805 	bl	800a848 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a83e:	69bb      	ldr	r3, [r7, #24]
	}
 800a840:	4618      	mov	r0, r3
 800a842:	3720      	adds	r7, #32
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	60f8      	str	r0, [r7, #12]
 800a850:	60b9      	str	r1, [r7, #8]
 800a852:	607a      	str	r2, [r7, #4]
 800a854:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d103      	bne.n	800a864 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	69ba      	ldr	r2, [r7, #24]
 800a860:	601a      	str	r2, [r3, #0]
 800a862:	e002      	b.n	800a86a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a876:	2101      	movs	r1, #1
 800a878:	69b8      	ldr	r0, [r7, #24]
 800a87a:	f7ff fecb 	bl	800a614 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	78fa      	ldrb	r2, [r7, #3]
 800a882:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a886:	bf00      	nop
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
	...

0800a890 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b08e      	sub	sp, #56	; 0x38
 800a894:	af00      	add	r7, sp, #0
 800a896:	60f8      	str	r0, [r7, #12]
 800a898:	60b9      	str	r1, [r7, #8]
 800a89a:	607a      	str	r2, [r7, #4]
 800a89c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d109      	bne.n	800a8c0 <xQueueGenericSend+0x30>
 800a8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8be:	e7fe      	b.n	800a8be <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d103      	bne.n	800a8ce <xQueueGenericSend+0x3e>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d101      	bne.n	800a8d2 <xQueueGenericSend+0x42>
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	e000      	b.n	800a8d4 <xQueueGenericSend+0x44>
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d109      	bne.n	800a8ec <xQueueGenericSend+0x5c>
 800a8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8dc:	f383 8811 	msr	BASEPRI, r3
 800a8e0:	f3bf 8f6f 	isb	sy
 800a8e4:	f3bf 8f4f 	dsb	sy
 800a8e8:	627b      	str	r3, [r7, #36]	; 0x24
 800a8ea:	e7fe      	b.n	800a8ea <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	d103      	bne.n	800a8fa <xQueueGenericSend+0x6a>
 800a8f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d101      	bne.n	800a8fe <xQueueGenericSend+0x6e>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e000      	b.n	800a900 <xQueueGenericSend+0x70>
 800a8fe:	2300      	movs	r3, #0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d109      	bne.n	800a918 <xQueueGenericSend+0x88>
 800a904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a908:	f383 8811 	msr	BASEPRI, r3
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	623b      	str	r3, [r7, #32]
 800a916:	e7fe      	b.n	800a916 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a918:	f001 fa16 	bl	800bd48 <xTaskGetSchedulerState>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d102      	bne.n	800a928 <xQueueGenericSend+0x98>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d101      	bne.n	800a92c <xQueueGenericSend+0x9c>
 800a928:	2301      	movs	r3, #1
 800a92a:	e000      	b.n	800a92e <xQueueGenericSend+0x9e>
 800a92c:	2300      	movs	r3, #0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d109      	bne.n	800a946 <xQueueGenericSend+0xb6>
 800a932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a936:	f383 8811 	msr	BASEPRI, r3
 800a93a:	f3bf 8f6f 	isb	sy
 800a93e:	f3bf 8f4f 	dsb	sy
 800a942:	61fb      	str	r3, [r7, #28]
 800a944:	e7fe      	b.n	800a944 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a946:	f001 ff49 	bl	800c7dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a952:	429a      	cmp	r2, r3
 800a954:	d302      	bcc.n	800a95c <xQueueGenericSend+0xcc>
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	2b02      	cmp	r3, #2
 800a95a:	d129      	bne.n	800a9b0 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a95c:	683a      	ldr	r2, [r7, #0]
 800a95e:	68b9      	ldr	r1, [r7, #8]
 800a960:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a962:	f000 fa7c 	bl	800ae5e <prvCopyDataToQueue>
 800a966:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d010      	beq.n	800a992 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a972:	3324      	adds	r3, #36	; 0x24
 800a974:	4618      	mov	r0, r3
 800a976:	f001 f831 	bl	800b9dc <xTaskRemoveFromEventList>
 800a97a:	4603      	mov	r3, r0
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d013      	beq.n	800a9a8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a980:	4b3f      	ldr	r3, [pc, #252]	; (800aa80 <xQueueGenericSend+0x1f0>)
 800a982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a986:	601a      	str	r2, [r3, #0]
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	e00a      	b.n	800a9a8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a994:	2b00      	cmp	r3, #0
 800a996:	d007      	beq.n	800a9a8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a998:	4b39      	ldr	r3, [pc, #228]	; (800aa80 <xQueueGenericSend+0x1f0>)
 800a99a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a99e:	601a      	str	r2, [r3, #0]
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a9a8:	f001 ff46 	bl	800c838 <vPortExitCritical>
				return pdPASS;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e063      	b.n	800aa78 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d103      	bne.n	800a9be <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9b6:	f001 ff3f 	bl	800c838 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	e05c      	b.n	800aa78 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d106      	bne.n	800a9d2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9c4:	f107 0314 	add.w	r3, r7, #20
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f001 f869 	bl	800baa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9d2:	f001 ff31 	bl	800c838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9d6:	f000 fde5 	bl	800b5a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9da:	f001 feff 	bl	800c7dc <vPortEnterCritical>
 800a9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9e4:	b25b      	sxtb	r3, r3
 800a9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ea:	d103      	bne.n	800a9f4 <xQueueGenericSend+0x164>
 800a9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9fa:	b25b      	sxtb	r3, r3
 800a9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa00:	d103      	bne.n	800aa0a <xQueueGenericSend+0x17a>
 800aa02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa0a:	f001 ff15 	bl	800c838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa0e:	1d3a      	adds	r2, r7, #4
 800aa10:	f107 0314 	add.w	r3, r7, #20
 800aa14:	4611      	mov	r1, r2
 800aa16:	4618      	mov	r0, r3
 800aa18:	f001 f858 	bl	800bacc <xTaskCheckForTimeOut>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d124      	bne.n	800aa6c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aa22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa24:	f000 fb13 	bl	800b04e <prvIsQueueFull>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d018      	beq.n	800aa60 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa30:	3310      	adds	r3, #16
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	4611      	mov	r1, r2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f000 ff82 	bl	800b940 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aa3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa3e:	f000 fa9e 	bl	800af7e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aa42:	f000 fdbd 	bl	800b5c0 <xTaskResumeAll>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f47f af7c 	bne.w	800a946 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800aa4e:	4b0c      	ldr	r3, [pc, #48]	; (800aa80 <xQueueGenericSend+0x1f0>)
 800aa50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	f3bf 8f6f 	isb	sy
 800aa5e:	e772      	b.n	800a946 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aa60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa62:	f000 fa8c 	bl	800af7e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa66:	f000 fdab 	bl	800b5c0 <xTaskResumeAll>
 800aa6a:	e76c      	b.n	800a946 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aa6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aa6e:	f000 fa86 	bl	800af7e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa72:	f000 fda5 	bl	800b5c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aa76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3738      	adds	r7, #56	; 0x38
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}
 800aa80:	e000ed04 	.word	0xe000ed04

0800aa84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b08e      	sub	sp, #56	; 0x38
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	607a      	str	r2, [r7, #4]
 800aa90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d109      	bne.n	800aab0 <xQueueGenericSendFromISR+0x2c>
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	f383 8811 	msr	BASEPRI, r3
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	627b      	str	r3, [r7, #36]	; 0x24
 800aaae:	e7fe      	b.n	800aaae <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d103      	bne.n	800aabe <xQueueGenericSendFromISR+0x3a>
 800aab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d101      	bne.n	800aac2 <xQueueGenericSendFromISR+0x3e>
 800aabe:	2301      	movs	r3, #1
 800aac0:	e000      	b.n	800aac4 <xQueueGenericSendFromISR+0x40>
 800aac2:	2300      	movs	r3, #0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d109      	bne.n	800aadc <xQueueGenericSendFromISR+0x58>
 800aac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aacc:	f383 8811 	msr	BASEPRI, r3
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	623b      	str	r3, [r7, #32]
 800aada:	e7fe      	b.n	800aada <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	2b02      	cmp	r3, #2
 800aae0:	d103      	bne.n	800aaea <xQueueGenericSendFromISR+0x66>
 800aae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d101      	bne.n	800aaee <xQueueGenericSendFromISR+0x6a>
 800aaea:	2301      	movs	r3, #1
 800aaec:	e000      	b.n	800aaf0 <xQueueGenericSendFromISR+0x6c>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d109      	bne.n	800ab08 <xQueueGenericSendFromISR+0x84>
 800aaf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf8:	f383 8811 	msr	BASEPRI, r3
 800aafc:	f3bf 8f6f 	isb	sy
 800ab00:	f3bf 8f4f 	dsb	sy
 800ab04:	61fb      	str	r3, [r7, #28]
 800ab06:	e7fe      	b.n	800ab06 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab08:	f001 ff44 	bl	800c994 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ab0c:	f3ef 8211 	mrs	r2, BASEPRI
 800ab10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab14:	f383 8811 	msr	BASEPRI, r3
 800ab18:	f3bf 8f6f 	isb	sy
 800ab1c:	f3bf 8f4f 	dsb	sy
 800ab20:	61ba      	str	r2, [r7, #24]
 800ab22:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ab24:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab26:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d302      	bcc.n	800ab3a <xQueueGenericSendFromISR+0xb6>
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	2b02      	cmp	r3, #2
 800ab38:	d12c      	bne.n	800ab94 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ab3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab44:	683a      	ldr	r2, [r7, #0]
 800ab46:	68b9      	ldr	r1, [r7, #8]
 800ab48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab4a:	f000 f988 	bl	800ae5e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ab4e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ab52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab56:	d112      	bne.n	800ab7e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d016      	beq.n	800ab8e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab62:	3324      	adds	r3, #36	; 0x24
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 ff39 	bl	800b9dc <xTaskRemoveFromEventList>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d00e      	beq.n	800ab8e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00b      	beq.n	800ab8e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	601a      	str	r2, [r3, #0]
 800ab7c:	e007      	b.n	800ab8e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ab7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ab82:	3301      	adds	r3, #1
 800ab84:	b2db      	uxtb	r3, r3
 800ab86:	b25a      	sxtb	r2, r3
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ab92:	e001      	b.n	800ab98 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ab94:	2300      	movs	r3, #0
 800ab96:	637b      	str	r3, [r7, #52]	; 0x34
 800ab98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab9a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3738      	adds	r7, #56	; 0x38
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b08c      	sub	sp, #48	; 0x30
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800abb8:	2300      	movs	r3, #0
 800abba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800abc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d109      	bne.n	800abda <xQueueReceive+0x2e>
	__asm volatile
 800abc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abca:	f383 8811 	msr	BASEPRI, r3
 800abce:	f3bf 8f6f 	isb	sy
 800abd2:	f3bf 8f4f 	dsb	sy
 800abd6:	623b      	str	r3, [r7, #32]
 800abd8:	e7fe      	b.n	800abd8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d103      	bne.n	800abe8 <xQueueReceive+0x3c>
 800abe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d101      	bne.n	800abec <xQueueReceive+0x40>
 800abe8:	2301      	movs	r3, #1
 800abea:	e000      	b.n	800abee <xQueueReceive+0x42>
 800abec:	2300      	movs	r3, #0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d109      	bne.n	800ac06 <xQueueReceive+0x5a>
 800abf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf6:	f383 8811 	msr	BASEPRI, r3
 800abfa:	f3bf 8f6f 	isb	sy
 800abfe:	f3bf 8f4f 	dsb	sy
 800ac02:	61fb      	str	r3, [r7, #28]
 800ac04:	e7fe      	b.n	800ac04 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ac06:	f001 f89f 	bl	800bd48 <xTaskGetSchedulerState>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d102      	bne.n	800ac16 <xQueueReceive+0x6a>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d101      	bne.n	800ac1a <xQueueReceive+0x6e>
 800ac16:	2301      	movs	r3, #1
 800ac18:	e000      	b.n	800ac1c <xQueueReceive+0x70>
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d109      	bne.n	800ac34 <xQueueReceive+0x88>
 800ac20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	61bb      	str	r3, [r7, #24]
 800ac32:	e7fe      	b.n	800ac32 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ac34:	f001 fdd2 	bl	800c7dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d01f      	beq.n	800ac84 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac44:	68b9      	ldr	r1, [r7, #8]
 800ac46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac48:	f000 f973 	bl	800af32 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac4e:	1e5a      	subs	r2, r3, #1
 800ac50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac52:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac56:	691b      	ldr	r3, [r3, #16]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d00f      	beq.n	800ac7c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac5e:	3310      	adds	r3, #16
 800ac60:	4618      	mov	r0, r3
 800ac62:	f000 febb 	bl	800b9dc <xTaskRemoveFromEventList>
 800ac66:	4603      	mov	r3, r0
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d007      	beq.n	800ac7c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ac6c:	4b3c      	ldr	r3, [pc, #240]	; (800ad60 <xQueueReceive+0x1b4>)
 800ac6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac72:	601a      	str	r2, [r3, #0]
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ac7c:	f001 fddc 	bl	800c838 <vPortExitCritical>
				return pdPASS;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e069      	b.n	800ad58 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d103      	bne.n	800ac92 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ac8a:	f001 fdd5 	bl	800c838 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	e062      	b.n	800ad58 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d106      	bne.n	800aca6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac98:	f107 0310 	add.w	r3, r7, #16
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f000 feff 	bl	800baa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aca2:	2301      	movs	r3, #1
 800aca4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aca6:	f001 fdc7 	bl	800c838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800acaa:	f000 fc7b 	bl	800b5a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800acae:	f001 fd95 	bl	800c7dc <vPortEnterCritical>
 800acb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800acb8:	b25b      	sxtb	r3, r3
 800acba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acbe:	d103      	bne.n	800acc8 <xQueueReceive+0x11c>
 800acc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acc2:	2200      	movs	r2, #0
 800acc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800acc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800acce:	b25b      	sxtb	r3, r3
 800acd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd4:	d103      	bne.n	800acde <xQueueReceive+0x132>
 800acd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd8:	2200      	movs	r2, #0
 800acda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800acde:	f001 fdab 	bl	800c838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ace2:	1d3a      	adds	r2, r7, #4
 800ace4:	f107 0310 	add.w	r3, r7, #16
 800ace8:	4611      	mov	r1, r2
 800acea:	4618      	mov	r0, r3
 800acec:	f000 feee 	bl	800bacc <xTaskCheckForTimeOut>
 800acf0:	4603      	mov	r3, r0
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d123      	bne.n	800ad3e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800acf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acf8:	f000 f993 	bl	800b022 <prvIsQueueEmpty>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d017      	beq.n	800ad32 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad04:	3324      	adds	r3, #36	; 0x24
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	4611      	mov	r1, r2
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f000 fe18 	bl	800b940 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ad10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad12:	f000 f934 	bl	800af7e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ad16:	f000 fc53 	bl	800b5c0 <xTaskResumeAll>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d189      	bne.n	800ac34 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800ad20:	4b0f      	ldr	r3, [pc, #60]	; (800ad60 <xQueueReceive+0x1b4>)
 800ad22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad26:	601a      	str	r2, [r3, #0]
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	f3bf 8f6f 	isb	sy
 800ad30:	e780      	b.n	800ac34 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ad32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad34:	f000 f923 	bl	800af7e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad38:	f000 fc42 	bl	800b5c0 <xTaskResumeAll>
 800ad3c:	e77a      	b.n	800ac34 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ad3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad40:	f000 f91d 	bl	800af7e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad44:	f000 fc3c 	bl	800b5c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad4a:	f000 f96a 	bl	800b022 <prvIsQueueEmpty>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f43f af6f 	beq.w	800ac34 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ad56:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3730      	adds	r7, #48	; 0x30
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	e000ed04 	.word	0xe000ed04

0800ad64 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b08e      	sub	sp, #56	; 0x38
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	60f8      	str	r0, [r7, #12]
 800ad6c:	60b9      	str	r1, [r7, #8]
 800ad6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ad74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d109      	bne.n	800ad8e <xQueueReceiveFromISR+0x2a>
 800ad7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	623b      	str	r3, [r7, #32]
 800ad8c:	e7fe      	b.n	800ad8c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d103      	bne.n	800ad9c <xQueueReceiveFromISR+0x38>
 800ad94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d101      	bne.n	800ada0 <xQueueReceiveFromISR+0x3c>
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	e000      	b.n	800ada2 <xQueueReceiveFromISR+0x3e>
 800ada0:	2300      	movs	r3, #0
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d109      	bne.n	800adba <xQueueReceiveFromISR+0x56>
 800ada6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adaa:	f383 8811 	msr	BASEPRI, r3
 800adae:	f3bf 8f6f 	isb	sy
 800adb2:	f3bf 8f4f 	dsb	sy
 800adb6:	61fb      	str	r3, [r7, #28]
 800adb8:	e7fe      	b.n	800adb8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800adba:	f001 fdeb 	bl	800c994 <vPortValidateInterruptPriority>
	__asm volatile
 800adbe:	f3ef 8211 	mrs	r2, BASEPRI
 800adc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc6:	f383 8811 	msr	BASEPRI, r3
 800adca:	f3bf 8f6f 	isb	sy
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	61ba      	str	r2, [r7, #24]
 800add4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800add6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800add8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800addc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adde:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ade0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d02f      	beq.n	800ae46 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ade6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800adf0:	68b9      	ldr	r1, [r7, #8]
 800adf2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800adf4:	f000 f89d 	bl	800af32 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800adf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfa:	1e5a      	subs	r2, r3, #1
 800adfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adfe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ae00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ae04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae08:	d112      	bne.n	800ae30 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d016      	beq.n	800ae40 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae14:	3310      	adds	r3, #16
 800ae16:	4618      	mov	r0, r3
 800ae18:	f000 fde0 	bl	800b9dc <xTaskRemoveFromEventList>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d00e      	beq.n	800ae40 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d00b      	beq.n	800ae40 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	601a      	str	r2, [r3, #0]
 800ae2e:	e007      	b.n	800ae40 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ae30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae34:	3301      	adds	r3, #1
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	b25a      	sxtb	r2, r3
 800ae3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ae40:	2301      	movs	r3, #1
 800ae42:	637b      	str	r3, [r7, #52]	; 0x34
 800ae44:	e001      	b.n	800ae4a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800ae46:	2300      	movs	r3, #0
 800ae48:	637b      	str	r3, [r7, #52]	; 0x34
 800ae4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae4c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3738      	adds	r7, #56	; 0x38
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ae5e:	b580      	push	{r7, lr}
 800ae60:	b086      	sub	sp, #24
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	60f8      	str	r0, [r7, #12]
 800ae66:	60b9      	str	r1, [r7, #8]
 800ae68:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae72:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10d      	bne.n	800ae98 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d14d      	bne.n	800af20 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	689b      	ldr	r3, [r3, #8]
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f000 ff7b 	bl	800bd84 <xTaskPriorityDisinherit>
 800ae8e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2200      	movs	r2, #0
 800ae94:	609a      	str	r2, [r3, #8]
 800ae96:	e043      	b.n	800af20 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d119      	bne.n	800aed2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6858      	ldr	r0, [r3, #4]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aea6:	461a      	mov	r2, r3
 800aea8:	68b9      	ldr	r1, [r7, #8]
 800aeaa:	f002 faf7 	bl	800d49c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	685a      	ldr	r2, [r3, #4]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeb6:	441a      	add	r2, r3
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	685a      	ldr	r2, [r3, #4]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d32b      	bcc.n	800af20 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	605a      	str	r2, [r3, #4]
 800aed0:	e026      	b.n	800af20 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	68d8      	ldr	r0, [r3, #12]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeda:	461a      	mov	r2, r3
 800aedc:	68b9      	ldr	r1, [r7, #8]
 800aede:	f002 fadd 	bl	800d49c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	68da      	ldr	r2, [r3, #12]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeea:	425b      	negs	r3, r3
 800aeec:	441a      	add	r2, r3
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	68da      	ldr	r2, [r3, #12]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d207      	bcs.n	800af0e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	689a      	ldr	r2, [r3, #8]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af06:	425b      	negs	r3, r3
 800af08:	441a      	add	r2, r3
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2b02      	cmp	r3, #2
 800af12:	d105      	bne.n	800af20 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	1c5a      	adds	r2, r3, #1
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800af28:	697b      	ldr	r3, [r7, #20]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3718      	adds	r7, #24
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b082      	sub	sp, #8
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
 800af3a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af40:	2b00      	cmp	r3, #0
 800af42:	d018      	beq.n	800af76 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68da      	ldr	r2, [r3, #12]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af4c:	441a      	add	r2, r3
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	68da      	ldr	r2, [r3, #12]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	689b      	ldr	r3, [r3, #8]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d303      	bcc.n	800af66 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681a      	ldr	r2, [r3, #0]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	68d9      	ldr	r1, [r3, #12]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af6e:	461a      	mov	r2, r3
 800af70:	6838      	ldr	r0, [r7, #0]
 800af72:	f002 fa93 	bl	800d49c <memcpy>
	}
}
 800af76:	bf00      	nop
 800af78:	3708      	adds	r7, #8
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}

0800af7e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800af7e:	b580      	push	{r7, lr}
 800af80:	b084      	sub	sp, #16
 800af82:	af00      	add	r7, sp, #0
 800af84:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800af86:	f001 fc29 	bl	800c7dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af90:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af92:	e011      	b.n	800afb8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d012      	beq.n	800afc2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	3324      	adds	r3, #36	; 0x24
 800afa0:	4618      	mov	r0, r3
 800afa2:	f000 fd1b 	bl	800b9dc <xTaskRemoveFromEventList>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d001      	beq.n	800afb0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800afac:	f000 fdee 	bl	800bb8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800afb0:	7bfb      	ldrb	r3, [r7, #15]
 800afb2:	3b01      	subs	r3, #1
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800afb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	dce9      	bgt.n	800af94 <prvUnlockQueue+0x16>
 800afc0:	e000      	b.n	800afc4 <prvUnlockQueue+0x46>
					break;
 800afc2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	22ff      	movs	r2, #255	; 0xff
 800afc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800afcc:	f001 fc34 	bl	800c838 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800afd0:	f001 fc04 	bl	800c7dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800afda:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800afdc:	e011      	b.n	800b002 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	691b      	ldr	r3, [r3, #16]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d012      	beq.n	800b00c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	3310      	adds	r3, #16
 800afea:	4618      	mov	r0, r3
 800afec:	f000 fcf6 	bl	800b9dc <xTaskRemoveFromEventList>
 800aff0:	4603      	mov	r3, r0
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d001      	beq.n	800affa <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aff6:	f000 fdc9 	bl	800bb8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800affa:	7bbb      	ldrb	r3, [r7, #14]
 800affc:	3b01      	subs	r3, #1
 800affe:	b2db      	uxtb	r3, r3
 800b000:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b002:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b006:	2b00      	cmp	r3, #0
 800b008:	dce9      	bgt.n	800afde <prvUnlockQueue+0x60>
 800b00a:	e000      	b.n	800b00e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b00c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	22ff      	movs	r2, #255	; 0xff
 800b012:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b016:	f001 fc0f 	bl	800c838 <vPortExitCritical>
}
 800b01a:	bf00      	nop
 800b01c:	3710      	adds	r7, #16
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b084      	sub	sp, #16
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b02a:	f001 fbd7 	bl	800c7dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b032:	2b00      	cmp	r3, #0
 800b034:	d102      	bne.n	800b03c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b036:	2301      	movs	r3, #1
 800b038:	60fb      	str	r3, [r7, #12]
 800b03a:	e001      	b.n	800b040 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b03c:	2300      	movs	r3, #0
 800b03e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b040:	f001 fbfa 	bl	800c838 <vPortExitCritical>

	return xReturn;
 800b044:	68fb      	ldr	r3, [r7, #12]
}
 800b046:	4618      	mov	r0, r3
 800b048:	3710      	adds	r7, #16
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b084      	sub	sp, #16
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b056:	f001 fbc1 	bl	800c7dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b062:	429a      	cmp	r2, r3
 800b064:	d102      	bne.n	800b06c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b066:	2301      	movs	r3, #1
 800b068:	60fb      	str	r3, [r7, #12]
 800b06a:	e001      	b.n	800b070 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b06c:	2300      	movs	r3, #0
 800b06e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b070:	f001 fbe2 	bl	800c838 <vPortExitCritical>

	return xReturn;
 800b074:	68fb      	ldr	r3, [r7, #12]
}
 800b076:	4618      	mov	r0, r3
 800b078:	3710      	adds	r7, #16
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
	...

0800b080 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b080:	b480      	push	{r7}
 800b082:	b085      	sub	sp, #20
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b08a:	2300      	movs	r3, #0
 800b08c:	60fb      	str	r3, [r7, #12]
 800b08e:	e014      	b.n	800b0ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b090:	4a0e      	ldr	r2, [pc, #56]	; (800b0cc <vQueueAddToRegistry+0x4c>)
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d10b      	bne.n	800b0b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b09c:	490b      	ldr	r1, [pc, #44]	; (800b0cc <vQueueAddToRegistry+0x4c>)
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	683a      	ldr	r2, [r7, #0]
 800b0a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b0a6:	4a09      	ldr	r2, [pc, #36]	; (800b0cc <vQueueAddToRegistry+0x4c>)
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	00db      	lsls	r3, r3, #3
 800b0ac:	4413      	add	r3, r2
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b0b2:	e005      	b.n	800b0c0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	60fb      	str	r3, [r7, #12]
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2b07      	cmp	r3, #7
 800b0be:	d9e7      	bls.n	800b090 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b0c0:	bf00      	nop
 800b0c2:	3714      	adds	r7, #20
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr
 800b0cc:	20004ff4 	.word	0x20004ff4

0800b0d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b0e0:	f001 fb7c 	bl	800c7dc <vPortEnterCritical>
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b0ea:	b25b      	sxtb	r3, r3
 800b0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0f0:	d103      	bne.n	800b0fa <vQueueWaitForMessageRestricted+0x2a>
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b100:	b25b      	sxtb	r3, r3
 800b102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b106:	d103      	bne.n	800b110 <vQueueWaitForMessageRestricted+0x40>
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	2200      	movs	r2, #0
 800b10c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b110:	f001 fb92 	bl	800c838 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d106      	bne.n	800b12a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	3324      	adds	r3, #36	; 0x24
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	68b9      	ldr	r1, [r7, #8]
 800b124:	4618      	mov	r0, r3
 800b126:	f000 fc2f 	bl	800b988 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b12a:	6978      	ldr	r0, [r7, #20]
 800b12c:	f7ff ff27 	bl	800af7e <prvUnlockQueue>
	}
 800b130:	bf00      	nop
 800b132:	3718      	adds	r7, #24
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b08e      	sub	sp, #56	; 0x38
 800b13c:	af04      	add	r7, sp, #16
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
 800b144:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d109      	bne.n	800b160 <xTaskCreateStatic+0x28>
	__asm volatile
 800b14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	623b      	str	r3, [r7, #32]
 800b15e:	e7fe      	b.n	800b15e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800b160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b162:	2b00      	cmp	r3, #0
 800b164:	d109      	bne.n	800b17a <xTaskCreateStatic+0x42>
 800b166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b16a:	f383 8811 	msr	BASEPRI, r3
 800b16e:	f3bf 8f6f 	isb	sy
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	61fb      	str	r3, [r7, #28]
 800b178:	e7fe      	b.n	800b178 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b17a:	235c      	movs	r3, #92	; 0x5c
 800b17c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	2b5c      	cmp	r3, #92	; 0x5c
 800b182:	d009      	beq.n	800b198 <xTaskCreateStatic+0x60>
 800b184:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b188:	f383 8811 	msr	BASEPRI, r3
 800b18c:	f3bf 8f6f 	isb	sy
 800b190:	f3bf 8f4f 	dsb	sy
 800b194:	61bb      	str	r3, [r7, #24]
 800b196:	e7fe      	b.n	800b196 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b198:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d01e      	beq.n	800b1de <xTaskCreateStatic+0xa6>
 800b1a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d01b      	beq.n	800b1de <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b1ae:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b2:	2202      	movs	r2, #2
 800b1b4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	9303      	str	r3, [sp, #12]
 800b1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1be:	9302      	str	r3, [sp, #8]
 800b1c0:	f107 0314 	add.w	r3, r7, #20
 800b1c4:	9301      	str	r3, [sp, #4]
 800b1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c8:	9300      	str	r3, [sp, #0]
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	687a      	ldr	r2, [r7, #4]
 800b1ce:	68b9      	ldr	r1, [r7, #8]
 800b1d0:	68f8      	ldr	r0, [r7, #12]
 800b1d2:	f000 f850 	bl	800b276 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b1d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b1d8:	f000 f8dc 	bl	800b394 <prvAddNewTaskToReadyList>
 800b1dc:	e001      	b.n	800b1e2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b1e2:	697b      	ldr	r3, [r7, #20]
	}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3728      	adds	r7, #40	; 0x28
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b08c      	sub	sp, #48	; 0x30
 800b1f0:	af04      	add	r7, sp, #16
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	603b      	str	r3, [r7, #0]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b1fc:	88fb      	ldrh	r3, [r7, #6]
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	4618      	mov	r0, r3
 800b202:	f001 fc05 	bl	800ca10 <pvPortMalloc>
 800b206:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d00e      	beq.n	800b22c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b20e:	205c      	movs	r0, #92	; 0x5c
 800b210:	f001 fbfe 	bl	800ca10 <pvPortMalloc>
 800b214:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b216:	69fb      	ldr	r3, [r7, #28]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d003      	beq.n	800b224 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b21c:	69fb      	ldr	r3, [r7, #28]
 800b21e:	697a      	ldr	r2, [r7, #20]
 800b220:	631a      	str	r2, [r3, #48]	; 0x30
 800b222:	e005      	b.n	800b230 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b224:	6978      	ldr	r0, [r7, #20]
 800b226:	f001 fcb5 	bl	800cb94 <vPortFree>
 800b22a:	e001      	b.n	800b230 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b22c:	2300      	movs	r3, #0
 800b22e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d017      	beq.n	800b266 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	2200      	movs	r2, #0
 800b23a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b23e:	88fa      	ldrh	r2, [r7, #6]
 800b240:	2300      	movs	r3, #0
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	69fb      	ldr	r3, [r7, #28]
 800b246:	9302      	str	r3, [sp, #8]
 800b248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b24a:	9301      	str	r3, [sp, #4]
 800b24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	68b9      	ldr	r1, [r7, #8]
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 f80e 	bl	800b276 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b25a:	69f8      	ldr	r0, [r7, #28]
 800b25c:	f000 f89a 	bl	800b394 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b260:	2301      	movs	r3, #1
 800b262:	61bb      	str	r3, [r7, #24]
 800b264:	e002      	b.n	800b26c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b266:	f04f 33ff 	mov.w	r3, #4294967295
 800b26a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b26c:	69bb      	ldr	r3, [r7, #24]
	}
 800b26e:	4618      	mov	r0, r3
 800b270:	3720      	adds	r7, #32
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}

0800b276 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b088      	sub	sp, #32
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	60f8      	str	r0, [r7, #12]
 800b27e:	60b9      	str	r1, [r7, #8]
 800b280:	607a      	str	r2, [r7, #4]
 800b282:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b286:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	461a      	mov	r2, r3
 800b28e:	21a5      	movs	r1, #165	; 0xa5
 800b290:	f002 f90f 	bl	800d4b2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b296:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b29e:	3b01      	subs	r3, #1
 800b2a0:	009b      	lsls	r3, r3, #2
 800b2a2:	4413      	add	r3, r2
 800b2a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b2a6:	69bb      	ldr	r3, [r7, #24]
 800b2a8:	f023 0307 	bic.w	r3, r3, #7
 800b2ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b2ae:	69bb      	ldr	r3, [r7, #24]
 800b2b0:	f003 0307 	and.w	r3, r3, #7
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d009      	beq.n	800b2cc <prvInitialiseNewTask+0x56>
 800b2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	617b      	str	r3, [r7, #20]
 800b2ca:	e7fe      	b.n	800b2ca <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d01f      	beq.n	800b312 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	61fb      	str	r3, [r7, #28]
 800b2d6:	e012      	b.n	800b2fe <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b2d8:	68ba      	ldr	r2, [r7, #8]
 800b2da:	69fb      	ldr	r3, [r7, #28]
 800b2dc:	4413      	add	r3, r2
 800b2de:	7819      	ldrb	r1, [r3, #0]
 800b2e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2e2:	69fb      	ldr	r3, [r7, #28]
 800b2e4:	4413      	add	r3, r2
 800b2e6:	3334      	adds	r3, #52	; 0x34
 800b2e8:	460a      	mov	r2, r1
 800b2ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b2ec:	68ba      	ldr	r2, [r7, #8]
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	4413      	add	r3, r2
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d006      	beq.n	800b306 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b2f8:	69fb      	ldr	r3, [r7, #28]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	61fb      	str	r3, [r7, #28]
 800b2fe:	69fb      	ldr	r3, [r7, #28]
 800b300:	2b0f      	cmp	r3, #15
 800b302:	d9e9      	bls.n	800b2d8 <prvInitialiseNewTask+0x62>
 800b304:	e000      	b.n	800b308 <prvInitialiseNewTask+0x92>
			{
				break;
 800b306:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b30a:	2200      	movs	r2, #0
 800b30c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b310:	e003      	b.n	800b31a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b314:	2200      	movs	r2, #0
 800b316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b31c:	2b37      	cmp	r3, #55	; 0x37
 800b31e:	d901      	bls.n	800b324 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b320:	2337      	movs	r3, #55	; 0x37
 800b322:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b328:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b32c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b32e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b332:	2200      	movs	r2, #0
 800b334:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b338:	3304      	adds	r3, #4
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7ff f8d6 	bl	800a4ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b342:	3318      	adds	r3, #24
 800b344:	4618      	mov	r0, r3
 800b346:	f7ff f8d1 	bl	800a4ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b34a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b34c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b34e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b352:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b358:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b35a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b35c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b35e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b362:	2200      	movs	r2, #0
 800b364:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b368:	2200      	movs	r2, #0
 800b36a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b36e:	683a      	ldr	r2, [r7, #0]
 800b370:	68f9      	ldr	r1, [r7, #12]
 800b372:	69b8      	ldr	r0, [r7, #24]
 800b374:	f001 f90c 	bl	800c590 <pxPortInitialiseStack>
 800b378:	4602      	mov	r2, r0
 800b37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b37c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b37e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b380:	2b00      	cmp	r3, #0
 800b382:	d002      	beq.n	800b38a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b386:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b388:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b38a:	bf00      	nop
 800b38c:	3720      	adds	r7, #32
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
	...

0800b394 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b39c:	f001 fa1e 	bl	800c7dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b3a0:	4b2d      	ldr	r3, [pc, #180]	; (800b458 <prvAddNewTaskToReadyList+0xc4>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3301      	adds	r3, #1
 800b3a6:	4a2c      	ldr	r2, [pc, #176]	; (800b458 <prvAddNewTaskToReadyList+0xc4>)
 800b3a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b3aa:	4b2c      	ldr	r3, [pc, #176]	; (800b45c <prvAddNewTaskToReadyList+0xc8>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d109      	bne.n	800b3c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b3b2:	4a2a      	ldr	r2, [pc, #168]	; (800b45c <prvAddNewTaskToReadyList+0xc8>)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b3b8:	4b27      	ldr	r3, [pc, #156]	; (800b458 <prvAddNewTaskToReadyList+0xc4>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d110      	bne.n	800b3e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b3c0:	f000 fc08 	bl	800bbd4 <prvInitialiseTaskLists>
 800b3c4:	e00d      	b.n	800b3e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b3c6:	4b26      	ldr	r3, [pc, #152]	; (800b460 <prvAddNewTaskToReadyList+0xcc>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d109      	bne.n	800b3e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b3ce:	4b23      	ldr	r3, [pc, #140]	; (800b45c <prvAddNewTaskToReadyList+0xc8>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d802      	bhi.n	800b3e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b3dc:	4a1f      	ldr	r2, [pc, #124]	; (800b45c <prvAddNewTaskToReadyList+0xc8>)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b3e2:	4b20      	ldr	r3, [pc, #128]	; (800b464 <prvAddNewTaskToReadyList+0xd0>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	4a1e      	ldr	r2, [pc, #120]	; (800b464 <prvAddNewTaskToReadyList+0xd0>)
 800b3ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b3ec:	4b1d      	ldr	r3, [pc, #116]	; (800b464 <prvAddNewTaskToReadyList+0xd0>)
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f8:	4b1b      	ldr	r3, [pc, #108]	; (800b468 <prvAddNewTaskToReadyList+0xd4>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d903      	bls.n	800b408 <prvAddNewTaskToReadyList+0x74>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b404:	4a18      	ldr	r2, [pc, #96]	; (800b468 <prvAddNewTaskToReadyList+0xd4>)
 800b406:	6013      	str	r3, [r2, #0]
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b40c:	4613      	mov	r3, r2
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	4413      	add	r3, r2
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	4a15      	ldr	r2, [pc, #84]	; (800b46c <prvAddNewTaskToReadyList+0xd8>)
 800b416:	441a      	add	r2, r3
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	3304      	adds	r3, #4
 800b41c:	4619      	mov	r1, r3
 800b41e:	4610      	mov	r0, r2
 800b420:	f7ff f871 	bl	800a506 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b424:	f001 fa08 	bl	800c838 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b428:	4b0d      	ldr	r3, [pc, #52]	; (800b460 <prvAddNewTaskToReadyList+0xcc>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d00e      	beq.n	800b44e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b430:	4b0a      	ldr	r3, [pc, #40]	; (800b45c <prvAddNewTaskToReadyList+0xc8>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d207      	bcs.n	800b44e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b43e:	4b0c      	ldr	r3, [pc, #48]	; (800b470 <prvAddNewTaskToReadyList+0xdc>)
 800b440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b444:	601a      	str	r2, [r3, #0]
 800b446:	f3bf 8f4f 	dsb	sy
 800b44a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b44e:	bf00      	nop
 800b450:	3708      	adds	r7, #8
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
 800b456:	bf00      	nop
 800b458:	20000c54 	.word	0x20000c54
 800b45c:	20000780 	.word	0x20000780
 800b460:	20000c60 	.word	0x20000c60
 800b464:	20000c70 	.word	0x20000c70
 800b468:	20000c5c 	.word	0x20000c5c
 800b46c:	20000784 	.word	0x20000784
 800b470:	e000ed04 	.word	0xe000ed04

0800b474 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b474:	b580      	push	{r7, lr}
 800b476:	b084      	sub	sp, #16
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b47c:	2300      	movs	r3, #0
 800b47e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d016      	beq.n	800b4b4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b486:	4b13      	ldr	r3, [pc, #76]	; (800b4d4 <vTaskDelay+0x60>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d009      	beq.n	800b4a2 <vTaskDelay+0x2e>
 800b48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b492:	f383 8811 	msr	BASEPRI, r3
 800b496:	f3bf 8f6f 	isb	sy
 800b49a:	f3bf 8f4f 	dsb	sy
 800b49e:	60bb      	str	r3, [r7, #8]
 800b4a0:	e7fe      	b.n	800b4a0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b4a2:	f000 f87f 	bl	800b5a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b4a6:	2100      	movs	r1, #0
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 fcd7 	bl	800be5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b4ae:	f000 f887 	bl	800b5c0 <xTaskResumeAll>
 800b4b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d107      	bne.n	800b4ca <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b4ba:	4b07      	ldr	r3, [pc, #28]	; (800b4d8 <vTaskDelay+0x64>)
 800b4bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4c0:	601a      	str	r2, [r3, #0]
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b4ca:	bf00      	nop
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}
 800b4d2:	bf00      	nop
 800b4d4:	20000c7c 	.word	0x20000c7c
 800b4d8:	e000ed04 	.word	0xe000ed04

0800b4dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b08a      	sub	sp, #40	; 0x28
 800b4e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b4ea:	463a      	mov	r2, r7
 800b4ec:	1d39      	adds	r1, r7, #4
 800b4ee:	f107 0308 	add.w	r3, r7, #8
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7fe ffa6 	bl	800a444 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b4f8:	6839      	ldr	r1, [r7, #0]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	9202      	str	r2, [sp, #8]
 800b500:	9301      	str	r3, [sp, #4]
 800b502:	2300      	movs	r3, #0
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	2300      	movs	r3, #0
 800b508:	460a      	mov	r2, r1
 800b50a:	4920      	ldr	r1, [pc, #128]	; (800b58c <vTaskStartScheduler+0xb0>)
 800b50c:	4820      	ldr	r0, [pc, #128]	; (800b590 <vTaskStartScheduler+0xb4>)
 800b50e:	f7ff fe13 	bl	800b138 <xTaskCreateStatic>
 800b512:	4602      	mov	r2, r0
 800b514:	4b1f      	ldr	r3, [pc, #124]	; (800b594 <vTaskStartScheduler+0xb8>)
 800b516:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b518:	4b1e      	ldr	r3, [pc, #120]	; (800b594 <vTaskStartScheduler+0xb8>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d002      	beq.n	800b526 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b520:	2301      	movs	r3, #1
 800b522:	617b      	str	r3, [r7, #20]
 800b524:	e001      	b.n	800b52a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b526:	2300      	movs	r3, #0
 800b528:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d102      	bne.n	800b536 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b530:	f000 fce8 	bl	800bf04 <xTimerCreateTimerTask>
 800b534:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d115      	bne.n	800b568 <vTaskStartScheduler+0x8c>
 800b53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b540:	f383 8811 	msr	BASEPRI, r3
 800b544:	f3bf 8f6f 	isb	sy
 800b548:	f3bf 8f4f 	dsb	sy
 800b54c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b54e:	4b12      	ldr	r3, [pc, #72]	; (800b598 <vTaskStartScheduler+0xbc>)
 800b550:	f04f 32ff 	mov.w	r2, #4294967295
 800b554:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b556:	4b11      	ldr	r3, [pc, #68]	; (800b59c <vTaskStartScheduler+0xc0>)
 800b558:	2201      	movs	r2, #1
 800b55a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b55c:	4b10      	ldr	r3, [pc, #64]	; (800b5a0 <vTaskStartScheduler+0xc4>)
 800b55e:	2200      	movs	r2, #0
 800b560:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b562:	f001 f89d 	bl	800c6a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b566:	e00d      	b.n	800b584 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b56e:	d109      	bne.n	800b584 <vTaskStartScheduler+0xa8>
 800b570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b574:	f383 8811 	msr	BASEPRI, r3
 800b578:	f3bf 8f6f 	isb	sy
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	60fb      	str	r3, [r7, #12]
 800b582:	e7fe      	b.n	800b582 <vTaskStartScheduler+0xa6>
}
 800b584:	bf00      	nop
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	0800d6a4 	.word	0x0800d6a4
 800b590:	0800bba5 	.word	0x0800bba5
 800b594:	20000c78 	.word	0x20000c78
 800b598:	20000c74 	.word	0x20000c74
 800b59c:	20000c60 	.word	0x20000c60
 800b5a0:	20000c58 	.word	0x20000c58

0800b5a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b5a4:	b480      	push	{r7}
 800b5a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b5a8:	4b04      	ldr	r3, [pc, #16]	; (800b5bc <vTaskSuspendAll+0x18>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	3301      	adds	r3, #1
 800b5ae:	4a03      	ldr	r2, [pc, #12]	; (800b5bc <vTaskSuspendAll+0x18>)
 800b5b0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b5b2:	bf00      	nop
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr
 800b5bc:	20000c7c 	.word	0x20000c7c

0800b5c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b5ce:	4b41      	ldr	r3, [pc, #260]	; (800b6d4 <xTaskResumeAll+0x114>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d109      	bne.n	800b5ea <xTaskResumeAll+0x2a>
 800b5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	603b      	str	r3, [r7, #0]
 800b5e8:	e7fe      	b.n	800b5e8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b5ea:	f001 f8f7 	bl	800c7dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b5ee:	4b39      	ldr	r3, [pc, #228]	; (800b6d4 <xTaskResumeAll+0x114>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	4a37      	ldr	r2, [pc, #220]	; (800b6d4 <xTaskResumeAll+0x114>)
 800b5f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5f8:	4b36      	ldr	r3, [pc, #216]	; (800b6d4 <xTaskResumeAll+0x114>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d162      	bne.n	800b6c6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b600:	4b35      	ldr	r3, [pc, #212]	; (800b6d8 <xTaskResumeAll+0x118>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d05e      	beq.n	800b6c6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b608:	e02f      	b.n	800b66a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b60a:	4b34      	ldr	r3, [pc, #208]	; (800b6dc <xTaskResumeAll+0x11c>)
 800b60c:	68db      	ldr	r3, [r3, #12]
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	3318      	adds	r3, #24
 800b616:	4618      	mov	r0, r3
 800b618:	f7fe ffd2 	bl	800a5c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	3304      	adds	r3, #4
 800b620:	4618      	mov	r0, r3
 800b622:	f7fe ffcd 	bl	800a5c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b62a:	4b2d      	ldr	r3, [pc, #180]	; (800b6e0 <xTaskResumeAll+0x120>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	429a      	cmp	r2, r3
 800b630:	d903      	bls.n	800b63a <xTaskResumeAll+0x7a>
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b636:	4a2a      	ldr	r2, [pc, #168]	; (800b6e0 <xTaskResumeAll+0x120>)
 800b638:	6013      	str	r3, [r2, #0]
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b63e:	4613      	mov	r3, r2
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	4413      	add	r3, r2
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	4a27      	ldr	r2, [pc, #156]	; (800b6e4 <xTaskResumeAll+0x124>)
 800b648:	441a      	add	r2, r3
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3304      	adds	r3, #4
 800b64e:	4619      	mov	r1, r3
 800b650:	4610      	mov	r0, r2
 800b652:	f7fe ff58 	bl	800a506 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b65a:	4b23      	ldr	r3, [pc, #140]	; (800b6e8 <xTaskResumeAll+0x128>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b660:	429a      	cmp	r2, r3
 800b662:	d302      	bcc.n	800b66a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b664:	4b21      	ldr	r3, [pc, #132]	; (800b6ec <xTaskResumeAll+0x12c>)
 800b666:	2201      	movs	r2, #1
 800b668:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b66a:	4b1c      	ldr	r3, [pc, #112]	; (800b6dc <xTaskResumeAll+0x11c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d1cb      	bne.n	800b60a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d001      	beq.n	800b67c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b678:	f000 fb46 	bl	800bd08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b67c:	4b1c      	ldr	r3, [pc, #112]	; (800b6f0 <xTaskResumeAll+0x130>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d010      	beq.n	800b6aa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b688:	f000 f846 	bl	800b718 <xTaskIncrementTick>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d002      	beq.n	800b698 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b692:	4b16      	ldr	r3, [pc, #88]	; (800b6ec <xTaskResumeAll+0x12c>)
 800b694:	2201      	movs	r2, #1
 800b696:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	3b01      	subs	r3, #1
 800b69c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d1f1      	bne.n	800b688 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b6a4:	4b12      	ldr	r3, [pc, #72]	; (800b6f0 <xTaskResumeAll+0x130>)
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b6aa:	4b10      	ldr	r3, [pc, #64]	; (800b6ec <xTaskResumeAll+0x12c>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d009      	beq.n	800b6c6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b6b6:	4b0f      	ldr	r3, [pc, #60]	; (800b6f4 <xTaskResumeAll+0x134>)
 800b6b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6bc:	601a      	str	r2, [r3, #0]
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b6c6:	f001 f8b7 	bl	800c838 <vPortExitCritical>

	return xAlreadyYielded;
 800b6ca:	68bb      	ldr	r3, [r7, #8]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	20000c7c 	.word	0x20000c7c
 800b6d8:	20000c54 	.word	0x20000c54
 800b6dc:	20000c14 	.word	0x20000c14
 800b6e0:	20000c5c 	.word	0x20000c5c
 800b6e4:	20000784 	.word	0x20000784
 800b6e8:	20000780 	.word	0x20000780
 800b6ec:	20000c68 	.word	0x20000c68
 800b6f0:	20000c64 	.word	0x20000c64
 800b6f4:	e000ed04 	.word	0xe000ed04

0800b6f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b083      	sub	sp, #12
 800b6fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b6fe:	4b05      	ldr	r3, [pc, #20]	; (800b714 <xTaskGetTickCount+0x1c>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b704:	687b      	ldr	r3, [r7, #4]
}
 800b706:	4618      	mov	r0, r3
 800b708:	370c      	adds	r7, #12
 800b70a:	46bd      	mov	sp, r7
 800b70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b710:	4770      	bx	lr
 800b712:	bf00      	nop
 800b714:	20000c58 	.word	0x20000c58

0800b718 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b086      	sub	sp, #24
 800b71c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b71e:	2300      	movs	r3, #0
 800b720:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b722:	4b4e      	ldr	r3, [pc, #312]	; (800b85c <xTaskIncrementTick+0x144>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	f040 8088 	bne.w	800b83c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b72c:	4b4c      	ldr	r3, [pc, #304]	; (800b860 <xTaskIncrementTick+0x148>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	3301      	adds	r3, #1
 800b732:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b734:	4a4a      	ldr	r2, [pc, #296]	; (800b860 <xTaskIncrementTick+0x148>)
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d11f      	bne.n	800b780 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b740:	4b48      	ldr	r3, [pc, #288]	; (800b864 <xTaskIncrementTick+0x14c>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d009      	beq.n	800b75e <xTaskIncrementTick+0x46>
 800b74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74e:	f383 8811 	msr	BASEPRI, r3
 800b752:	f3bf 8f6f 	isb	sy
 800b756:	f3bf 8f4f 	dsb	sy
 800b75a:	603b      	str	r3, [r7, #0]
 800b75c:	e7fe      	b.n	800b75c <xTaskIncrementTick+0x44>
 800b75e:	4b41      	ldr	r3, [pc, #260]	; (800b864 <xTaskIncrementTick+0x14c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	60fb      	str	r3, [r7, #12]
 800b764:	4b40      	ldr	r3, [pc, #256]	; (800b868 <xTaskIncrementTick+0x150>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4a3e      	ldr	r2, [pc, #248]	; (800b864 <xTaskIncrementTick+0x14c>)
 800b76a:	6013      	str	r3, [r2, #0]
 800b76c:	4a3e      	ldr	r2, [pc, #248]	; (800b868 <xTaskIncrementTick+0x150>)
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6013      	str	r3, [r2, #0]
 800b772:	4b3e      	ldr	r3, [pc, #248]	; (800b86c <xTaskIncrementTick+0x154>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	3301      	adds	r3, #1
 800b778:	4a3c      	ldr	r2, [pc, #240]	; (800b86c <xTaskIncrementTick+0x154>)
 800b77a:	6013      	str	r3, [r2, #0]
 800b77c:	f000 fac4 	bl	800bd08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b780:	4b3b      	ldr	r3, [pc, #236]	; (800b870 <xTaskIncrementTick+0x158>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	429a      	cmp	r2, r3
 800b788:	d349      	bcc.n	800b81e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b78a:	4b36      	ldr	r3, [pc, #216]	; (800b864 <xTaskIncrementTick+0x14c>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d104      	bne.n	800b79e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b794:	4b36      	ldr	r3, [pc, #216]	; (800b870 <xTaskIncrementTick+0x158>)
 800b796:	f04f 32ff 	mov.w	r2, #4294967295
 800b79a:	601a      	str	r2, [r3, #0]
					break;
 800b79c:	e03f      	b.n	800b81e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b79e:	4b31      	ldr	r3, [pc, #196]	; (800b864 <xTaskIncrementTick+0x14c>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68db      	ldr	r3, [r3, #12]
 800b7a4:	68db      	ldr	r3, [r3, #12]
 800b7a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d203      	bcs.n	800b7be <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b7b6:	4a2e      	ldr	r2, [pc, #184]	; (800b870 <xTaskIncrementTick+0x158>)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b7bc:	e02f      	b.n	800b81e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7be:	68bb      	ldr	r3, [r7, #8]
 800b7c0:	3304      	adds	r3, #4
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7fe fefc 	bl	800a5c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	3318      	adds	r3, #24
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f7fe fef3 	bl	800a5c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7de:	4b25      	ldr	r3, [pc, #148]	; (800b874 <xTaskIncrementTick+0x15c>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d903      	bls.n	800b7ee <xTaskIncrementTick+0xd6>
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ea:	4a22      	ldr	r2, [pc, #136]	; (800b874 <xTaskIncrementTick+0x15c>)
 800b7ec:	6013      	str	r3, [r2, #0]
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4413      	add	r3, r2
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	4a1f      	ldr	r2, [pc, #124]	; (800b878 <xTaskIncrementTick+0x160>)
 800b7fc:	441a      	add	r2, r3
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	3304      	adds	r3, #4
 800b802:	4619      	mov	r1, r3
 800b804:	4610      	mov	r0, r2
 800b806:	f7fe fe7e 	bl	800a506 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b80e:	4b1b      	ldr	r3, [pc, #108]	; (800b87c <xTaskIncrementTick+0x164>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b814:	429a      	cmp	r2, r3
 800b816:	d3b8      	bcc.n	800b78a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b818:	2301      	movs	r3, #1
 800b81a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b81c:	e7b5      	b.n	800b78a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b81e:	4b17      	ldr	r3, [pc, #92]	; (800b87c <xTaskIncrementTick+0x164>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b824:	4914      	ldr	r1, [pc, #80]	; (800b878 <xTaskIncrementTick+0x160>)
 800b826:	4613      	mov	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4413      	add	r3, r2
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	440b      	add	r3, r1
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2b01      	cmp	r3, #1
 800b834:	d907      	bls.n	800b846 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800b836:	2301      	movs	r3, #1
 800b838:	617b      	str	r3, [r7, #20]
 800b83a:	e004      	b.n	800b846 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b83c:	4b10      	ldr	r3, [pc, #64]	; (800b880 <xTaskIncrementTick+0x168>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	3301      	adds	r3, #1
 800b842:	4a0f      	ldr	r2, [pc, #60]	; (800b880 <xTaskIncrementTick+0x168>)
 800b844:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b846:	4b0f      	ldr	r3, [pc, #60]	; (800b884 <xTaskIncrementTick+0x16c>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d001      	beq.n	800b852 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800b84e:	2301      	movs	r3, #1
 800b850:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b852:	697b      	ldr	r3, [r7, #20]
}
 800b854:	4618      	mov	r0, r3
 800b856:	3718      	adds	r7, #24
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}
 800b85c:	20000c7c 	.word	0x20000c7c
 800b860:	20000c58 	.word	0x20000c58
 800b864:	20000c0c 	.word	0x20000c0c
 800b868:	20000c10 	.word	0x20000c10
 800b86c:	20000c6c 	.word	0x20000c6c
 800b870:	20000c74 	.word	0x20000c74
 800b874:	20000c5c 	.word	0x20000c5c
 800b878:	20000784 	.word	0x20000784
 800b87c:	20000780 	.word	0x20000780
 800b880:	20000c64 	.word	0x20000c64
 800b884:	20000c68 	.word	0x20000c68

0800b888 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b888:	b480      	push	{r7}
 800b88a:	b085      	sub	sp, #20
 800b88c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b88e:	4b27      	ldr	r3, [pc, #156]	; (800b92c <vTaskSwitchContext+0xa4>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d003      	beq.n	800b89e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b896:	4b26      	ldr	r3, [pc, #152]	; (800b930 <vTaskSwitchContext+0xa8>)
 800b898:	2201      	movs	r2, #1
 800b89a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b89c:	e040      	b.n	800b920 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b89e:	4b24      	ldr	r3, [pc, #144]	; (800b930 <vTaskSwitchContext+0xa8>)
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8a4:	4b23      	ldr	r3, [pc, #140]	; (800b934 <vTaskSwitchContext+0xac>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	60fb      	str	r3, [r7, #12]
 800b8aa:	e00f      	b.n	800b8cc <vTaskSwitchContext+0x44>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d109      	bne.n	800b8c6 <vTaskSwitchContext+0x3e>
 800b8b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b6:	f383 8811 	msr	BASEPRI, r3
 800b8ba:	f3bf 8f6f 	isb	sy
 800b8be:	f3bf 8f4f 	dsb	sy
 800b8c2:	607b      	str	r3, [r7, #4]
 800b8c4:	e7fe      	b.n	800b8c4 <vTaskSwitchContext+0x3c>
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	3b01      	subs	r3, #1
 800b8ca:	60fb      	str	r3, [r7, #12]
 800b8cc:	491a      	ldr	r1, [pc, #104]	; (800b938 <vTaskSwitchContext+0xb0>)
 800b8ce:	68fa      	ldr	r2, [r7, #12]
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	4413      	add	r3, r2
 800b8d6:	009b      	lsls	r3, r3, #2
 800b8d8:	440b      	add	r3, r1
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d0e5      	beq.n	800b8ac <vTaskSwitchContext+0x24>
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	4613      	mov	r3, r2
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	4413      	add	r3, r2
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	4a13      	ldr	r2, [pc, #76]	; (800b938 <vTaskSwitchContext+0xb0>)
 800b8ec:	4413      	add	r3, r2
 800b8ee:	60bb      	str	r3, [r7, #8]
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	685a      	ldr	r2, [r3, #4]
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	605a      	str	r2, [r3, #4]
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	685a      	ldr	r2, [r3, #4]
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	3308      	adds	r3, #8
 800b902:	429a      	cmp	r2, r3
 800b904:	d104      	bne.n	800b910 <vTaskSwitchContext+0x88>
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	685a      	ldr	r2, [r3, #4]
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	605a      	str	r2, [r3, #4]
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	68db      	ldr	r3, [r3, #12]
 800b916:	4a09      	ldr	r2, [pc, #36]	; (800b93c <vTaskSwitchContext+0xb4>)
 800b918:	6013      	str	r3, [r2, #0]
 800b91a:	4a06      	ldr	r2, [pc, #24]	; (800b934 <vTaskSwitchContext+0xac>)
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6013      	str	r3, [r2, #0]
}
 800b920:	bf00      	nop
 800b922:	3714      	adds	r7, #20
 800b924:	46bd      	mov	sp, r7
 800b926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92a:	4770      	bx	lr
 800b92c:	20000c7c 	.word	0x20000c7c
 800b930:	20000c68 	.word	0x20000c68
 800b934:	20000c5c 	.word	0x20000c5c
 800b938:	20000784 	.word	0x20000784
 800b93c:	20000780 	.word	0x20000780

0800b940 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d109      	bne.n	800b964 <vTaskPlaceOnEventList+0x24>
 800b950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b954:	f383 8811 	msr	BASEPRI, r3
 800b958:	f3bf 8f6f 	isb	sy
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	60fb      	str	r3, [r7, #12]
 800b962:	e7fe      	b.n	800b962 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b964:	4b07      	ldr	r3, [pc, #28]	; (800b984 <vTaskPlaceOnEventList+0x44>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3318      	adds	r3, #24
 800b96a:	4619      	mov	r1, r3
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f7fe fdee 	bl	800a54e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b972:	2101      	movs	r1, #1
 800b974:	6838      	ldr	r0, [r7, #0]
 800b976:	f000 fa71 	bl	800be5c <prvAddCurrentTaskToDelayedList>
}
 800b97a:	bf00      	nop
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	20000780 	.word	0x20000780

0800b988 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b086      	sub	sp, #24
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d109      	bne.n	800b9ae <vTaskPlaceOnEventListRestricted+0x26>
 800b99a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b99e:	f383 8811 	msr	BASEPRI, r3
 800b9a2:	f3bf 8f6f 	isb	sy
 800b9a6:	f3bf 8f4f 	dsb	sy
 800b9aa:	617b      	str	r3, [r7, #20]
 800b9ac:	e7fe      	b.n	800b9ac <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9ae:	4b0a      	ldr	r3, [pc, #40]	; (800b9d8 <vTaskPlaceOnEventListRestricted+0x50>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	3318      	adds	r3, #24
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	68f8      	ldr	r0, [r7, #12]
 800b9b8:	f7fe fda5 	bl	800a506 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800b9c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b9c6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b9c8:	6879      	ldr	r1, [r7, #4]
 800b9ca:	68b8      	ldr	r0, [r7, #8]
 800b9cc:	f000 fa46 	bl	800be5c <prvAddCurrentTaskToDelayedList>
	}
 800b9d0:	bf00      	nop
 800b9d2:	3718      	adds	r7, #24
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	20000780 	.word	0x20000780

0800b9dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b086      	sub	sp, #24
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d109      	bne.n	800ba06 <xTaskRemoveFromEventList+0x2a>
 800b9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f6:	f383 8811 	msr	BASEPRI, r3
 800b9fa:	f3bf 8f6f 	isb	sy
 800b9fe:	f3bf 8f4f 	dsb	sy
 800ba02:	60fb      	str	r3, [r7, #12]
 800ba04:	e7fe      	b.n	800ba04 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	3318      	adds	r3, #24
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7fe fdd8 	bl	800a5c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba10:	4b1d      	ldr	r3, [pc, #116]	; (800ba88 <xTaskRemoveFromEventList+0xac>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d11d      	bne.n	800ba54 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	3304      	adds	r3, #4
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f7fe fdcf 	bl	800a5c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba26:	4b19      	ldr	r3, [pc, #100]	; (800ba8c <xTaskRemoveFromEventList+0xb0>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d903      	bls.n	800ba36 <xTaskRemoveFromEventList+0x5a>
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba32:	4a16      	ldr	r2, [pc, #88]	; (800ba8c <xTaskRemoveFromEventList+0xb0>)
 800ba34:	6013      	str	r3, [r2, #0]
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4413      	add	r3, r2
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	4a13      	ldr	r2, [pc, #76]	; (800ba90 <xTaskRemoveFromEventList+0xb4>)
 800ba44:	441a      	add	r2, r3
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	3304      	adds	r3, #4
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	4610      	mov	r0, r2
 800ba4e:	f7fe fd5a 	bl	800a506 <vListInsertEnd>
 800ba52:	e005      	b.n	800ba60 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	3318      	adds	r3, #24
 800ba58:	4619      	mov	r1, r3
 800ba5a:	480e      	ldr	r0, [pc, #56]	; (800ba94 <xTaskRemoveFromEventList+0xb8>)
 800ba5c:	f7fe fd53 	bl	800a506 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba60:	693b      	ldr	r3, [r7, #16]
 800ba62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba64:	4b0c      	ldr	r3, [pc, #48]	; (800ba98 <xTaskRemoveFromEventList+0xbc>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d905      	bls.n	800ba7a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba72:	4b0a      	ldr	r3, [pc, #40]	; (800ba9c <xTaskRemoveFromEventList+0xc0>)
 800ba74:	2201      	movs	r2, #1
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	e001      	b.n	800ba7e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba7e:	697b      	ldr	r3, [r7, #20]
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3718      	adds	r7, #24
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	20000c7c 	.word	0x20000c7c
 800ba8c:	20000c5c 	.word	0x20000c5c
 800ba90:	20000784 	.word	0x20000784
 800ba94:	20000c14 	.word	0x20000c14
 800ba98:	20000780 	.word	0x20000780
 800ba9c:	20000c68 	.word	0x20000c68

0800baa0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800baa0:	b480      	push	{r7}
 800baa2:	b083      	sub	sp, #12
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800baa8:	4b06      	ldr	r3, [pc, #24]	; (800bac4 <vTaskInternalSetTimeOutState+0x24>)
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bab0:	4b05      	ldr	r3, [pc, #20]	; (800bac8 <vTaskInternalSetTimeOutState+0x28>)
 800bab2:	681a      	ldr	r2, [r3, #0]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	605a      	str	r2, [r3, #4]
}
 800bab8:	bf00      	nop
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr
 800bac4:	20000c6c 	.word	0x20000c6c
 800bac8:	20000c58 	.word	0x20000c58

0800bacc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b088      	sub	sp, #32
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d109      	bne.n	800baf0 <xTaskCheckForTimeOut+0x24>
 800badc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae0:	f383 8811 	msr	BASEPRI, r3
 800bae4:	f3bf 8f6f 	isb	sy
 800bae8:	f3bf 8f4f 	dsb	sy
 800baec:	613b      	str	r3, [r7, #16]
 800baee:	e7fe      	b.n	800baee <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d109      	bne.n	800bb0a <xTaskCheckForTimeOut+0x3e>
 800baf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bafa:	f383 8811 	msr	BASEPRI, r3
 800bafe:	f3bf 8f6f 	isb	sy
 800bb02:	f3bf 8f4f 	dsb	sy
 800bb06:	60fb      	str	r3, [r7, #12]
 800bb08:	e7fe      	b.n	800bb08 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800bb0a:	f000 fe67 	bl	800c7dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bb0e:	4b1d      	ldr	r3, [pc, #116]	; (800bb84 <xTaskCheckForTimeOut+0xb8>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	69ba      	ldr	r2, [r7, #24]
 800bb1a:	1ad3      	subs	r3, r2, r3
 800bb1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb26:	d102      	bne.n	800bb2e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	61fb      	str	r3, [r7, #28]
 800bb2c:	e023      	b.n	800bb76 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681a      	ldr	r2, [r3, #0]
 800bb32:	4b15      	ldr	r3, [pc, #84]	; (800bb88 <xTaskCheckForTimeOut+0xbc>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d007      	beq.n	800bb4a <xTaskCheckForTimeOut+0x7e>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	69ba      	ldr	r2, [r7, #24]
 800bb40:	429a      	cmp	r2, r3
 800bb42:	d302      	bcc.n	800bb4a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bb44:	2301      	movs	r3, #1
 800bb46:	61fb      	str	r3, [r7, #28]
 800bb48:	e015      	b.n	800bb76 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	697a      	ldr	r2, [r7, #20]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d20b      	bcs.n	800bb6c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	681a      	ldr	r2, [r3, #0]
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	1ad2      	subs	r2, r2, r3
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f7ff ff9d 	bl	800baa0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bb66:	2300      	movs	r3, #0
 800bb68:	61fb      	str	r3, [r7, #28]
 800bb6a:	e004      	b.n	800bb76 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bb72:	2301      	movs	r3, #1
 800bb74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bb76:	f000 fe5f 	bl	800c838 <vPortExitCritical>

	return xReturn;
 800bb7a:	69fb      	ldr	r3, [r7, #28]
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3720      	adds	r7, #32
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}
 800bb84:	20000c58 	.word	0x20000c58
 800bb88:	20000c6c 	.word	0x20000c6c

0800bb8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb90:	4b03      	ldr	r3, [pc, #12]	; (800bba0 <vTaskMissedYield+0x14>)
 800bb92:	2201      	movs	r2, #1
 800bb94:	601a      	str	r2, [r3, #0]
}
 800bb96:	bf00      	nop
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9e:	4770      	bx	lr
 800bba0:	20000c68 	.word	0x20000c68

0800bba4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bbac:	f000 f852 	bl	800bc54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bbb0:	4b06      	ldr	r3, [pc, #24]	; (800bbcc <prvIdleTask+0x28>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d9f9      	bls.n	800bbac <prvIdleTask+0x8>
			{
				taskYIELD();
 800bbb8:	4b05      	ldr	r3, [pc, #20]	; (800bbd0 <prvIdleTask+0x2c>)
 800bbba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbbe:	601a      	str	r2, [r3, #0]
 800bbc0:	f3bf 8f4f 	dsb	sy
 800bbc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bbc8:	e7f0      	b.n	800bbac <prvIdleTask+0x8>
 800bbca:	bf00      	nop
 800bbcc:	20000784 	.word	0x20000784
 800bbd0:	e000ed04 	.word	0xe000ed04

0800bbd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b082      	sub	sp, #8
 800bbd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbda:	2300      	movs	r3, #0
 800bbdc:	607b      	str	r3, [r7, #4]
 800bbde:	e00c      	b.n	800bbfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bbe0:	687a      	ldr	r2, [r7, #4]
 800bbe2:	4613      	mov	r3, r2
 800bbe4:	009b      	lsls	r3, r3, #2
 800bbe6:	4413      	add	r3, r2
 800bbe8:	009b      	lsls	r3, r3, #2
 800bbea:	4a12      	ldr	r2, [pc, #72]	; (800bc34 <prvInitialiseTaskLists+0x60>)
 800bbec:	4413      	add	r3, r2
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f7fe fc5c 	bl	800a4ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	607b      	str	r3, [r7, #4]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2b37      	cmp	r3, #55	; 0x37
 800bbfe:	d9ef      	bls.n	800bbe0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bc00:	480d      	ldr	r0, [pc, #52]	; (800bc38 <prvInitialiseTaskLists+0x64>)
 800bc02:	f7fe fc53 	bl	800a4ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bc06:	480d      	ldr	r0, [pc, #52]	; (800bc3c <prvInitialiseTaskLists+0x68>)
 800bc08:	f7fe fc50 	bl	800a4ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bc0c:	480c      	ldr	r0, [pc, #48]	; (800bc40 <prvInitialiseTaskLists+0x6c>)
 800bc0e:	f7fe fc4d 	bl	800a4ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bc12:	480c      	ldr	r0, [pc, #48]	; (800bc44 <prvInitialiseTaskLists+0x70>)
 800bc14:	f7fe fc4a 	bl	800a4ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bc18:	480b      	ldr	r0, [pc, #44]	; (800bc48 <prvInitialiseTaskLists+0x74>)
 800bc1a:	f7fe fc47 	bl	800a4ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bc1e:	4b0b      	ldr	r3, [pc, #44]	; (800bc4c <prvInitialiseTaskLists+0x78>)
 800bc20:	4a05      	ldr	r2, [pc, #20]	; (800bc38 <prvInitialiseTaskLists+0x64>)
 800bc22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bc24:	4b0a      	ldr	r3, [pc, #40]	; (800bc50 <prvInitialiseTaskLists+0x7c>)
 800bc26:	4a05      	ldr	r2, [pc, #20]	; (800bc3c <prvInitialiseTaskLists+0x68>)
 800bc28:	601a      	str	r2, [r3, #0]
}
 800bc2a:	bf00      	nop
 800bc2c:	3708      	adds	r7, #8
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	20000784 	.word	0x20000784
 800bc38:	20000be4 	.word	0x20000be4
 800bc3c:	20000bf8 	.word	0x20000bf8
 800bc40:	20000c14 	.word	0x20000c14
 800bc44:	20000c28 	.word	0x20000c28
 800bc48:	20000c40 	.word	0x20000c40
 800bc4c:	20000c0c 	.word	0x20000c0c
 800bc50:	20000c10 	.word	0x20000c10

0800bc54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc5a:	e019      	b.n	800bc90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bc5c:	f000 fdbe 	bl	800c7dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc60:	4b0f      	ldr	r3, [pc, #60]	; (800bca0 <prvCheckTasksWaitingTermination+0x4c>)
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	68db      	ldr	r3, [r3, #12]
 800bc66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	3304      	adds	r3, #4
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f7fe fca7 	bl	800a5c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bc72:	4b0c      	ldr	r3, [pc, #48]	; (800bca4 <prvCheckTasksWaitingTermination+0x50>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	3b01      	subs	r3, #1
 800bc78:	4a0a      	ldr	r2, [pc, #40]	; (800bca4 <prvCheckTasksWaitingTermination+0x50>)
 800bc7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc7c:	4b0a      	ldr	r3, [pc, #40]	; (800bca8 <prvCheckTasksWaitingTermination+0x54>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	3b01      	subs	r3, #1
 800bc82:	4a09      	ldr	r2, [pc, #36]	; (800bca8 <prvCheckTasksWaitingTermination+0x54>)
 800bc84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc86:	f000 fdd7 	bl	800c838 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 f80e 	bl	800bcac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc90:	4b05      	ldr	r3, [pc, #20]	; (800bca8 <prvCheckTasksWaitingTermination+0x54>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d1e1      	bne.n	800bc5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	20000c28 	.word	0x20000c28
 800bca4:	20000c54 	.word	0x20000c54
 800bca8:	20000c3c 	.word	0x20000c3c

0800bcac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d108      	bne.n	800bcd0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f000 ff66 	bl	800cb94 <vPortFree>
				vPortFree( pxTCB );
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f000 ff63 	bl	800cb94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bcce:	e017      	b.n	800bd00 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d103      	bne.n	800bce2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 ff5a 	bl	800cb94 <vPortFree>
	}
 800bce0:	e00e      	b.n	800bd00 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bce8:	2b02      	cmp	r3, #2
 800bcea:	d009      	beq.n	800bd00 <prvDeleteTCB+0x54>
 800bcec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	60fb      	str	r3, [r7, #12]
 800bcfe:	e7fe      	b.n	800bcfe <prvDeleteTCB+0x52>
	}
 800bd00:	bf00      	nop
 800bd02:	3710      	adds	r7, #16
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}

0800bd08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b083      	sub	sp, #12
 800bd0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd0e:	4b0c      	ldr	r3, [pc, #48]	; (800bd40 <prvResetNextTaskUnblockTime+0x38>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d104      	bne.n	800bd22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bd18:	4b0a      	ldr	r3, [pc, #40]	; (800bd44 <prvResetNextTaskUnblockTime+0x3c>)
 800bd1a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bd20:	e008      	b.n	800bd34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd22:	4b07      	ldr	r3, [pc, #28]	; (800bd40 <prvResetNextTaskUnblockTime+0x38>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	68db      	ldr	r3, [r3, #12]
 800bd28:	68db      	ldr	r3, [r3, #12]
 800bd2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	685b      	ldr	r3, [r3, #4]
 800bd30:	4a04      	ldr	r2, [pc, #16]	; (800bd44 <prvResetNextTaskUnblockTime+0x3c>)
 800bd32:	6013      	str	r3, [r2, #0]
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr
 800bd40:	20000c0c 	.word	0x20000c0c
 800bd44:	20000c74 	.word	0x20000c74

0800bd48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bd48:	b480      	push	{r7}
 800bd4a:	b083      	sub	sp, #12
 800bd4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd4e:	4b0b      	ldr	r3, [pc, #44]	; (800bd7c <xTaskGetSchedulerState+0x34>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d102      	bne.n	800bd5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd56:	2301      	movs	r3, #1
 800bd58:	607b      	str	r3, [r7, #4]
 800bd5a:	e008      	b.n	800bd6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd5c:	4b08      	ldr	r3, [pc, #32]	; (800bd80 <xTaskGetSchedulerState+0x38>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d102      	bne.n	800bd6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bd64:	2302      	movs	r3, #2
 800bd66:	607b      	str	r3, [r7, #4]
 800bd68:	e001      	b.n	800bd6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd6e:	687b      	ldr	r3, [r7, #4]
	}
 800bd70:	4618      	mov	r0, r3
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr
 800bd7c:	20000c60 	.word	0x20000c60
 800bd80:	20000c7c 	.word	0x20000c7c

0800bd84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b086      	sub	sp, #24
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bd90:	2300      	movs	r3, #0
 800bd92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d054      	beq.n	800be44 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bd9a:	4b2d      	ldr	r3, [pc, #180]	; (800be50 <xTaskPriorityDisinherit+0xcc>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	693a      	ldr	r2, [r7, #16]
 800bda0:	429a      	cmp	r2, r3
 800bda2:	d009      	beq.n	800bdb8 <xTaskPriorityDisinherit+0x34>
 800bda4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda8:	f383 8811 	msr	BASEPRI, r3
 800bdac:	f3bf 8f6f 	isb	sy
 800bdb0:	f3bf 8f4f 	dsb	sy
 800bdb4:	60fb      	str	r3, [r7, #12]
 800bdb6:	e7fe      	b.n	800bdb6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d109      	bne.n	800bdd4 <xTaskPriorityDisinherit+0x50>
 800bdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc4:	f383 8811 	msr	BASEPRI, r3
 800bdc8:	f3bf 8f6f 	isb	sy
 800bdcc:	f3bf 8f4f 	dsb	sy
 800bdd0:	60bb      	str	r3, [r7, #8]
 800bdd2:	e7fe      	b.n	800bdd2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdd8:	1e5a      	subs	r2, r3, #1
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bde6:	429a      	cmp	r2, r3
 800bde8:	d02c      	beq.n	800be44 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d128      	bne.n	800be44 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	3304      	adds	r3, #4
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe fbe2 	bl	800a5c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be14:	4b0f      	ldr	r3, [pc, #60]	; (800be54 <xTaskPriorityDisinherit+0xd0>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d903      	bls.n	800be24 <xTaskPriorityDisinherit+0xa0>
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be20:	4a0c      	ldr	r2, [pc, #48]	; (800be54 <xTaskPriorityDisinherit+0xd0>)
 800be22:	6013      	str	r3, [r2, #0]
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be28:	4613      	mov	r3, r2
 800be2a:	009b      	lsls	r3, r3, #2
 800be2c:	4413      	add	r3, r2
 800be2e:	009b      	lsls	r3, r3, #2
 800be30:	4a09      	ldr	r2, [pc, #36]	; (800be58 <xTaskPriorityDisinherit+0xd4>)
 800be32:	441a      	add	r2, r3
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	3304      	adds	r3, #4
 800be38:	4619      	mov	r1, r3
 800be3a:	4610      	mov	r0, r2
 800be3c:	f7fe fb63 	bl	800a506 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800be44:	697b      	ldr	r3, [r7, #20]
	}
 800be46:	4618      	mov	r0, r3
 800be48:	3718      	adds	r7, #24
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	20000780 	.word	0x20000780
 800be54:	20000c5c 	.word	0x20000c5c
 800be58:	20000784 	.word	0x20000784

0800be5c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be66:	4b21      	ldr	r3, [pc, #132]	; (800beec <prvAddCurrentTaskToDelayedList+0x90>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be6c:	4b20      	ldr	r3, [pc, #128]	; (800bef0 <prvAddCurrentTaskToDelayedList+0x94>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	3304      	adds	r3, #4
 800be72:	4618      	mov	r0, r3
 800be74:	f7fe fba4 	bl	800a5c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be7e:	d10a      	bne.n	800be96 <prvAddCurrentTaskToDelayedList+0x3a>
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d007      	beq.n	800be96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be86:	4b1a      	ldr	r3, [pc, #104]	; (800bef0 <prvAddCurrentTaskToDelayedList+0x94>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	3304      	adds	r3, #4
 800be8c:	4619      	mov	r1, r3
 800be8e:	4819      	ldr	r0, [pc, #100]	; (800bef4 <prvAddCurrentTaskToDelayedList+0x98>)
 800be90:	f7fe fb39 	bl	800a506 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800be94:	e026      	b.n	800bee4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be96:	68fa      	ldr	r2, [r7, #12]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4413      	add	r3, r2
 800be9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be9e:	4b14      	ldr	r3, [pc, #80]	; (800bef0 <prvAddCurrentTaskToDelayedList+0x94>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	68ba      	ldr	r2, [r7, #8]
 800bea4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bea6:	68ba      	ldr	r2, [r7, #8]
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	429a      	cmp	r2, r3
 800beac:	d209      	bcs.n	800bec2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800beae:	4b12      	ldr	r3, [pc, #72]	; (800bef8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	4b0f      	ldr	r3, [pc, #60]	; (800bef0 <prvAddCurrentTaskToDelayedList+0x94>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	3304      	adds	r3, #4
 800beb8:	4619      	mov	r1, r3
 800beba:	4610      	mov	r0, r2
 800bebc:	f7fe fb47 	bl	800a54e <vListInsert>
}
 800bec0:	e010      	b.n	800bee4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bec2:	4b0e      	ldr	r3, [pc, #56]	; (800befc <prvAddCurrentTaskToDelayedList+0xa0>)
 800bec4:	681a      	ldr	r2, [r3, #0]
 800bec6:	4b0a      	ldr	r3, [pc, #40]	; (800bef0 <prvAddCurrentTaskToDelayedList+0x94>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	3304      	adds	r3, #4
 800becc:	4619      	mov	r1, r3
 800bece:	4610      	mov	r0, r2
 800bed0:	f7fe fb3d 	bl	800a54e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bed4:	4b0a      	ldr	r3, [pc, #40]	; (800bf00 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	68ba      	ldr	r2, [r7, #8]
 800beda:	429a      	cmp	r2, r3
 800bedc:	d202      	bcs.n	800bee4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bede:	4a08      	ldr	r2, [pc, #32]	; (800bf00 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	6013      	str	r3, [r2, #0]
}
 800bee4:	bf00      	nop
 800bee6:	3710      	adds	r7, #16
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	20000c58 	.word	0x20000c58
 800bef0:	20000780 	.word	0x20000780
 800bef4:	20000c40 	.word	0x20000c40
 800bef8:	20000c10 	.word	0x20000c10
 800befc:	20000c0c 	.word	0x20000c0c
 800bf00:	20000c74 	.word	0x20000c74

0800bf04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b08a      	sub	sp, #40	; 0x28
 800bf08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bf0e:	f000 faff 	bl	800c510 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bf12:	4b1c      	ldr	r3, [pc, #112]	; (800bf84 <xTimerCreateTimerTask+0x80>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d021      	beq.n	800bf5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bf22:	1d3a      	adds	r2, r7, #4
 800bf24:	f107 0108 	add.w	r1, r7, #8
 800bf28:	f107 030c 	add.w	r3, r7, #12
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f7fe faa3 	bl	800a478 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bf32:	6879      	ldr	r1, [r7, #4]
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	68fa      	ldr	r2, [r7, #12]
 800bf38:	9202      	str	r2, [sp, #8]
 800bf3a:	9301      	str	r3, [sp, #4]
 800bf3c:	2302      	movs	r3, #2
 800bf3e:	9300      	str	r3, [sp, #0]
 800bf40:	2300      	movs	r3, #0
 800bf42:	460a      	mov	r2, r1
 800bf44:	4910      	ldr	r1, [pc, #64]	; (800bf88 <xTimerCreateTimerTask+0x84>)
 800bf46:	4811      	ldr	r0, [pc, #68]	; (800bf8c <xTimerCreateTimerTask+0x88>)
 800bf48:	f7ff f8f6 	bl	800b138 <xTaskCreateStatic>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	4b10      	ldr	r3, [pc, #64]	; (800bf90 <xTimerCreateTimerTask+0x8c>)
 800bf50:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bf52:	4b0f      	ldr	r3, [pc, #60]	; (800bf90 <xTimerCreateTimerTask+0x8c>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d001      	beq.n	800bf5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d109      	bne.n	800bf78 <xTimerCreateTimerTask+0x74>
 800bf64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf68:	f383 8811 	msr	BASEPRI, r3
 800bf6c:	f3bf 8f6f 	isb	sy
 800bf70:	f3bf 8f4f 	dsb	sy
 800bf74:	613b      	str	r3, [r7, #16]
 800bf76:	e7fe      	b.n	800bf76 <xTimerCreateTimerTask+0x72>
	return xReturn;
 800bf78:	697b      	ldr	r3, [r7, #20]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3718      	adds	r7, #24
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	20000cb0 	.word	0x20000cb0
 800bf88:	0800d6ac 	.word	0x0800d6ac
 800bf8c:	0800c0c5 	.word	0x0800c0c5
 800bf90:	20000cb4 	.word	0x20000cb4

0800bf94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b08a      	sub	sp, #40	; 0x28
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	60f8      	str	r0, [r7, #12]
 800bf9c:	60b9      	str	r1, [r7, #8]
 800bf9e:	607a      	str	r2, [r7, #4]
 800bfa0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d109      	bne.n	800bfc0 <xTimerGenericCommand+0x2c>
 800bfac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfb0:	f383 8811 	msr	BASEPRI, r3
 800bfb4:	f3bf 8f6f 	isb	sy
 800bfb8:	f3bf 8f4f 	dsb	sy
 800bfbc:	623b      	str	r3, [r7, #32]
 800bfbe:	e7fe      	b.n	800bfbe <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bfc0:	4b19      	ldr	r3, [pc, #100]	; (800c028 <xTimerGenericCommand+0x94>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d02a      	beq.n	800c01e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	2b05      	cmp	r3, #5
 800bfd8:	dc18      	bgt.n	800c00c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bfda:	f7ff feb5 	bl	800bd48 <xTaskGetSchedulerState>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	2b02      	cmp	r3, #2
 800bfe2:	d109      	bne.n	800bff8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bfe4:	4b10      	ldr	r3, [pc, #64]	; (800c028 <xTimerGenericCommand+0x94>)
 800bfe6:	6818      	ldr	r0, [r3, #0]
 800bfe8:	f107 0110 	add.w	r1, r7, #16
 800bfec:	2300      	movs	r3, #0
 800bfee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bff0:	f7fe fc4e 	bl	800a890 <xQueueGenericSend>
 800bff4:	6278      	str	r0, [r7, #36]	; 0x24
 800bff6:	e012      	b.n	800c01e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bff8:	4b0b      	ldr	r3, [pc, #44]	; (800c028 <xTimerGenericCommand+0x94>)
 800bffa:	6818      	ldr	r0, [r3, #0]
 800bffc:	f107 0110 	add.w	r1, r7, #16
 800c000:	2300      	movs	r3, #0
 800c002:	2200      	movs	r2, #0
 800c004:	f7fe fc44 	bl	800a890 <xQueueGenericSend>
 800c008:	6278      	str	r0, [r7, #36]	; 0x24
 800c00a:	e008      	b.n	800c01e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c00c:	4b06      	ldr	r3, [pc, #24]	; (800c028 <xTimerGenericCommand+0x94>)
 800c00e:	6818      	ldr	r0, [r3, #0]
 800c010:	f107 0110 	add.w	r1, r7, #16
 800c014:	2300      	movs	r3, #0
 800c016:	683a      	ldr	r2, [r7, #0]
 800c018:	f7fe fd34 	bl	800aa84 <xQueueGenericSendFromISR>
 800c01c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c020:	4618      	mov	r0, r3
 800c022:	3728      	adds	r7, #40	; 0x28
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}
 800c028:	20000cb0 	.word	0x20000cb0

0800c02c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b088      	sub	sp, #32
 800c030:	af02      	add	r7, sp, #8
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c036:	4b22      	ldr	r3, [pc, #136]	; (800c0c0 <prvProcessExpiredTimer+0x94>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	68db      	ldr	r3, [r3, #12]
 800c03c:	68db      	ldr	r3, [r3, #12]
 800c03e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	3304      	adds	r3, #4
 800c044:	4618      	mov	r0, r3
 800c046:	f7fe fabb 	bl	800a5c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c050:	f003 0304 	and.w	r3, r3, #4
 800c054:	2b00      	cmp	r3, #0
 800c056:	d021      	beq.n	800c09c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	699a      	ldr	r2, [r3, #24]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	18d1      	adds	r1, r2, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	683a      	ldr	r2, [r7, #0]
 800c064:	6978      	ldr	r0, [r7, #20]
 800c066:	f000 f8d1 	bl	800c20c <prvInsertTimerInActiveList>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d01e      	beq.n	800c0ae <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c070:	2300      	movs	r3, #0
 800c072:	9300      	str	r3, [sp, #0]
 800c074:	2300      	movs	r3, #0
 800c076:	687a      	ldr	r2, [r7, #4]
 800c078:	2100      	movs	r1, #0
 800c07a:	6978      	ldr	r0, [r7, #20]
 800c07c:	f7ff ff8a 	bl	800bf94 <xTimerGenericCommand>
 800c080:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d112      	bne.n	800c0ae <prvProcessExpiredTimer+0x82>
 800c088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c08c:	f383 8811 	msr	BASEPRI, r3
 800c090:	f3bf 8f6f 	isb	sy
 800c094:	f3bf 8f4f 	dsb	sy
 800c098:	60fb      	str	r3, [r7, #12]
 800c09a:	e7fe      	b.n	800c09a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0a2:	f023 0301 	bic.w	r3, r3, #1
 800c0a6:	b2da      	uxtb	r2, r3
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ae:	697b      	ldr	r3, [r7, #20]
 800c0b0:	6a1b      	ldr	r3, [r3, #32]
 800c0b2:	6978      	ldr	r0, [r7, #20]
 800c0b4:	4798      	blx	r3
}
 800c0b6:	bf00      	nop
 800c0b8:	3718      	adds	r7, #24
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}
 800c0be:	bf00      	nop
 800c0c0:	20000ca8 	.word	0x20000ca8

0800c0c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b084      	sub	sp, #16
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c0cc:	f107 0308 	add.w	r3, r7, #8
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f000 f857 	bl	800c184 <prvGetNextExpireTime>
 800c0d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	4619      	mov	r1, r3
 800c0dc:	68f8      	ldr	r0, [r7, #12]
 800c0de:	f000 f803 	bl	800c0e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c0e2:	f000 f8d5 	bl	800c290 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c0e6:	e7f1      	b.n	800c0cc <prvTimerTask+0x8>

0800c0e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c0f2:	f7ff fa57 	bl	800b5a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c0f6:	f107 0308 	add.w	r3, r7, #8
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f000 f866 	bl	800c1cc <prvSampleTimeNow>
 800c100:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d130      	bne.n	800c16a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d10a      	bne.n	800c124 <prvProcessTimerOrBlockTask+0x3c>
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	429a      	cmp	r2, r3
 800c114:	d806      	bhi.n	800c124 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c116:	f7ff fa53 	bl	800b5c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c11a:	68f9      	ldr	r1, [r7, #12]
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f7ff ff85 	bl	800c02c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c122:	e024      	b.n	800c16e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d008      	beq.n	800c13c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c12a:	4b13      	ldr	r3, [pc, #76]	; (800c178 <prvProcessTimerOrBlockTask+0x90>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d101      	bne.n	800c138 <prvProcessTimerOrBlockTask+0x50>
 800c134:	2301      	movs	r3, #1
 800c136:	e000      	b.n	800c13a <prvProcessTimerOrBlockTask+0x52>
 800c138:	2300      	movs	r3, #0
 800c13a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c13c:	4b0f      	ldr	r3, [pc, #60]	; (800c17c <prvProcessTimerOrBlockTask+0x94>)
 800c13e:	6818      	ldr	r0, [r3, #0]
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	1ad3      	subs	r3, r2, r3
 800c146:	683a      	ldr	r2, [r7, #0]
 800c148:	4619      	mov	r1, r3
 800c14a:	f7fe ffc1 	bl	800b0d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c14e:	f7ff fa37 	bl	800b5c0 <xTaskResumeAll>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d10a      	bne.n	800c16e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c158:	4b09      	ldr	r3, [pc, #36]	; (800c180 <prvProcessTimerOrBlockTask+0x98>)
 800c15a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c15e:	601a      	str	r2, [r3, #0]
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	f3bf 8f6f 	isb	sy
}
 800c168:	e001      	b.n	800c16e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c16a:	f7ff fa29 	bl	800b5c0 <xTaskResumeAll>
}
 800c16e:	bf00      	nop
 800c170:	3710      	adds	r7, #16
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
 800c176:	bf00      	nop
 800c178:	20000cac 	.word	0x20000cac
 800c17c:	20000cb0 	.word	0x20000cb0
 800c180:	e000ed04 	.word	0xe000ed04

0800c184 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c184:	b480      	push	{r7}
 800c186:	b085      	sub	sp, #20
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c18c:	4b0e      	ldr	r3, [pc, #56]	; (800c1c8 <prvGetNextExpireTime+0x44>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d101      	bne.n	800c19a <prvGetNextExpireTime+0x16>
 800c196:	2201      	movs	r2, #1
 800c198:	e000      	b.n	800c19c <prvGetNextExpireTime+0x18>
 800c19a:	2200      	movs	r2, #0
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d105      	bne.n	800c1b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1a8:	4b07      	ldr	r3, [pc, #28]	; (800c1c8 <prvGetNextExpireTime+0x44>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	68db      	ldr	r3, [r3, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	60fb      	str	r3, [r7, #12]
 800c1b2:	e001      	b.n	800c1b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3714      	adds	r7, #20
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	20000ca8 	.word	0x20000ca8

0800c1cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c1d4:	f7ff fa90 	bl	800b6f8 <xTaskGetTickCount>
 800c1d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c1da:	4b0b      	ldr	r3, [pc, #44]	; (800c208 <prvSampleTimeNow+0x3c>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	68fa      	ldr	r2, [r7, #12]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d205      	bcs.n	800c1f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c1e4:	f000 f930 	bl	800c448 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2201      	movs	r2, #1
 800c1ec:	601a      	str	r2, [r3, #0]
 800c1ee:	e002      	b.n	800c1f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c1f6:	4a04      	ldr	r2, [pc, #16]	; (800c208 <prvSampleTimeNow+0x3c>)
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	20000cb8 	.word	0x20000cb8

0800c20c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b086      	sub	sp, #24
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	607a      	str	r2, [r7, #4]
 800c218:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c21a:	2300      	movs	r3, #0
 800c21c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	68fa      	ldr	r2, [r7, #12]
 800c228:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c22a:	68ba      	ldr	r2, [r7, #8]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	429a      	cmp	r2, r3
 800c230:	d812      	bhi.n	800c258 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	1ad2      	subs	r2, r2, r3
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	699b      	ldr	r3, [r3, #24]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d302      	bcc.n	800c246 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c240:	2301      	movs	r3, #1
 800c242:	617b      	str	r3, [r7, #20]
 800c244:	e01b      	b.n	800c27e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c246:	4b10      	ldr	r3, [pc, #64]	; (800c288 <prvInsertTimerInActiveList+0x7c>)
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	3304      	adds	r3, #4
 800c24e:	4619      	mov	r1, r3
 800c250:	4610      	mov	r0, r2
 800c252:	f7fe f97c 	bl	800a54e <vListInsert>
 800c256:	e012      	b.n	800c27e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d206      	bcs.n	800c26e <prvInsertTimerInActiveList+0x62>
 800c260:	68ba      	ldr	r2, [r7, #8]
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	429a      	cmp	r2, r3
 800c266:	d302      	bcc.n	800c26e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c268:	2301      	movs	r3, #1
 800c26a:	617b      	str	r3, [r7, #20]
 800c26c:	e007      	b.n	800c27e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c26e:	4b07      	ldr	r3, [pc, #28]	; (800c28c <prvInsertTimerInActiveList+0x80>)
 800c270:	681a      	ldr	r2, [r3, #0]
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	3304      	adds	r3, #4
 800c276:	4619      	mov	r1, r3
 800c278:	4610      	mov	r0, r2
 800c27a:	f7fe f968 	bl	800a54e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c27e:	697b      	ldr	r3, [r7, #20]
}
 800c280:	4618      	mov	r0, r3
 800c282:	3718      	adds	r7, #24
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	20000cac 	.word	0x20000cac
 800c28c:	20000ca8 	.word	0x20000ca8

0800c290 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b08e      	sub	sp, #56	; 0x38
 800c294:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c296:	e0c6      	b.n	800c426 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	da17      	bge.n	800c2ce <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c29e:	1d3b      	adds	r3, r7, #4
 800c2a0:	3304      	adds	r3, #4
 800c2a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c2a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d109      	bne.n	800c2be <prvProcessReceivedCommands+0x2e>
 800c2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ae:	f383 8811 	msr	BASEPRI, r3
 800c2b2:	f3bf 8f6f 	isb	sy
 800c2b6:	f3bf 8f4f 	dsb	sy
 800c2ba:	61fb      	str	r3, [r7, #28]
 800c2bc:	e7fe      	b.n	800c2bc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2c4:	6850      	ldr	r0, [r2, #4]
 800c2c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2c8:	6892      	ldr	r2, [r2, #8]
 800c2ca:	4611      	mov	r1, r2
 800c2cc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	f2c0 80a7 	blt.w	800c424 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c2da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2dc:	695b      	ldr	r3, [r3, #20]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d004      	beq.n	800c2ec <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f7fe f96a 	bl	800a5c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c2ec:	463b      	mov	r3, r7
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f7ff ff6c 	bl	800c1cc <prvSampleTimeNow>
 800c2f4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	2b09      	cmp	r3, #9
 800c2fa:	f200 8094 	bhi.w	800c426 <prvProcessReceivedCommands+0x196>
 800c2fe:	a201      	add	r2, pc, #4	; (adr r2, 800c304 <prvProcessReceivedCommands+0x74>)
 800c300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c304:	0800c32d 	.word	0x0800c32d
 800c308:	0800c32d 	.word	0x0800c32d
 800c30c:	0800c32d 	.word	0x0800c32d
 800c310:	0800c39f 	.word	0x0800c39f
 800c314:	0800c3b3 	.word	0x0800c3b3
 800c318:	0800c3fb 	.word	0x0800c3fb
 800c31c:	0800c32d 	.word	0x0800c32d
 800c320:	0800c32d 	.word	0x0800c32d
 800c324:	0800c39f 	.word	0x0800c39f
 800c328:	0800c3b3 	.word	0x0800c3b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c32e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c332:	f043 0301 	orr.w	r3, r3, #1
 800c336:	b2da      	uxtb	r2, r3
 800c338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c33a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c33e:	68ba      	ldr	r2, [r7, #8]
 800c340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c342:	699b      	ldr	r3, [r3, #24]
 800c344:	18d1      	adds	r1, r2, r3
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c34a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c34c:	f7ff ff5e 	bl	800c20c <prvInsertTimerInActiveList>
 800c350:	4603      	mov	r3, r0
 800c352:	2b00      	cmp	r3, #0
 800c354:	d067      	beq.n	800c426 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c358:	6a1b      	ldr	r3, [r3, #32]
 800c35a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c35c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c360:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c364:	f003 0304 	and.w	r3, r3, #4
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d05c      	beq.n	800c426 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c36c:	68ba      	ldr	r2, [r7, #8]
 800c36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c370:	699b      	ldr	r3, [r3, #24]
 800c372:	441a      	add	r2, r3
 800c374:	2300      	movs	r3, #0
 800c376:	9300      	str	r3, [sp, #0]
 800c378:	2300      	movs	r3, #0
 800c37a:	2100      	movs	r1, #0
 800c37c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c37e:	f7ff fe09 	bl	800bf94 <xTimerGenericCommand>
 800c382:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c384:	6a3b      	ldr	r3, [r7, #32]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d14d      	bne.n	800c426 <prvProcessReceivedCommands+0x196>
 800c38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38e:	f383 8811 	msr	BASEPRI, r3
 800c392:	f3bf 8f6f 	isb	sy
 800c396:	f3bf 8f4f 	dsb	sy
 800c39a:	61bb      	str	r3, [r7, #24]
 800c39c:	e7fe      	b.n	800c39c <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3a4:	f023 0301 	bic.w	r3, r3, #1
 800c3a8:	b2da      	uxtb	r2, r3
 800c3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c3b0:	e039      	b.n	800c426 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c3b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3b8:	f043 0301 	orr.w	r3, r3, #1
 800c3bc:	b2da      	uxtb	r2, r3
 800c3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c3c4:	68ba      	ldr	r2, [r7, #8]
 800c3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3cc:	699b      	ldr	r3, [r3, #24]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d109      	bne.n	800c3e6 <prvProcessReceivedCommands+0x156>
 800c3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d6:	f383 8811 	msr	BASEPRI, r3
 800c3da:	f3bf 8f6f 	isb	sy
 800c3de:	f3bf 8f4f 	dsb	sy
 800c3e2:	617b      	str	r3, [r7, #20]
 800c3e4:	e7fe      	b.n	800c3e4 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c3e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e8:	699a      	ldr	r2, [r3, #24]
 800c3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ec:	18d1      	adds	r1, r2, r3
 800c3ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3f4:	f7ff ff0a 	bl	800c20c <prvInsertTimerInActiveList>
					break;
 800c3f8:	e015      	b.n	800c426 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c400:	f003 0302 	and.w	r3, r3, #2
 800c404:	2b00      	cmp	r3, #0
 800c406:	d103      	bne.n	800c410 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800c408:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c40a:	f000 fbc3 	bl	800cb94 <vPortFree>
 800c40e:	e00a      	b.n	800c426 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c412:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c416:	f023 0301 	bic.w	r3, r3, #1
 800c41a:	b2da      	uxtb	r2, r3
 800c41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c422:	e000      	b.n	800c426 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c424:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c426:	4b07      	ldr	r3, [pc, #28]	; (800c444 <prvProcessReceivedCommands+0x1b4>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	1d39      	adds	r1, r7, #4
 800c42c:	2200      	movs	r2, #0
 800c42e:	4618      	mov	r0, r3
 800c430:	f7fe fbbc 	bl	800abac <xQueueReceive>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	f47f af2e 	bne.w	800c298 <prvProcessReceivedCommands+0x8>
	}
}
 800c43c:	bf00      	nop
 800c43e:	3730      	adds	r7, #48	; 0x30
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}
 800c444:	20000cb0 	.word	0x20000cb0

0800c448 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b088      	sub	sp, #32
 800c44c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c44e:	e047      	b.n	800c4e0 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c450:	4b2d      	ldr	r3, [pc, #180]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	68db      	ldr	r3, [r3, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c45a:	4b2b      	ldr	r3, [pc, #172]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	68db      	ldr	r3, [r3, #12]
 800c462:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	3304      	adds	r3, #4
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fe f8a9 	bl	800a5c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	6a1b      	ldr	r3, [r3, #32]
 800c472:	68f8      	ldr	r0, [r7, #12]
 800c474:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c47c:	f003 0304 	and.w	r3, r3, #4
 800c480:	2b00      	cmp	r3, #0
 800c482:	d02d      	beq.n	800c4e0 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	699b      	ldr	r3, [r3, #24]
 800c488:	693a      	ldr	r2, [r7, #16]
 800c48a:	4413      	add	r3, r2
 800c48c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	429a      	cmp	r2, r3
 800c494:	d90e      	bls.n	800c4b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c4a2:	4b19      	ldr	r3, [pc, #100]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	4610      	mov	r0, r2
 800c4ae:	f7fe f84e 	bl	800a54e <vListInsert>
 800c4b2:	e015      	b.n	800c4e0 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	2100      	movs	r1, #0
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	f7ff fd68 	bl	800bf94 <xTimerGenericCommand>
 800c4c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d109      	bne.n	800c4e0 <prvSwitchTimerLists+0x98>
 800c4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4d0:	f383 8811 	msr	BASEPRI, r3
 800c4d4:	f3bf 8f6f 	isb	sy
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	603b      	str	r3, [r7, #0]
 800c4de:	e7fe      	b.n	800c4de <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c4e0:	4b09      	ldr	r3, [pc, #36]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1b2      	bne.n	800c450 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c4ea:	4b07      	ldr	r3, [pc, #28]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c4f0:	4b06      	ldr	r3, [pc, #24]	; (800c50c <prvSwitchTimerLists+0xc4>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	4a04      	ldr	r2, [pc, #16]	; (800c508 <prvSwitchTimerLists+0xc0>)
 800c4f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c4f8:	4a04      	ldr	r2, [pc, #16]	; (800c50c <prvSwitchTimerLists+0xc4>)
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	6013      	str	r3, [r2, #0]
}
 800c4fe:	bf00      	nop
 800c500:	3718      	adds	r7, #24
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}
 800c506:	bf00      	nop
 800c508:	20000ca8 	.word	0x20000ca8
 800c50c:	20000cac 	.word	0x20000cac

0800c510 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c516:	f000 f961 	bl	800c7dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c51a:	4b15      	ldr	r3, [pc, #84]	; (800c570 <prvCheckForValidListAndQueue+0x60>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d120      	bne.n	800c564 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c522:	4814      	ldr	r0, [pc, #80]	; (800c574 <prvCheckForValidListAndQueue+0x64>)
 800c524:	f7fd ffc2 	bl	800a4ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c528:	4813      	ldr	r0, [pc, #76]	; (800c578 <prvCheckForValidListAndQueue+0x68>)
 800c52a:	f7fd ffbf 	bl	800a4ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c52e:	4b13      	ldr	r3, [pc, #76]	; (800c57c <prvCheckForValidListAndQueue+0x6c>)
 800c530:	4a10      	ldr	r2, [pc, #64]	; (800c574 <prvCheckForValidListAndQueue+0x64>)
 800c532:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c534:	4b12      	ldr	r3, [pc, #72]	; (800c580 <prvCheckForValidListAndQueue+0x70>)
 800c536:	4a10      	ldr	r2, [pc, #64]	; (800c578 <prvCheckForValidListAndQueue+0x68>)
 800c538:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c53a:	2300      	movs	r3, #0
 800c53c:	9300      	str	r3, [sp, #0]
 800c53e:	4b11      	ldr	r3, [pc, #68]	; (800c584 <prvCheckForValidListAndQueue+0x74>)
 800c540:	4a11      	ldr	r2, [pc, #68]	; (800c588 <prvCheckForValidListAndQueue+0x78>)
 800c542:	2110      	movs	r1, #16
 800c544:	200a      	movs	r0, #10
 800c546:	f7fe f8cd 	bl	800a6e4 <xQueueGenericCreateStatic>
 800c54a:	4602      	mov	r2, r0
 800c54c:	4b08      	ldr	r3, [pc, #32]	; (800c570 <prvCheckForValidListAndQueue+0x60>)
 800c54e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c550:	4b07      	ldr	r3, [pc, #28]	; (800c570 <prvCheckForValidListAndQueue+0x60>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d005      	beq.n	800c564 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c558:	4b05      	ldr	r3, [pc, #20]	; (800c570 <prvCheckForValidListAndQueue+0x60>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	490b      	ldr	r1, [pc, #44]	; (800c58c <prvCheckForValidListAndQueue+0x7c>)
 800c55e:	4618      	mov	r0, r3
 800c560:	f7fe fd8e 	bl	800b080 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c564:	f000 f968 	bl	800c838 <vPortExitCritical>
}
 800c568:	bf00      	nop
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	20000cb0 	.word	0x20000cb0
 800c574:	20000c80 	.word	0x20000c80
 800c578:	20000c94 	.word	0x20000c94
 800c57c:	20000ca8 	.word	0x20000ca8
 800c580:	20000cac 	.word	0x20000cac
 800c584:	20000d5c 	.word	0x20000d5c
 800c588:	20000cbc 	.word	0x20000cbc
 800c58c:	0800d6b4 	.word	0x0800d6b4

0800c590 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c590:	b480      	push	{r7}
 800c592:	b085      	sub	sp, #20
 800c594:	af00      	add	r7, sp, #0
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	3b04      	subs	r3, #4
 800c5a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c5a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	3b04      	subs	r3, #4
 800c5ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	f023 0201 	bic.w	r2, r3, #1
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	3b04      	subs	r3, #4
 800c5be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c5c0:	4a0c      	ldr	r2, [pc, #48]	; (800c5f4 <pxPortInitialiseStack+0x64>)
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	3b14      	subs	r3, #20
 800c5ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c5cc:	687a      	ldr	r2, [r7, #4]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	3b04      	subs	r3, #4
 800c5d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f06f 0202 	mvn.w	r2, #2
 800c5de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	3b20      	subs	r3, #32
 800c5e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3714      	adds	r7, #20
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f2:	4770      	bx	lr
 800c5f4:	0800c5f9 	.word	0x0800c5f9

0800c5f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b085      	sub	sp, #20
 800c5fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c5fe:	2300      	movs	r3, #0
 800c600:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c602:	4b11      	ldr	r3, [pc, #68]	; (800c648 <prvTaskExitError+0x50>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c60a:	d009      	beq.n	800c620 <prvTaskExitError+0x28>
 800c60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c610:	f383 8811 	msr	BASEPRI, r3
 800c614:	f3bf 8f6f 	isb	sy
 800c618:	f3bf 8f4f 	dsb	sy
 800c61c:	60fb      	str	r3, [r7, #12]
 800c61e:	e7fe      	b.n	800c61e <prvTaskExitError+0x26>
 800c620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c624:	f383 8811 	msr	BASEPRI, r3
 800c628:	f3bf 8f6f 	isb	sy
 800c62c:	f3bf 8f4f 	dsb	sy
 800c630:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c632:	bf00      	nop
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d0fc      	beq.n	800c634 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c63a:	bf00      	nop
 800c63c:	3714      	adds	r7, #20
 800c63e:	46bd      	mov	sp, r7
 800c640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c644:	4770      	bx	lr
 800c646:	bf00      	nop
 800c648:	2000002c 	.word	0x2000002c
 800c64c:	00000000 	.word	0x00000000

0800c650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c650:	4b07      	ldr	r3, [pc, #28]	; (800c670 <pxCurrentTCBConst2>)
 800c652:	6819      	ldr	r1, [r3, #0]
 800c654:	6808      	ldr	r0, [r1, #0]
 800c656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c65a:	f380 8809 	msr	PSP, r0
 800c65e:	f3bf 8f6f 	isb	sy
 800c662:	f04f 0000 	mov.w	r0, #0
 800c666:	f380 8811 	msr	BASEPRI, r0
 800c66a:	4770      	bx	lr
 800c66c:	f3af 8000 	nop.w

0800c670 <pxCurrentTCBConst2>:
 800c670:	20000780 	.word	0x20000780
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c674:	bf00      	nop
 800c676:	bf00      	nop

0800c678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c678:	4808      	ldr	r0, [pc, #32]	; (800c69c <prvPortStartFirstTask+0x24>)
 800c67a:	6800      	ldr	r0, [r0, #0]
 800c67c:	6800      	ldr	r0, [r0, #0]
 800c67e:	f380 8808 	msr	MSP, r0
 800c682:	f04f 0000 	mov.w	r0, #0
 800c686:	f380 8814 	msr	CONTROL, r0
 800c68a:	b662      	cpsie	i
 800c68c:	b661      	cpsie	f
 800c68e:	f3bf 8f4f 	dsb	sy
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	df00      	svc	0
 800c698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c69a:	bf00      	nop
 800c69c:	e000ed08 	.word	0xe000ed08

0800c6a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b086      	sub	sp, #24
 800c6a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c6a6:	4b44      	ldr	r3, [pc, #272]	; (800c7b8 <xPortStartScheduler+0x118>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	4a44      	ldr	r2, [pc, #272]	; (800c7bc <xPortStartScheduler+0x11c>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d109      	bne.n	800c6c4 <xPortStartScheduler+0x24>
 800c6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b4:	f383 8811 	msr	BASEPRI, r3
 800c6b8:	f3bf 8f6f 	isb	sy
 800c6bc:	f3bf 8f4f 	dsb	sy
 800c6c0:	613b      	str	r3, [r7, #16]
 800c6c2:	e7fe      	b.n	800c6c2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c6c4:	4b3c      	ldr	r3, [pc, #240]	; (800c7b8 <xPortStartScheduler+0x118>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a3d      	ldr	r2, [pc, #244]	; (800c7c0 <xPortStartScheduler+0x120>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d109      	bne.n	800c6e2 <xPortStartScheduler+0x42>
 800c6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d2:	f383 8811 	msr	BASEPRI, r3
 800c6d6:	f3bf 8f6f 	isb	sy
 800c6da:	f3bf 8f4f 	dsb	sy
 800c6de:	60fb      	str	r3, [r7, #12]
 800c6e0:	e7fe      	b.n	800c6e0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c6e2:	4b38      	ldr	r3, [pc, #224]	; (800c7c4 <xPortStartScheduler+0x124>)
 800c6e4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	22ff      	movs	r2, #255	; 0xff
 800c6f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c6fc:	78fb      	ldrb	r3, [r7, #3]
 800c6fe:	b2db      	uxtb	r3, r3
 800c700:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c704:	b2da      	uxtb	r2, r3
 800c706:	4b30      	ldr	r3, [pc, #192]	; (800c7c8 <xPortStartScheduler+0x128>)
 800c708:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c70a:	4b30      	ldr	r3, [pc, #192]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c70c:	2207      	movs	r2, #7
 800c70e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c710:	e009      	b.n	800c726 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c712:	4b2e      	ldr	r3, [pc, #184]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	3b01      	subs	r3, #1
 800c718:	4a2c      	ldr	r2, [pc, #176]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c71a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c71c:	78fb      	ldrb	r3, [r7, #3]
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	005b      	lsls	r3, r3, #1
 800c722:	b2db      	uxtb	r3, r3
 800c724:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c726:	78fb      	ldrb	r3, [r7, #3]
 800c728:	b2db      	uxtb	r3, r3
 800c72a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c72e:	2b80      	cmp	r3, #128	; 0x80
 800c730:	d0ef      	beq.n	800c712 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c732:	4b26      	ldr	r3, [pc, #152]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f1c3 0307 	rsb	r3, r3, #7
 800c73a:	2b04      	cmp	r3, #4
 800c73c:	d009      	beq.n	800c752 <xPortStartScheduler+0xb2>
 800c73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	60bb      	str	r3, [r7, #8]
 800c750:	e7fe      	b.n	800c750 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c752:	4b1e      	ldr	r3, [pc, #120]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	021b      	lsls	r3, r3, #8
 800c758:	4a1c      	ldr	r2, [pc, #112]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c75a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c75c:	4b1b      	ldr	r3, [pc, #108]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c764:	4a19      	ldr	r2, [pc, #100]	; (800c7cc <xPortStartScheduler+0x12c>)
 800c766:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	b2da      	uxtb	r2, r3
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c770:	4b17      	ldr	r3, [pc, #92]	; (800c7d0 <xPortStartScheduler+0x130>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	4a16      	ldr	r2, [pc, #88]	; (800c7d0 <xPortStartScheduler+0x130>)
 800c776:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c77a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c77c:	4b14      	ldr	r3, [pc, #80]	; (800c7d0 <xPortStartScheduler+0x130>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4a13      	ldr	r2, [pc, #76]	; (800c7d0 <xPortStartScheduler+0x130>)
 800c782:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c786:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c788:	f000 f8d6 	bl	800c938 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c78c:	4b11      	ldr	r3, [pc, #68]	; (800c7d4 <xPortStartScheduler+0x134>)
 800c78e:	2200      	movs	r2, #0
 800c790:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c792:	f000 f8f5 	bl	800c980 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c796:	4b10      	ldr	r3, [pc, #64]	; (800c7d8 <xPortStartScheduler+0x138>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4a0f      	ldr	r2, [pc, #60]	; (800c7d8 <xPortStartScheduler+0x138>)
 800c79c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c7a0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c7a2:	f7ff ff69 	bl	800c678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c7a6:	f7ff f86f 	bl	800b888 <vTaskSwitchContext>
	prvTaskExitError();
 800c7aa:	f7ff ff25 	bl	800c5f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3718      	adds	r7, #24
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}
 800c7b8:	e000ed00 	.word	0xe000ed00
 800c7bc:	410fc271 	.word	0x410fc271
 800c7c0:	410fc270 	.word	0x410fc270
 800c7c4:	e000e400 	.word	0xe000e400
 800c7c8:	20000dac 	.word	0x20000dac
 800c7cc:	20000db0 	.word	0x20000db0
 800c7d0:	e000ed20 	.word	0xe000ed20
 800c7d4:	2000002c 	.word	0x2000002c
 800c7d8:	e000ef34 	.word	0xe000ef34

0800c7dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b083      	sub	sp, #12
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e6:	f383 8811 	msr	BASEPRI, r3
 800c7ea:	f3bf 8f6f 	isb	sy
 800c7ee:	f3bf 8f4f 	dsb	sy
 800c7f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c7f4:	4b0e      	ldr	r3, [pc, #56]	; (800c830 <vPortEnterCritical+0x54>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	3301      	adds	r3, #1
 800c7fa:	4a0d      	ldr	r2, [pc, #52]	; (800c830 <vPortEnterCritical+0x54>)
 800c7fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c7fe:	4b0c      	ldr	r3, [pc, #48]	; (800c830 <vPortEnterCritical+0x54>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b01      	cmp	r3, #1
 800c804:	d10e      	bne.n	800c824 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c806:	4b0b      	ldr	r3, [pc, #44]	; (800c834 <vPortEnterCritical+0x58>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d009      	beq.n	800c824 <vPortEnterCritical+0x48>
 800c810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c814:	f383 8811 	msr	BASEPRI, r3
 800c818:	f3bf 8f6f 	isb	sy
 800c81c:	f3bf 8f4f 	dsb	sy
 800c820:	603b      	str	r3, [r7, #0]
 800c822:	e7fe      	b.n	800c822 <vPortEnterCritical+0x46>
	}
}
 800c824:	bf00      	nop
 800c826:	370c      	adds	r7, #12
 800c828:	46bd      	mov	sp, r7
 800c82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82e:	4770      	bx	lr
 800c830:	2000002c 	.word	0x2000002c
 800c834:	e000ed04 	.word	0xe000ed04

0800c838 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c838:	b480      	push	{r7}
 800c83a:	b083      	sub	sp, #12
 800c83c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c83e:	4b11      	ldr	r3, [pc, #68]	; (800c884 <vPortExitCritical+0x4c>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d109      	bne.n	800c85a <vPortExitCritical+0x22>
 800c846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c84a:	f383 8811 	msr	BASEPRI, r3
 800c84e:	f3bf 8f6f 	isb	sy
 800c852:	f3bf 8f4f 	dsb	sy
 800c856:	607b      	str	r3, [r7, #4]
 800c858:	e7fe      	b.n	800c858 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c85a:	4b0a      	ldr	r3, [pc, #40]	; (800c884 <vPortExitCritical+0x4c>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	3b01      	subs	r3, #1
 800c860:	4a08      	ldr	r2, [pc, #32]	; (800c884 <vPortExitCritical+0x4c>)
 800c862:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c864:	4b07      	ldr	r3, [pc, #28]	; (800c884 <vPortExitCritical+0x4c>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d104      	bne.n	800c876 <vPortExitCritical+0x3e>
 800c86c:	2300      	movs	r3, #0
 800c86e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c876:	bf00      	nop
 800c878:	370c      	adds	r7, #12
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop
 800c884:	2000002c 	.word	0x2000002c
	...

0800c890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c890:	f3ef 8009 	mrs	r0, PSP
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	4b15      	ldr	r3, [pc, #84]	; (800c8f0 <pxCurrentTCBConst>)
 800c89a:	681a      	ldr	r2, [r3, #0]
 800c89c:	f01e 0f10 	tst.w	lr, #16
 800c8a0:	bf08      	it	eq
 800c8a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c8a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8aa:	6010      	str	r0, [r2, #0]
 800c8ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c8b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c8b4:	f380 8811 	msr	BASEPRI, r0
 800c8b8:	f3bf 8f4f 	dsb	sy
 800c8bc:	f3bf 8f6f 	isb	sy
 800c8c0:	f7fe ffe2 	bl	800b888 <vTaskSwitchContext>
 800c8c4:	f04f 0000 	mov.w	r0, #0
 800c8c8:	f380 8811 	msr	BASEPRI, r0
 800c8cc:	bc09      	pop	{r0, r3}
 800c8ce:	6819      	ldr	r1, [r3, #0]
 800c8d0:	6808      	ldr	r0, [r1, #0]
 800c8d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d6:	f01e 0f10 	tst.w	lr, #16
 800c8da:	bf08      	it	eq
 800c8dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c8e0:	f380 8809 	msr	PSP, r0
 800c8e4:	f3bf 8f6f 	isb	sy
 800c8e8:	4770      	bx	lr
 800c8ea:	bf00      	nop
 800c8ec:	f3af 8000 	nop.w

0800c8f0 <pxCurrentTCBConst>:
 800c8f0:	20000780 	.word	0x20000780
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c8f4:	bf00      	nop
 800c8f6:	bf00      	nop

0800c8f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
	__asm volatile
 800c8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c902:	f383 8811 	msr	BASEPRI, r3
 800c906:	f3bf 8f6f 	isb	sy
 800c90a:	f3bf 8f4f 	dsb	sy
 800c90e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c910:	f7fe ff02 	bl	800b718 <xTaskIncrementTick>
 800c914:	4603      	mov	r3, r0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d003      	beq.n	800c922 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c91a:	4b06      	ldr	r3, [pc, #24]	; (800c934 <SysTick_Handler+0x3c>)
 800c91c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c920:	601a      	str	r2, [r3, #0]
 800c922:	2300      	movs	r3, #0
 800c924:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c92c:	bf00      	nop
 800c92e:	3708      	adds	r7, #8
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}
 800c934:	e000ed04 	.word	0xe000ed04

0800c938 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c938:	b480      	push	{r7}
 800c93a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c93c:	4b0b      	ldr	r3, [pc, #44]	; (800c96c <vPortSetupTimerInterrupt+0x34>)
 800c93e:	2200      	movs	r2, #0
 800c940:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c942:	4b0b      	ldr	r3, [pc, #44]	; (800c970 <vPortSetupTimerInterrupt+0x38>)
 800c944:	2200      	movs	r2, #0
 800c946:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c948:	4b0a      	ldr	r3, [pc, #40]	; (800c974 <vPortSetupTimerInterrupt+0x3c>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	4a0a      	ldr	r2, [pc, #40]	; (800c978 <vPortSetupTimerInterrupt+0x40>)
 800c94e:	fba2 2303 	umull	r2, r3, r2, r3
 800c952:	099b      	lsrs	r3, r3, #6
 800c954:	4a09      	ldr	r2, [pc, #36]	; (800c97c <vPortSetupTimerInterrupt+0x44>)
 800c956:	3b01      	subs	r3, #1
 800c958:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c95a:	4b04      	ldr	r3, [pc, #16]	; (800c96c <vPortSetupTimerInterrupt+0x34>)
 800c95c:	2207      	movs	r2, #7
 800c95e:	601a      	str	r2, [r3, #0]
}
 800c960:	bf00      	nop
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr
 800c96a:	bf00      	nop
 800c96c:	e000e010 	.word	0xe000e010
 800c970:	e000e018 	.word	0xe000e018
 800c974:	20000000 	.word	0x20000000
 800c978:	10624dd3 	.word	0x10624dd3
 800c97c:	e000e014 	.word	0xe000e014

0800c980 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c980:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c990 <vPortEnableVFP+0x10>
 800c984:	6801      	ldr	r1, [r0, #0]
 800c986:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c98a:	6001      	str	r1, [r0, #0]
 800c98c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c98e:	bf00      	nop
 800c990:	e000ed88 	.word	0xe000ed88

0800c994 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c994:	b480      	push	{r7}
 800c996:	b085      	sub	sp, #20
 800c998:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c99a:	f3ef 8305 	mrs	r3, IPSR
 800c99e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2b0f      	cmp	r3, #15
 800c9a4:	d913      	bls.n	800c9ce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c9a6:	4a16      	ldr	r2, [pc, #88]	; (800ca00 <vPortValidateInterruptPriority+0x6c>)
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	781b      	ldrb	r3, [r3, #0]
 800c9ae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c9b0:	4b14      	ldr	r3, [pc, #80]	; (800ca04 <vPortValidateInterruptPriority+0x70>)
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	7afa      	ldrb	r2, [r7, #11]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d209      	bcs.n	800c9ce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9be:	f383 8811 	msr	BASEPRI, r3
 800c9c2:	f3bf 8f6f 	isb	sy
 800c9c6:	f3bf 8f4f 	dsb	sy
 800c9ca:	607b      	str	r3, [r7, #4]
 800c9cc:	e7fe      	b.n	800c9cc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c9ce:	4b0e      	ldr	r3, [pc, #56]	; (800ca08 <vPortValidateInterruptPriority+0x74>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c9d6:	4b0d      	ldr	r3, [pc, #52]	; (800ca0c <vPortValidateInterruptPriority+0x78>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	429a      	cmp	r2, r3
 800c9dc:	d909      	bls.n	800c9f2 <vPortValidateInterruptPriority+0x5e>
 800c9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	603b      	str	r3, [r7, #0]
 800c9f0:	e7fe      	b.n	800c9f0 <vPortValidateInterruptPriority+0x5c>
	}
 800c9f2:	bf00      	nop
 800c9f4:	3714      	adds	r7, #20
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop
 800ca00:	e000e3f0 	.word	0xe000e3f0
 800ca04:	20000dac 	.word	0x20000dac
 800ca08:	e000ed0c 	.word	0xe000ed0c
 800ca0c:	20000db0 	.word	0x20000db0

0800ca10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b08a      	sub	sp, #40	; 0x28
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ca1c:	f7fe fdc2 	bl	800b5a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ca20:	4b57      	ldr	r3, [pc, #348]	; (800cb80 <pvPortMalloc+0x170>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d101      	bne.n	800ca2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ca28:	f000 f90c 	bl	800cc44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ca2c:	4b55      	ldr	r3, [pc, #340]	; (800cb84 <pvPortMalloc+0x174>)
 800ca2e:	681a      	ldr	r2, [r3, #0]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4013      	ands	r3, r2
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f040 808c 	bne.w	800cb52 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d01c      	beq.n	800ca7a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ca40:	2208      	movs	r2, #8
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	4413      	add	r3, r2
 800ca46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f003 0307 	and.w	r3, r3, #7
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d013      	beq.n	800ca7a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f023 0307 	bic.w	r3, r3, #7
 800ca58:	3308      	adds	r3, #8
 800ca5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f003 0307 	and.w	r3, r3, #7
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d009      	beq.n	800ca7a <pvPortMalloc+0x6a>
 800ca66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6a:	f383 8811 	msr	BASEPRI, r3
 800ca6e:	f3bf 8f6f 	isb	sy
 800ca72:	f3bf 8f4f 	dsb	sy
 800ca76:	617b      	str	r3, [r7, #20]
 800ca78:	e7fe      	b.n	800ca78 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d068      	beq.n	800cb52 <pvPortMalloc+0x142>
 800ca80:	4b41      	ldr	r3, [pc, #260]	; (800cb88 <pvPortMalloc+0x178>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d863      	bhi.n	800cb52 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ca8a:	4b40      	ldr	r3, [pc, #256]	; (800cb8c <pvPortMalloc+0x17c>)
 800ca8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ca8e:	4b3f      	ldr	r3, [pc, #252]	; (800cb8c <pvPortMalloc+0x17c>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca94:	e004      	b.n	800caa0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800ca96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800caa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d903      	bls.n	800cab2 <pvPortMalloc+0xa2>
 800caaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d1f1      	bne.n	800ca96 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cab2:	4b33      	ldr	r3, [pc, #204]	; (800cb80 <pvPortMalloc+0x170>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cab8:	429a      	cmp	r2, r3
 800caba:	d04a      	beq.n	800cb52 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cabc:	6a3b      	ldr	r3, [r7, #32]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	2208      	movs	r2, #8
 800cac2:	4413      	add	r3, r2
 800cac4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac8:	681a      	ldr	r2, [r3, #0]
 800caca:	6a3b      	ldr	r3, [r7, #32]
 800cacc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad0:	685a      	ldr	r2, [r3, #4]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	1ad2      	subs	r2, r2, r3
 800cad6:	2308      	movs	r3, #8
 800cad8:	005b      	lsls	r3, r3, #1
 800cada:	429a      	cmp	r2, r3
 800cadc:	d91e      	bls.n	800cb1c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4413      	add	r3, r2
 800cae4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cae6:	69bb      	ldr	r3, [r7, #24]
 800cae8:	f003 0307 	and.w	r3, r3, #7
 800caec:	2b00      	cmp	r3, #0
 800caee:	d009      	beq.n	800cb04 <pvPortMalloc+0xf4>
 800caf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caf4:	f383 8811 	msr	BASEPRI, r3
 800caf8:	f3bf 8f6f 	isb	sy
 800cafc:	f3bf 8f4f 	dsb	sy
 800cb00:	613b      	str	r3, [r7, #16]
 800cb02:	e7fe      	b.n	800cb02 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb06:	685a      	ldr	r2, [r3, #4]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	1ad2      	subs	r2, r2, r3
 800cb0c:	69bb      	ldr	r3, [r7, #24]
 800cb0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cb10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cb16:	69b8      	ldr	r0, [r7, #24]
 800cb18:	f000 f8f6 	bl	800cd08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cb1c:	4b1a      	ldr	r3, [pc, #104]	; (800cb88 <pvPortMalloc+0x178>)
 800cb1e:	681a      	ldr	r2, [r3, #0]
 800cb20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb22:	685b      	ldr	r3, [r3, #4]
 800cb24:	1ad3      	subs	r3, r2, r3
 800cb26:	4a18      	ldr	r2, [pc, #96]	; (800cb88 <pvPortMalloc+0x178>)
 800cb28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cb2a:	4b17      	ldr	r3, [pc, #92]	; (800cb88 <pvPortMalloc+0x178>)
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	4b18      	ldr	r3, [pc, #96]	; (800cb90 <pvPortMalloc+0x180>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d203      	bcs.n	800cb3e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cb36:	4b14      	ldr	r3, [pc, #80]	; (800cb88 <pvPortMalloc+0x178>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4a15      	ldr	r2, [pc, #84]	; (800cb90 <pvPortMalloc+0x180>)
 800cb3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cb3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb40:	685a      	ldr	r2, [r3, #4]
 800cb42:	4b10      	ldr	r3, [pc, #64]	; (800cb84 <pvPortMalloc+0x174>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	431a      	orrs	r2, r3
 800cb48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4e:	2200      	movs	r2, #0
 800cb50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb52:	f7fe fd35 	bl	800b5c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb56:	69fb      	ldr	r3, [r7, #28]
 800cb58:	f003 0307 	and.w	r3, r3, #7
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d009      	beq.n	800cb74 <pvPortMalloc+0x164>
 800cb60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb64:	f383 8811 	msr	BASEPRI, r3
 800cb68:	f3bf 8f6f 	isb	sy
 800cb6c:	f3bf 8f4f 	dsb	sy
 800cb70:	60fb      	str	r3, [r7, #12]
 800cb72:	e7fe      	b.n	800cb72 <pvPortMalloc+0x162>
	return pvReturn;
 800cb74:	69fb      	ldr	r3, [r7, #28]
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3728      	adds	r7, #40	; 0x28
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	200049bc 	.word	0x200049bc
 800cb84:	200049c8 	.word	0x200049c8
 800cb88:	200049c0 	.word	0x200049c0
 800cb8c:	200049b4 	.word	0x200049b4
 800cb90:	200049c4 	.word	0x200049c4

0800cb94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b086      	sub	sp, #24
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d046      	beq.n	800cc34 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cba6:	2308      	movs	r3, #8
 800cba8:	425b      	negs	r3, r3
 800cbaa:	697a      	ldr	r2, [r7, #20]
 800cbac:	4413      	add	r3, r2
 800cbae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	685a      	ldr	r2, [r3, #4]
 800cbb8:	4b20      	ldr	r3, [pc, #128]	; (800cc3c <vPortFree+0xa8>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	4013      	ands	r3, r2
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d109      	bne.n	800cbd6 <vPortFree+0x42>
 800cbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc6:	f383 8811 	msr	BASEPRI, r3
 800cbca:	f3bf 8f6f 	isb	sy
 800cbce:	f3bf 8f4f 	dsb	sy
 800cbd2:	60fb      	str	r3, [r7, #12]
 800cbd4:	e7fe      	b.n	800cbd4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d009      	beq.n	800cbf2 <vPortFree+0x5e>
 800cbde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	60bb      	str	r3, [r7, #8]
 800cbf0:	e7fe      	b.n	800cbf0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	685a      	ldr	r2, [r3, #4]
 800cbf6:	4b11      	ldr	r3, [pc, #68]	; (800cc3c <vPortFree+0xa8>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4013      	ands	r3, r2
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d019      	beq.n	800cc34 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d115      	bne.n	800cc34 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	685a      	ldr	r2, [r3, #4]
 800cc0c:	4b0b      	ldr	r3, [pc, #44]	; (800cc3c <vPortFree+0xa8>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	43db      	mvns	r3, r3
 800cc12:	401a      	ands	r2, r3
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cc18:	f7fe fcc4 	bl	800b5a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	685a      	ldr	r2, [r3, #4]
 800cc20:	4b07      	ldr	r3, [pc, #28]	; (800cc40 <vPortFree+0xac>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	4413      	add	r3, r2
 800cc26:	4a06      	ldr	r2, [pc, #24]	; (800cc40 <vPortFree+0xac>)
 800cc28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cc2a:	6938      	ldr	r0, [r7, #16]
 800cc2c:	f000 f86c 	bl	800cd08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cc30:	f7fe fcc6 	bl	800b5c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc34:	bf00      	nop
 800cc36:	3718      	adds	r7, #24
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	bd80      	pop	{r7, pc}
 800cc3c:	200049c8 	.word	0x200049c8
 800cc40:	200049c0 	.word	0x200049c0

0800cc44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cc44:	b480      	push	{r7}
 800cc46:	b085      	sub	sp, #20
 800cc48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cc4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800cc4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cc50:	4b27      	ldr	r3, [pc, #156]	; (800ccf0 <prvHeapInit+0xac>)
 800cc52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	f003 0307 	and.w	r3, r3, #7
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d00c      	beq.n	800cc78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	3307      	adds	r3, #7
 800cc62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	f023 0307 	bic.w	r3, r3, #7
 800cc6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cc6c:	68ba      	ldr	r2, [r7, #8]
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	1ad3      	subs	r3, r2, r3
 800cc72:	4a1f      	ldr	r2, [pc, #124]	; (800ccf0 <prvHeapInit+0xac>)
 800cc74:	4413      	add	r3, r2
 800cc76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cc7c:	4a1d      	ldr	r2, [pc, #116]	; (800ccf4 <prvHeapInit+0xb0>)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cc82:	4b1c      	ldr	r3, [pc, #112]	; (800ccf4 <prvHeapInit+0xb0>)
 800cc84:	2200      	movs	r2, #0
 800cc86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	68ba      	ldr	r2, [r7, #8]
 800cc8c:	4413      	add	r3, r2
 800cc8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cc90:	2208      	movs	r2, #8
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	1a9b      	subs	r3, r3, r2
 800cc96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f023 0307 	bic.w	r3, r3, #7
 800cc9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	4a15      	ldr	r2, [pc, #84]	; (800ccf8 <prvHeapInit+0xb4>)
 800cca4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cca6:	4b14      	ldr	r3, [pc, #80]	; (800ccf8 <prvHeapInit+0xb4>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ccae:	4b12      	ldr	r3, [pc, #72]	; (800ccf8 <prvHeapInit+0xb4>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	68fa      	ldr	r2, [r7, #12]
 800ccbe:	1ad2      	subs	r2, r2, r3
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ccc4:	4b0c      	ldr	r3, [pc, #48]	; (800ccf8 <prvHeapInit+0xb4>)
 800ccc6:	681a      	ldr	r2, [r3, #0]
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	4a0a      	ldr	r2, [pc, #40]	; (800ccfc <prvHeapInit+0xb8>)
 800ccd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	4a09      	ldr	r2, [pc, #36]	; (800cd00 <prvHeapInit+0xbc>)
 800ccda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ccdc:	4b09      	ldr	r3, [pc, #36]	; (800cd04 <prvHeapInit+0xc0>)
 800ccde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cce2:	601a      	str	r2, [r3, #0]
}
 800cce4:	bf00      	nop
 800cce6:	3714      	adds	r7, #20
 800cce8:	46bd      	mov	sp, r7
 800ccea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccee:	4770      	bx	lr
 800ccf0:	20000db4 	.word	0x20000db4
 800ccf4:	200049b4 	.word	0x200049b4
 800ccf8:	200049bc 	.word	0x200049bc
 800ccfc:	200049c4 	.word	0x200049c4
 800cd00:	200049c0 	.word	0x200049c0
 800cd04:	200049c8 	.word	0x200049c8

0800cd08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cd10:	4b28      	ldr	r3, [pc, #160]	; (800cdb4 <prvInsertBlockIntoFreeList+0xac>)
 800cd12:	60fb      	str	r3, [r7, #12]
 800cd14:	e002      	b.n	800cd1c <prvInsertBlockIntoFreeList+0x14>
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	60fb      	str	r3, [r7, #12]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d8f7      	bhi.n	800cd16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	68ba      	ldr	r2, [r7, #8]
 800cd30:	4413      	add	r3, r2
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d108      	bne.n	800cd4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	441a      	add	r2, r3
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	685b      	ldr	r3, [r3, #4]
 800cd52:	68ba      	ldr	r2, [r7, #8]
 800cd54:	441a      	add	r2, r3
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d118      	bne.n	800cd90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681a      	ldr	r2, [r3, #0]
 800cd62:	4b15      	ldr	r3, [pc, #84]	; (800cdb8 <prvInsertBlockIntoFreeList+0xb0>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d00d      	beq.n	800cd86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	685a      	ldr	r2, [r3, #4]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	441a      	add	r2, r3
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	601a      	str	r2, [r3, #0]
 800cd84:	e008      	b.n	800cd98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cd86:	4b0c      	ldr	r3, [pc, #48]	; (800cdb8 <prvInsertBlockIntoFreeList+0xb0>)
 800cd88:	681a      	ldr	r2, [r3, #0]
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	601a      	str	r2, [r3, #0]
 800cd8e:	e003      	b.n	800cd98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681a      	ldr	r2, [r3, #0]
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cd98:	68fa      	ldr	r2, [r7, #12]
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	429a      	cmp	r2, r3
 800cd9e:	d002      	beq.n	800cda6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	687a      	ldr	r2, [r7, #4]
 800cda4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cda6:	bf00      	nop
 800cda8:	3714      	adds	r7, #20
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb0:	4770      	bx	lr
 800cdb2:	bf00      	nop
 800cdb4:	200049b4 	.word	0x200049b4
 800cdb8:	200049bc 	.word	0x200049bc

0800cdbc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	490e      	ldr	r1, [pc, #56]	; (800cdfc <MX_USB_HOST_Init+0x40>)
 800cdc4:	480e      	ldr	r0, [pc, #56]	; (800ce00 <MX_USB_HOST_Init+0x44>)
 800cdc6:	f7fb fa9f 	bl	8008308 <USBH_Init>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d001      	beq.n	800cdd4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cdd0:	f7f3 feb4 	bl	8000b3c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800cdd4:	490b      	ldr	r1, [pc, #44]	; (800ce04 <MX_USB_HOST_Init+0x48>)
 800cdd6:	480a      	ldr	r0, [pc, #40]	; (800ce00 <MX_USB_HOST_Init+0x44>)
 800cdd8:	f7fb fb46 	bl	8008468 <USBH_RegisterClass>
 800cddc:	4603      	mov	r3, r0
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d001      	beq.n	800cde6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cde2:	f7f3 feab 	bl	8000b3c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cde6:	4806      	ldr	r0, [pc, #24]	; (800ce00 <MX_USB_HOST_Init+0x44>)
 800cde8:	f7fb fbca 	bl	8008580 <USBH_Start>
 800cdec:	4603      	mov	r3, r0
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d001      	beq.n	800cdf6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cdf2:	f7f3 fea3 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cdf6:	bf00      	nop
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	0800ce09 	.word	0x0800ce09
 800ce00:	20005034 	.word	0x20005034
 800ce04:	2000000c 	.word	0x2000000c

0800ce08 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ce08:	b480      	push	{r7}
 800ce0a:	b083      	sub	sp, #12
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
 800ce10:	460b      	mov	r3, r1
 800ce12:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ce14:	78fb      	ldrb	r3, [r7, #3]
 800ce16:	3b01      	subs	r3, #1
 800ce18:	2b04      	cmp	r3, #4
 800ce1a:	d819      	bhi.n	800ce50 <USBH_UserProcess+0x48>
 800ce1c:	a201      	add	r2, pc, #4	; (adr r2, 800ce24 <USBH_UserProcess+0x1c>)
 800ce1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce22:	bf00      	nop
 800ce24:	0800ce51 	.word	0x0800ce51
 800ce28:	0800ce41 	.word	0x0800ce41
 800ce2c:	0800ce51 	.word	0x0800ce51
 800ce30:	0800ce49 	.word	0x0800ce49
 800ce34:	0800ce39 	.word	0x0800ce39
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ce38:	4b09      	ldr	r3, [pc, #36]	; (800ce60 <USBH_UserProcess+0x58>)
 800ce3a:	2203      	movs	r2, #3
 800ce3c:	701a      	strb	r2, [r3, #0]
  break;
 800ce3e:	e008      	b.n	800ce52 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ce40:	4b07      	ldr	r3, [pc, #28]	; (800ce60 <USBH_UserProcess+0x58>)
 800ce42:	2202      	movs	r2, #2
 800ce44:	701a      	strb	r2, [r3, #0]
  break;
 800ce46:	e004      	b.n	800ce52 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ce48:	4b05      	ldr	r3, [pc, #20]	; (800ce60 <USBH_UserProcess+0x58>)
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	701a      	strb	r2, [r3, #0]
  break;
 800ce4e:	e000      	b.n	800ce52 <USBH_UserProcess+0x4a>

  default:
  break;
 800ce50:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ce52:	bf00      	nop
 800ce54:	370c      	adds	r7, #12
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr
 800ce5e:	bf00      	nop
 800ce60:	200049cc 	.word	0x200049cc

0800ce64 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b08a      	sub	sp, #40	; 0x28
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce6c:	f107 0314 	add.w	r3, r7, #20
 800ce70:	2200      	movs	r2, #0
 800ce72:	601a      	str	r2, [r3, #0]
 800ce74:	605a      	str	r2, [r3, #4]
 800ce76:	609a      	str	r2, [r3, #8]
 800ce78:	60da      	str	r2, [r3, #12]
 800ce7a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ce84:	d147      	bne.n	800cf16 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce86:	2300      	movs	r3, #0
 800ce88:	613b      	str	r3, [r7, #16]
 800ce8a:	4b25      	ldr	r3, [pc, #148]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800ce8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce8e:	4a24      	ldr	r2, [pc, #144]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800ce90:	f043 0301 	orr.w	r3, r3, #1
 800ce94:	6313      	str	r3, [r2, #48]	; 0x30
 800ce96:	4b22      	ldr	r3, [pc, #136]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800ce98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce9a:	f003 0301 	and.w	r3, r3, #1
 800ce9e:	613b      	str	r3, [r7, #16]
 800cea0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800cea2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cea6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ceac:	2300      	movs	r3, #0
 800ceae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ceb0:	f107 0314 	add.w	r3, r7, #20
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	481b      	ldr	r0, [pc, #108]	; (800cf24 <HAL_HCD_MspInit+0xc0>)
 800ceb8:	f7f4 fa24 	bl	8001304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800cebc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800cec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cec2:	2302      	movs	r3, #2
 800cec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cec6:	2300      	movs	r3, #0
 800cec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ceca:	2300      	movs	r3, #0
 800cecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cece:	230a      	movs	r3, #10
 800ced0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ced2:	f107 0314 	add.w	r3, r7, #20
 800ced6:	4619      	mov	r1, r3
 800ced8:	4812      	ldr	r0, [pc, #72]	; (800cf24 <HAL_HCD_MspInit+0xc0>)
 800ceda:	f7f4 fa13 	bl	8001304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cede:	4b10      	ldr	r3, [pc, #64]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800cee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cee2:	4a0f      	ldr	r2, [pc, #60]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800cee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cee8:	6353      	str	r3, [r2, #52]	; 0x34
 800ceea:	2300      	movs	r3, #0
 800ceec:	60fb      	str	r3, [r7, #12]
 800ceee:	4b0c      	ldr	r3, [pc, #48]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800cef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cef2:	4a0b      	ldr	r2, [pc, #44]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800cef4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cef8:	6453      	str	r3, [r2, #68]	; 0x44
 800cefa:	4b09      	ldr	r3, [pc, #36]	; (800cf20 <HAL_HCD_MspInit+0xbc>)
 800cefc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cefe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cf02:	60fb      	str	r3, [r7, #12]
 800cf04:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800cf06:	2200      	movs	r2, #0
 800cf08:	2105      	movs	r1, #5
 800cf0a:	2043      	movs	r0, #67	; 0x43
 800cf0c:	f7f4 f9ae 	bl	800126c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cf10:	2043      	movs	r0, #67	; 0x43
 800cf12:	f7f4 f9c7 	bl	80012a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cf16:	bf00      	nop
 800cf18:	3728      	adds	r7, #40	; 0x28
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	40023800 	.word	0x40023800
 800cf24:	40020000 	.word	0x40020000

0800cf28 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b082      	sub	sp, #8
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf36:	4618      	mov	r0, r3
 800cf38:	f7fb ffd7 	bl	8008eea <USBH_LL_IncTimer>
}
 800cf3c:	bf00      	nop
 800cf3e:	3708      	adds	r7, #8
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}

0800cf44 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b082      	sub	sp, #8
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fc f81b 	bl	8008f8e <USBH_LL_Connect>
}
 800cf58:	bf00      	nop
 800cf5a:	3708      	adds	r7, #8
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	bd80      	pop	{r7, pc}

0800cf60 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b082      	sub	sp, #8
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7fc f830 	bl	8008fd4 <USBH_LL_Disconnect>
}
 800cf74:	bf00      	nop
 800cf76:	3708      	adds	r7, #8
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}

0800cf7c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b082      	sub	sp, #8
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	460b      	mov	r3, r1
 800cf86:	70fb      	strb	r3, [r7, #3]
 800cf88:	4613      	mov	r3, r2
 800cf8a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf92:	4618      	mov	r0, r3
 800cf94:	f7fc f867 	bl	8009066 <USBH_LL_NotifyURBChange>
#endif
}
 800cf98:	bf00      	nop
 800cf9a:	3708      	adds	r7, #8
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}

0800cfa0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f7fb ffc5 	bl	8008f3e <USBH_LL_PortEnabled>
}
 800cfb4:	bf00      	nop
 800cfb6:	3708      	adds	r7, #8
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b082      	sub	sp, #8
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fb ffd1 	bl	8008f72 <USBH_LL_PortDisabled>
}
 800cfd0:	bf00      	nop
 800cfd2:	3708      	adds	r7, #8
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}

0800cfd8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b082      	sub	sp, #8
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800cfe6:	2b01      	cmp	r3, #1
 800cfe8:	d12a      	bne.n	800d040 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800cfea:	4a18      	ldr	r2, [pc, #96]	; (800d04c <USBH_LL_Init+0x74>)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	4a15      	ldr	r2, [pc, #84]	; (800d04c <USBH_LL_Init+0x74>)
 800cff6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cffa:	4b14      	ldr	r3, [pc, #80]	; (800d04c <USBH_LL_Init+0x74>)
 800cffc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d000:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d002:	4b12      	ldr	r3, [pc, #72]	; (800d04c <USBH_LL_Init+0x74>)
 800d004:	2208      	movs	r2, #8
 800d006:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d008:	4b10      	ldr	r3, [pc, #64]	; (800d04c <USBH_LL_Init+0x74>)
 800d00a:	2201      	movs	r2, #1
 800d00c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d00e:	4b0f      	ldr	r3, [pc, #60]	; (800d04c <USBH_LL_Init+0x74>)
 800d010:	2200      	movs	r2, #0
 800d012:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d014:	4b0d      	ldr	r3, [pc, #52]	; (800d04c <USBH_LL_Init+0x74>)
 800d016:	2202      	movs	r2, #2
 800d018:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d01a:	4b0c      	ldr	r3, [pc, #48]	; (800d04c <USBH_LL_Init+0x74>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d020:	480a      	ldr	r0, [pc, #40]	; (800d04c <USBH_LL_Init+0x74>)
 800d022:	f7f4 fb22 	bl	800166a <HAL_HCD_Init>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d001      	beq.n	800d030 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d02c:	f7f3 fd86 	bl	8000b3c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d030:	4806      	ldr	r0, [pc, #24]	; (800d04c <USBH_LL_Init+0x74>)
 800d032:	f7f4 ff25 	bl	8001e80 <HAL_HCD_GetCurrentFrame>
 800d036:	4603      	mov	r3, r0
 800d038:	4619      	mov	r1, r3
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f7fb ff46 	bl	8008ecc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d040:	2300      	movs	r3, #0
}
 800d042:	4618      	mov	r0, r3
 800d044:	3708      	adds	r7, #8
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	20005418 	.word	0x20005418

0800d050 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d058:	2300      	movs	r3, #0
 800d05a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d05c:	2300      	movs	r3, #0
 800d05e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d066:	4618      	mov	r0, r3
 800d068:	f7f4 fe92 	bl	8001d90 <HAL_HCD_Start>
 800d06c:	4603      	mov	r3, r0
 800d06e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d070:	7bfb      	ldrb	r3, [r7, #15]
 800d072:	4618      	mov	r0, r3
 800d074:	f000 f990 	bl	800d398 <USBH_Get_USB_Status>
 800d078:	4603      	mov	r3, r0
 800d07a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d07c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3710      	adds	r7, #16
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b084      	sub	sp, #16
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d08e:	2300      	movs	r3, #0
 800d090:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d092:	2300      	movs	r3, #0
 800d094:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d09c:	4618      	mov	r0, r3
 800d09e:	f7f4 fe9a 	bl	8001dd6 <HAL_HCD_Stop>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d0a6:	7bfb      	ldrb	r3, [r7, #15]
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f000 f975 	bl	800d398 <USBH_Get_USB_Status>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d0b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3710      	adds	r7, #16
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b084      	sub	sp, #16
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f7f4 fee4 	bl	8001e9c <HAL_HCD_GetCurrentSpeed>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d007      	beq.n	800d0ea <USBH_LL_GetSpeed+0x2e>
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d302      	bcc.n	800d0e4 <USBH_LL_GetSpeed+0x28>
 800d0de:	2b02      	cmp	r3, #2
 800d0e0:	d006      	beq.n	800d0f0 <USBH_LL_GetSpeed+0x34>
 800d0e2:	e008      	b.n	800d0f6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	73fb      	strb	r3, [r7, #15]
    break;
 800d0e8:	e008      	b.n	800d0fc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	73fb      	strb	r3, [r7, #15]
    break;
 800d0ee:	e005      	b.n	800d0fc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d0f0:	2302      	movs	r3, #2
 800d0f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d0f4:	e002      	b.n	800d0fc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d0fa:	bf00      	nop
  }
  return  speed;
 800d0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}

0800d106 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d106:	b580      	push	{r7, lr}
 800d108:	b084      	sub	sp, #16
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d10e:	2300      	movs	r3, #0
 800d110:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d112:	2300      	movs	r3, #0
 800d114:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d11c:	4618      	mov	r0, r3
 800d11e:	f7f4 fe77 	bl	8001e10 <HAL_HCD_ResetPort>
 800d122:	4603      	mov	r3, r0
 800d124:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d126:	7bfb      	ldrb	r3, [r7, #15]
 800d128:	4618      	mov	r0, r3
 800d12a:	f000 f935 	bl	800d398 <USBH_Get_USB_Status>
 800d12e:	4603      	mov	r3, r0
 800d130:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d132:	7bbb      	ldrb	r3, [r7, #14]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3710      	adds	r7, #16
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b082      	sub	sp, #8
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	460b      	mov	r3, r1
 800d146:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d14e:	78fa      	ldrb	r2, [r7, #3]
 800d150:	4611      	mov	r1, r2
 800d152:	4618      	mov	r0, r3
 800d154:	f7f4 fe7f 	bl	8001e56 <HAL_HCD_HC_GetXferCount>
 800d158:	4603      	mov	r3, r0
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3708      	adds	r7, #8
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}

0800d162 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d162:	b590      	push	{r4, r7, lr}
 800d164:	b089      	sub	sp, #36	; 0x24
 800d166:	af04      	add	r7, sp, #16
 800d168:	6078      	str	r0, [r7, #4]
 800d16a:	4608      	mov	r0, r1
 800d16c:	4611      	mov	r1, r2
 800d16e:	461a      	mov	r2, r3
 800d170:	4603      	mov	r3, r0
 800d172:	70fb      	strb	r3, [r7, #3]
 800d174:	460b      	mov	r3, r1
 800d176:	70bb      	strb	r3, [r7, #2]
 800d178:	4613      	mov	r3, r2
 800d17a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d17c:	2300      	movs	r3, #0
 800d17e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d180:	2300      	movs	r3, #0
 800d182:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d18a:	787c      	ldrb	r4, [r7, #1]
 800d18c:	78ba      	ldrb	r2, [r7, #2]
 800d18e:	78f9      	ldrb	r1, [r7, #3]
 800d190:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d192:	9302      	str	r3, [sp, #8]
 800d194:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d198:	9301      	str	r3, [sp, #4]
 800d19a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d19e:	9300      	str	r3, [sp, #0]
 800d1a0:	4623      	mov	r3, r4
 800d1a2:	f7f4 fac4 	bl	800172e <HAL_HCD_HC_Init>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f000 f8f3 	bl	800d398 <USBH_Get_USB_Status>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	3714      	adds	r7, #20
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	bd90      	pop	{r4, r7, pc}

0800d1c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b084      	sub	sp, #16
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d1da:	78fa      	ldrb	r2, [r7, #3]
 800d1dc:	4611      	mov	r1, r2
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f7f4 fb3d 	bl	800185e <HAL_HCD_HC_Halt>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1e8:	7bfb      	ldrb	r3, [r7, #15]
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f000 f8d4 	bl	800d398 <USBH_Get_USB_Status>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3710      	adds	r7, #16
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d1fe:	b590      	push	{r4, r7, lr}
 800d200:	b089      	sub	sp, #36	; 0x24
 800d202:	af04      	add	r7, sp, #16
 800d204:	6078      	str	r0, [r7, #4]
 800d206:	4608      	mov	r0, r1
 800d208:	4611      	mov	r1, r2
 800d20a:	461a      	mov	r2, r3
 800d20c:	4603      	mov	r3, r0
 800d20e:	70fb      	strb	r3, [r7, #3]
 800d210:	460b      	mov	r3, r1
 800d212:	70bb      	strb	r3, [r7, #2]
 800d214:	4613      	mov	r3, r2
 800d216:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d218:	2300      	movs	r3, #0
 800d21a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d21c:	2300      	movs	r3, #0
 800d21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d226:	787c      	ldrb	r4, [r7, #1]
 800d228:	78ba      	ldrb	r2, [r7, #2]
 800d22a:	78f9      	ldrb	r1, [r7, #3]
 800d22c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d230:	9303      	str	r3, [sp, #12]
 800d232:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d234:	9302      	str	r3, [sp, #8]
 800d236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d238:	9301      	str	r3, [sp, #4]
 800d23a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	4623      	mov	r3, r4
 800d242:	f7f4 fb2f 	bl	80018a4 <HAL_HCD_HC_SubmitRequest>
 800d246:	4603      	mov	r3, r0
 800d248:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d24a:	7bfb      	ldrb	r3, [r7, #15]
 800d24c:	4618      	mov	r0, r3
 800d24e:	f000 f8a3 	bl	800d398 <USBH_Get_USB_Status>
 800d252:	4603      	mov	r3, r0
 800d254:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d256:	7bbb      	ldrb	r3, [r7, #14]
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3714      	adds	r7, #20
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd90      	pop	{r4, r7, pc}

0800d260 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b082      	sub	sp, #8
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
 800d268:	460b      	mov	r3, r1
 800d26a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d272:	78fa      	ldrb	r2, [r7, #3]
 800d274:	4611      	mov	r1, r2
 800d276:	4618      	mov	r0, r3
 800d278:	f7f4 fdd8 	bl	8001e2c <HAL_HCD_HC_GetURBState>
 800d27c:	4603      	mov	r3, r0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3708      	adds	r7, #8
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}

0800d286 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d286:	b580      	push	{r7, lr}
 800d288:	b082      	sub	sp, #8
 800d28a:	af00      	add	r7, sp, #0
 800d28c:	6078      	str	r0, [r7, #4]
 800d28e:	460b      	mov	r3, r1
 800d290:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d298:	2b01      	cmp	r3, #1
 800d29a:	d103      	bne.n	800d2a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d29c:	78fb      	ldrb	r3, [r7, #3]
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f000 f8a6 	bl	800d3f0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d2a4:	20c8      	movs	r0, #200	; 0xc8
 800d2a6:	f7f3 ff07 	bl	80010b8 <HAL_Delay>
  return USBH_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3708      	adds	r7, #8
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	460b      	mov	r3, r1
 800d2be:	70fb      	strb	r3, [r7, #3]
 800d2c0:	4613      	mov	r3, r2
 800d2c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d2ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d2cc:	78fa      	ldrb	r2, [r7, #3]
 800d2ce:	68f9      	ldr	r1, [r7, #12]
 800d2d0:	4613      	mov	r3, r2
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	4413      	add	r3, r2
 800d2d6:	00db      	lsls	r3, r3, #3
 800d2d8:	440b      	add	r3, r1
 800d2da:	333b      	adds	r3, #59	; 0x3b
 800d2dc:	781b      	ldrb	r3, [r3, #0]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d00a      	beq.n	800d2f8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d2e2:	78fa      	ldrb	r2, [r7, #3]
 800d2e4:	68f9      	ldr	r1, [r7, #12]
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	00db      	lsls	r3, r3, #3
 800d2ee:	440b      	add	r3, r1
 800d2f0:	3350      	adds	r3, #80	; 0x50
 800d2f2:	78ba      	ldrb	r2, [r7, #2]
 800d2f4:	701a      	strb	r2, [r3, #0]
 800d2f6:	e009      	b.n	800d30c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d2f8:	78fa      	ldrb	r2, [r7, #3]
 800d2fa:	68f9      	ldr	r1, [r7, #12]
 800d2fc:	4613      	mov	r3, r2
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	4413      	add	r3, r2
 800d302:	00db      	lsls	r3, r3, #3
 800d304:	440b      	add	r3, r1
 800d306:	3351      	adds	r3, #81	; 0x51
 800d308:	78ba      	ldrb	r2, [r7, #2]
 800d30a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d30c:	2300      	movs	r3, #0
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3714      	adds	r7, #20
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr

0800d31a <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d31a:	b480      	push	{r7}
 800d31c:	b085      	sub	sp, #20
 800d31e:	af00      	add	r7, sp, #0
 800d320:	6078      	str	r0, [r7, #4]
 800d322:	460b      	mov	r3, r1
 800d324:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800d326:	2300      	movs	r3, #0
 800d328:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d330:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800d332:	78fa      	ldrb	r2, [r7, #3]
 800d334:	68b9      	ldr	r1, [r7, #8]
 800d336:	4613      	mov	r3, r2
 800d338:	009b      	lsls	r3, r3, #2
 800d33a:	4413      	add	r3, r2
 800d33c:	00db      	lsls	r3, r3, #3
 800d33e:	440b      	add	r3, r1
 800d340:	333b      	adds	r3, #59	; 0x3b
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d00a      	beq.n	800d35e <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800d348:	78fa      	ldrb	r2, [r7, #3]
 800d34a:	68b9      	ldr	r1, [r7, #8]
 800d34c:	4613      	mov	r3, r2
 800d34e:	009b      	lsls	r3, r3, #2
 800d350:	4413      	add	r3, r2
 800d352:	00db      	lsls	r3, r3, #3
 800d354:	440b      	add	r3, r1
 800d356:	3350      	adds	r3, #80	; 0x50
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	73fb      	strb	r3, [r7, #15]
 800d35c:	e009      	b.n	800d372 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800d35e:	78fa      	ldrb	r2, [r7, #3]
 800d360:	68b9      	ldr	r1, [r7, #8]
 800d362:	4613      	mov	r3, r2
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	4413      	add	r3, r2
 800d368:	00db      	lsls	r3, r3, #3
 800d36a:	440b      	add	r3, r1
 800d36c:	3351      	adds	r3, #81	; 0x51
 800d36e:	781b      	ldrb	r3, [r3, #0]
 800d370:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800d372:	7bfb      	ldrb	r3, [r7, #15]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3714      	adds	r7, #20
 800d378:	46bd      	mov	sp, r7
 800d37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37e:	4770      	bx	lr

0800d380 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f7f3 fe95 	bl	80010b8 <HAL_Delay>
}
 800d38e:	bf00      	nop
 800d390:	3708      	adds	r7, #8
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}
	...

0800d398 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d398:	b480      	push	{r7}
 800d39a:	b085      	sub	sp, #20
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	4603      	mov	r3, r0
 800d3a0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d3a6:	79fb      	ldrb	r3, [r7, #7]
 800d3a8:	2b03      	cmp	r3, #3
 800d3aa:	d817      	bhi.n	800d3dc <USBH_Get_USB_Status+0x44>
 800d3ac:	a201      	add	r2, pc, #4	; (adr r2, 800d3b4 <USBH_Get_USB_Status+0x1c>)
 800d3ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3b2:	bf00      	nop
 800d3b4:	0800d3c5 	.word	0x0800d3c5
 800d3b8:	0800d3cb 	.word	0x0800d3cb
 800d3bc:	0800d3d1 	.word	0x0800d3d1
 800d3c0:	0800d3d7 	.word	0x0800d3d7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800d3c8:	e00b      	b.n	800d3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d3ca:	2302      	movs	r3, #2
 800d3cc:	73fb      	strb	r3, [r7, #15]
    break;
 800d3ce:	e008      	b.n	800d3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800d3d4:	e005      	b.n	800d3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d3d6:	2302      	movs	r3, #2
 800d3d8:	73fb      	strb	r3, [r7, #15]
    break;
 800d3da:	e002      	b.n	800d3e2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d3dc:	2302      	movs	r3, #2
 800d3de:	73fb      	strb	r3, [r7, #15]
    break;
 800d3e0:	bf00      	nop
  }
  return usb_status;
 800d3e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3714      	adds	r7, #20
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr

0800d3f0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d3fa:	79fb      	ldrb	r3, [r7, #7]
 800d3fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d3fe:	79fb      	ldrb	r3, [r7, #7]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d102      	bne.n	800d40a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800d404:	2301      	movs	r3, #1
 800d406:	73fb      	strb	r3, [r7, #15]
 800d408:	e001      	b.n	800d40e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d40a:	2300      	movs	r3, #0
 800d40c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d40e:	7bfb      	ldrb	r3, [r7, #15]
 800d410:	461a      	mov	r2, r3
 800d412:	2101      	movs	r1, #1
 800d414:	4803      	ldr	r0, [pc, #12]	; (800d424 <MX_DriverVbusFS+0x34>)
 800d416:	f7f4 f90f 	bl	8001638 <HAL_GPIO_WritePin>
}
 800d41a:	bf00      	nop
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	40020800 	.word	0x40020800

0800d428 <__errno>:
 800d428:	4b01      	ldr	r3, [pc, #4]	; (800d430 <__errno+0x8>)
 800d42a:	6818      	ldr	r0, [r3, #0]
 800d42c:	4770      	bx	lr
 800d42e:	bf00      	nop
 800d430:	20000030 	.word	0x20000030

0800d434 <__libc_init_array>:
 800d434:	b570      	push	{r4, r5, r6, lr}
 800d436:	4e0d      	ldr	r6, [pc, #52]	; (800d46c <__libc_init_array+0x38>)
 800d438:	4c0d      	ldr	r4, [pc, #52]	; (800d470 <__libc_init_array+0x3c>)
 800d43a:	1ba4      	subs	r4, r4, r6
 800d43c:	10a4      	asrs	r4, r4, #2
 800d43e:	2500      	movs	r5, #0
 800d440:	42a5      	cmp	r5, r4
 800d442:	d109      	bne.n	800d458 <__libc_init_array+0x24>
 800d444:	4e0b      	ldr	r6, [pc, #44]	; (800d474 <__libc_init_array+0x40>)
 800d446:	4c0c      	ldr	r4, [pc, #48]	; (800d478 <__libc_init_array+0x44>)
 800d448:	f000 f8f6 	bl	800d638 <_init>
 800d44c:	1ba4      	subs	r4, r4, r6
 800d44e:	10a4      	asrs	r4, r4, #2
 800d450:	2500      	movs	r5, #0
 800d452:	42a5      	cmp	r5, r4
 800d454:	d105      	bne.n	800d462 <__libc_init_array+0x2e>
 800d456:	bd70      	pop	{r4, r5, r6, pc}
 800d458:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d45c:	4798      	blx	r3
 800d45e:	3501      	adds	r5, #1
 800d460:	e7ee      	b.n	800d440 <__libc_init_array+0xc>
 800d462:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d466:	4798      	blx	r3
 800d468:	3501      	adds	r5, #1
 800d46a:	e7f2      	b.n	800d452 <__libc_init_array+0x1e>
 800d46c:	0800d78c 	.word	0x0800d78c
 800d470:	0800d78c 	.word	0x0800d78c
 800d474:	0800d78c 	.word	0x0800d78c
 800d478:	0800d790 	.word	0x0800d790

0800d47c <malloc>:
 800d47c:	4b02      	ldr	r3, [pc, #8]	; (800d488 <malloc+0xc>)
 800d47e:	4601      	mov	r1, r0
 800d480:	6818      	ldr	r0, [r3, #0]
 800d482:	f000 b86d 	b.w	800d560 <_malloc_r>
 800d486:	bf00      	nop
 800d488:	20000030 	.word	0x20000030

0800d48c <free>:
 800d48c:	4b02      	ldr	r3, [pc, #8]	; (800d498 <free+0xc>)
 800d48e:	4601      	mov	r1, r0
 800d490:	6818      	ldr	r0, [r3, #0]
 800d492:	f000 b817 	b.w	800d4c4 <_free_r>
 800d496:	bf00      	nop
 800d498:	20000030 	.word	0x20000030

0800d49c <memcpy>:
 800d49c:	b510      	push	{r4, lr}
 800d49e:	1e43      	subs	r3, r0, #1
 800d4a0:	440a      	add	r2, r1
 800d4a2:	4291      	cmp	r1, r2
 800d4a4:	d100      	bne.n	800d4a8 <memcpy+0xc>
 800d4a6:	bd10      	pop	{r4, pc}
 800d4a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4b0:	e7f7      	b.n	800d4a2 <memcpy+0x6>

0800d4b2 <memset>:
 800d4b2:	4402      	add	r2, r0
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	4293      	cmp	r3, r2
 800d4b8:	d100      	bne.n	800d4bc <memset+0xa>
 800d4ba:	4770      	bx	lr
 800d4bc:	f803 1b01 	strb.w	r1, [r3], #1
 800d4c0:	e7f9      	b.n	800d4b6 <memset+0x4>
	...

0800d4c4 <_free_r>:
 800d4c4:	b538      	push	{r3, r4, r5, lr}
 800d4c6:	4605      	mov	r5, r0
 800d4c8:	2900      	cmp	r1, #0
 800d4ca:	d045      	beq.n	800d558 <_free_r+0x94>
 800d4cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4d0:	1f0c      	subs	r4, r1, #4
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	bfb8      	it	lt
 800d4d6:	18e4      	addlt	r4, r4, r3
 800d4d8:	f000 f8ac 	bl	800d634 <__malloc_lock>
 800d4dc:	4a1f      	ldr	r2, [pc, #124]	; (800d55c <_free_r+0x98>)
 800d4de:	6813      	ldr	r3, [r2, #0]
 800d4e0:	4610      	mov	r0, r2
 800d4e2:	b933      	cbnz	r3, 800d4f2 <_free_r+0x2e>
 800d4e4:	6063      	str	r3, [r4, #4]
 800d4e6:	6014      	str	r4, [r2, #0]
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4ee:	f000 b8a2 	b.w	800d636 <__malloc_unlock>
 800d4f2:	42a3      	cmp	r3, r4
 800d4f4:	d90c      	bls.n	800d510 <_free_r+0x4c>
 800d4f6:	6821      	ldr	r1, [r4, #0]
 800d4f8:	1862      	adds	r2, r4, r1
 800d4fa:	4293      	cmp	r3, r2
 800d4fc:	bf04      	itt	eq
 800d4fe:	681a      	ldreq	r2, [r3, #0]
 800d500:	685b      	ldreq	r3, [r3, #4]
 800d502:	6063      	str	r3, [r4, #4]
 800d504:	bf04      	itt	eq
 800d506:	1852      	addeq	r2, r2, r1
 800d508:	6022      	streq	r2, [r4, #0]
 800d50a:	6004      	str	r4, [r0, #0]
 800d50c:	e7ec      	b.n	800d4e8 <_free_r+0x24>
 800d50e:	4613      	mov	r3, r2
 800d510:	685a      	ldr	r2, [r3, #4]
 800d512:	b10a      	cbz	r2, 800d518 <_free_r+0x54>
 800d514:	42a2      	cmp	r2, r4
 800d516:	d9fa      	bls.n	800d50e <_free_r+0x4a>
 800d518:	6819      	ldr	r1, [r3, #0]
 800d51a:	1858      	adds	r0, r3, r1
 800d51c:	42a0      	cmp	r0, r4
 800d51e:	d10b      	bne.n	800d538 <_free_r+0x74>
 800d520:	6820      	ldr	r0, [r4, #0]
 800d522:	4401      	add	r1, r0
 800d524:	1858      	adds	r0, r3, r1
 800d526:	4282      	cmp	r2, r0
 800d528:	6019      	str	r1, [r3, #0]
 800d52a:	d1dd      	bne.n	800d4e8 <_free_r+0x24>
 800d52c:	6810      	ldr	r0, [r2, #0]
 800d52e:	6852      	ldr	r2, [r2, #4]
 800d530:	605a      	str	r2, [r3, #4]
 800d532:	4401      	add	r1, r0
 800d534:	6019      	str	r1, [r3, #0]
 800d536:	e7d7      	b.n	800d4e8 <_free_r+0x24>
 800d538:	d902      	bls.n	800d540 <_free_r+0x7c>
 800d53a:	230c      	movs	r3, #12
 800d53c:	602b      	str	r3, [r5, #0]
 800d53e:	e7d3      	b.n	800d4e8 <_free_r+0x24>
 800d540:	6820      	ldr	r0, [r4, #0]
 800d542:	1821      	adds	r1, r4, r0
 800d544:	428a      	cmp	r2, r1
 800d546:	bf04      	itt	eq
 800d548:	6811      	ldreq	r1, [r2, #0]
 800d54a:	6852      	ldreq	r2, [r2, #4]
 800d54c:	6062      	str	r2, [r4, #4]
 800d54e:	bf04      	itt	eq
 800d550:	1809      	addeq	r1, r1, r0
 800d552:	6021      	streq	r1, [r4, #0]
 800d554:	605c      	str	r4, [r3, #4]
 800d556:	e7c7      	b.n	800d4e8 <_free_r+0x24>
 800d558:	bd38      	pop	{r3, r4, r5, pc}
 800d55a:	bf00      	nop
 800d55c:	200049d0 	.word	0x200049d0

0800d560 <_malloc_r>:
 800d560:	b570      	push	{r4, r5, r6, lr}
 800d562:	1ccd      	adds	r5, r1, #3
 800d564:	f025 0503 	bic.w	r5, r5, #3
 800d568:	3508      	adds	r5, #8
 800d56a:	2d0c      	cmp	r5, #12
 800d56c:	bf38      	it	cc
 800d56e:	250c      	movcc	r5, #12
 800d570:	2d00      	cmp	r5, #0
 800d572:	4606      	mov	r6, r0
 800d574:	db01      	blt.n	800d57a <_malloc_r+0x1a>
 800d576:	42a9      	cmp	r1, r5
 800d578:	d903      	bls.n	800d582 <_malloc_r+0x22>
 800d57a:	230c      	movs	r3, #12
 800d57c:	6033      	str	r3, [r6, #0]
 800d57e:	2000      	movs	r0, #0
 800d580:	bd70      	pop	{r4, r5, r6, pc}
 800d582:	f000 f857 	bl	800d634 <__malloc_lock>
 800d586:	4a21      	ldr	r2, [pc, #132]	; (800d60c <_malloc_r+0xac>)
 800d588:	6814      	ldr	r4, [r2, #0]
 800d58a:	4621      	mov	r1, r4
 800d58c:	b991      	cbnz	r1, 800d5b4 <_malloc_r+0x54>
 800d58e:	4c20      	ldr	r4, [pc, #128]	; (800d610 <_malloc_r+0xb0>)
 800d590:	6823      	ldr	r3, [r4, #0]
 800d592:	b91b      	cbnz	r3, 800d59c <_malloc_r+0x3c>
 800d594:	4630      	mov	r0, r6
 800d596:	f000 f83d 	bl	800d614 <_sbrk_r>
 800d59a:	6020      	str	r0, [r4, #0]
 800d59c:	4629      	mov	r1, r5
 800d59e:	4630      	mov	r0, r6
 800d5a0:	f000 f838 	bl	800d614 <_sbrk_r>
 800d5a4:	1c43      	adds	r3, r0, #1
 800d5a6:	d124      	bne.n	800d5f2 <_malloc_r+0x92>
 800d5a8:	230c      	movs	r3, #12
 800d5aa:	6033      	str	r3, [r6, #0]
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	f000 f842 	bl	800d636 <__malloc_unlock>
 800d5b2:	e7e4      	b.n	800d57e <_malloc_r+0x1e>
 800d5b4:	680b      	ldr	r3, [r1, #0]
 800d5b6:	1b5b      	subs	r3, r3, r5
 800d5b8:	d418      	bmi.n	800d5ec <_malloc_r+0x8c>
 800d5ba:	2b0b      	cmp	r3, #11
 800d5bc:	d90f      	bls.n	800d5de <_malloc_r+0x7e>
 800d5be:	600b      	str	r3, [r1, #0]
 800d5c0:	50cd      	str	r5, [r1, r3]
 800d5c2:	18cc      	adds	r4, r1, r3
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f000 f836 	bl	800d636 <__malloc_unlock>
 800d5ca:	f104 000b 	add.w	r0, r4, #11
 800d5ce:	1d23      	adds	r3, r4, #4
 800d5d0:	f020 0007 	bic.w	r0, r0, #7
 800d5d4:	1ac3      	subs	r3, r0, r3
 800d5d6:	d0d3      	beq.n	800d580 <_malloc_r+0x20>
 800d5d8:	425a      	negs	r2, r3
 800d5da:	50e2      	str	r2, [r4, r3]
 800d5dc:	e7d0      	b.n	800d580 <_malloc_r+0x20>
 800d5de:	428c      	cmp	r4, r1
 800d5e0:	684b      	ldr	r3, [r1, #4]
 800d5e2:	bf16      	itet	ne
 800d5e4:	6063      	strne	r3, [r4, #4]
 800d5e6:	6013      	streq	r3, [r2, #0]
 800d5e8:	460c      	movne	r4, r1
 800d5ea:	e7eb      	b.n	800d5c4 <_malloc_r+0x64>
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	6849      	ldr	r1, [r1, #4]
 800d5f0:	e7cc      	b.n	800d58c <_malloc_r+0x2c>
 800d5f2:	1cc4      	adds	r4, r0, #3
 800d5f4:	f024 0403 	bic.w	r4, r4, #3
 800d5f8:	42a0      	cmp	r0, r4
 800d5fa:	d005      	beq.n	800d608 <_malloc_r+0xa8>
 800d5fc:	1a21      	subs	r1, r4, r0
 800d5fe:	4630      	mov	r0, r6
 800d600:	f000 f808 	bl	800d614 <_sbrk_r>
 800d604:	3001      	adds	r0, #1
 800d606:	d0cf      	beq.n	800d5a8 <_malloc_r+0x48>
 800d608:	6025      	str	r5, [r4, #0]
 800d60a:	e7db      	b.n	800d5c4 <_malloc_r+0x64>
 800d60c:	200049d0 	.word	0x200049d0
 800d610:	200049d4 	.word	0x200049d4

0800d614 <_sbrk_r>:
 800d614:	b538      	push	{r3, r4, r5, lr}
 800d616:	4c06      	ldr	r4, [pc, #24]	; (800d630 <_sbrk_r+0x1c>)
 800d618:	2300      	movs	r3, #0
 800d61a:	4605      	mov	r5, r0
 800d61c:	4608      	mov	r0, r1
 800d61e:	6023      	str	r3, [r4, #0]
 800d620:	f7f3 fc92 	bl	8000f48 <_sbrk>
 800d624:	1c43      	adds	r3, r0, #1
 800d626:	d102      	bne.n	800d62e <_sbrk_r+0x1a>
 800d628:	6823      	ldr	r3, [r4, #0]
 800d62a:	b103      	cbz	r3, 800d62e <_sbrk_r+0x1a>
 800d62c:	602b      	str	r3, [r5, #0]
 800d62e:	bd38      	pop	{r3, r4, r5, pc}
 800d630:	200056dc 	.word	0x200056dc

0800d634 <__malloc_lock>:
 800d634:	4770      	bx	lr

0800d636 <__malloc_unlock>:
 800d636:	4770      	bx	lr

0800d638 <_init>:
 800d638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d63a:	bf00      	nop
 800d63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d63e:	bc08      	pop	{r3}
 800d640:	469e      	mov	lr, r3
 800d642:	4770      	bx	lr

0800d644 <_fini>:
 800d644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d646:	bf00      	nop
 800d648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d64a:	bc08      	pop	{r3}
 800d64c:	469e      	mov	lr, r3
 800d64e:	4770      	bx	lr
