<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Vineet Chadalavada | FPGA Security Research</title>
  <link rel="stylesheet" href="style.css">
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;600&display=swap" rel="stylesheet">
</head>
<body>
  <!-- Hero Section -->
  <section id="hero">
    <img src="images/vineet.jpg" alt="Vineet Chadalavada" class="profile-pic">
    <h1>Vineet Chadalavada</h1>
    <p class="tagline">Ph.D. Student in FPGA Security & Side-Channel Analysis</p>
    <div class="links">
      <a href="#about">About</a>
      <a href="#research">Research</a>
      <a href="#projects">Projects</a>
      <a href="#experience">Experience</a>
      <a href="#contact">Contact</a>
    </div>
  </section>

  <!-- About -->
  <section id="about" class="content">
    <h2>About Me</h2>
    <p>
      I'm a Ph.D. student in Electrical and Computer Engineering at UNC Charlotte.
      My research focuses on side-channel attacks, FPGA-based memory timing analysis, and hardware security countermeasures.
      I aim to build trustworthy reconfigurable systems resistant to timing and power-based information leakage.
    </p>
  </section>

  <!-- Research -->
  <section id="research" class="content">
    <h2>Research Interests</h2>
    <ul>
      <li>Side-Channel Attacks and Timing-Based Vulnerabilities in FPGA Clouds</li>
      <li>Trusted Memory Access Monitoring (TMAM) and Isolation Mechanisms</li>
      <li>Machine Learning for Hardware Threat Detection</li>
      <li>Dynamic Partial Reconfiguration and Secure Boot Architectures</li>
    </ul>
  </section>

  <!-- Projects -->
  <section id="projects" class="content">
    <h2>Projects</h2>
    <div class="project-grid">
      <div class="project-card">
        <h3>Prime+Probe DDR4 Attack</h3>
        <p>Implemented a DDR4 timing-based Prime+Probe attack on Alveo U250 to analyze memory access interference in multi-tenant FPGA systems.</p>
      </div>
      <div class="project-card">
        <h3>Trusted Memory Access Monitor (TMAM)</h3>
        <p>Developed an FPGA IP to detect timing anomalies in DDR4-based systems and prevent side-channel leakage in real time.</p>
      </div>
      <div class="project-card">
        <h3>RO-PUF Secure Boot</h3>
        <p>Designed a Ring Oscillator PUF on Zybo Z7 to generate device-specific signatures for secure boot and dynamic reconfiguration.</p>
      </div>
    </div>
  </section>

  <!-- Experience -->
  <section id="experience" class="content">
    <h2>Experience</h2>
    <div class="experience-list">
      <div>
        <h3>Graduate Research Assistant</h3>
        <p>UNC Charlotte — 2023–Present</p>
        <p>Conducting FPGA-based side-channel analysis and developing real-time monitoring frameworks for DDR4 memory timing leaks.</p>
      </div>
      <div>
        <h3>Graduate Teaching Assistant</h3>
        <p>UNC Charlotte — 2022–Present</p>
        <p>Taught Computer Architecture and C++ Programming courses; designed labs for RISC-V and embedded systems.</p>
      </div>
      <div>
        <h3>SAP Associate Consultant</h3>
        <p>Unilever — 2020–2021</p>
        <p>Supported SAP application environments, handled RF device integration, and managed system updates for global clients.</p>
      </div>
    </div>
  </section>

  <!-- Contact -->
  <section id="contact" class="content">
    <h2>Contact</h2>
    <form action="https://formspree.io/f/mjkvjlop" method="POST" class="contact-form">
      <input type="text" name="name" placeholder="Your Name" required>
      <input type="email" name="_replyto" placeholder="Your Email" required>
      <textarea name="message" rows="5" placeholder="Reason for contacting" required></textarea>
      <button type="submit">Send Message</button>
    </form>
  </section>

  <footer>
    <p>© 2025 Vineet Chadalavada | Built with ❤️ using GitHub Pages</p>
  </footer>
</body>
</html>
