# Reading pref.tcl
# do single_cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:54 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 14:43:54 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:54 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile_tb.v 
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 14:43:54 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  RegisterFile
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" RegisterFile 
# Start time: 14:43:54 on Dec 15,2024
# Loading work.RegisterFile
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: shara  Hostname: DESKTOP-32LU2OU  ProcessID: 11640
#           Attempting to use alternate WLF file "./wlftxszj86".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxszj86
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
vlib work
vlog RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:41 on Dec 15,2024
# vlog -reportprogress 300 RegisterFile.v 
# ** Error: (vlog-7) Failed to open design unit file "RegisterFile.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:49:41 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog RegisterFile_tb.v  
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:41 on Dec 15,2024
# vlog -reportprogress 300 RegisterFile_tb.v 
# ** Error: (vlog-7) Failed to open design unit file "RegisterFile_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:49:42 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vsim -t 1ps -L work work.RegisterFile_tb
# End time: 14:49:43 on Dec 15,2024, Elapsed time: 0:05:49
# Errors: 0, Warnings: 0
# vsim -t 1ps -L work work.RegisterFile_tb 
# Start time: 14:49:43 on Dec 15,2024
# Loading work.RegisterFile_tb
# Loading work.RegisterFile
run -all
# Starting Register File Tests
# Time	Test	RdReg1	RdReg2	WrReg	WrData	RdData1	RdData2
# 
# Test Case 1: Reset Test
# 
# Test Case 2: Write and Read Different Registers
# 36000	2	5	10	10	5a5a5a5a	a5a5a5a5	5a5a5a5a
# 
# Test Case 3: Write to Register 0
# 
# Test Case 4: Write with WrEn=0
# 
# Test Case 5: Simultaneous Read and Write
# 96000	5	20	20	20	12345678	12345678	12345678
# 
# Register File Tests Completed
# ** Note: $finish    : C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile_tb.v(133)
#    Time: 116 ns  Iteration: 0  Instance: /RegisterFile_tb
# 1
# Break in Module RegisterFile_tb at C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile_tb.v line 133
# End time: 14:54:00 on Dec 15,2024, Elapsed time: 0:04:17
# Errors: 0, Warnings: 0
