read -sv run_verilog_mid/adder_32b_10_78_f8f83424dffde6f7fc8649bc3fc09428.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_78_f8f83424dffde6f7fc8649bc3fc09428_yosys.v
