--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 09 20:53:53 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Number_to_Segnumber
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets Clk_c]
            28 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             number_in_reg_i0_i3  (from Clk_c +)
   Destination:    FD1P3JX    PD             seg_number_out_i0_i5  (to Clk_c +)

   Delay:                   3.593ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.593ns data_path number_in_reg_i0_i3 to seg_number_out_i0_i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.247ns

 Path Details: number_in_reg_i0_i3 to seg_number_out_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              number_in_reg_i0_i3 (from Clk_c)
Route         6   e 1.515                                  number_in_reg[3]
LUT4        ---     0.493              B to Z              i113_2_lut
Route         2   e 1.141                                  n180
                  --------
                    3.593  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             number_in_reg_i0_i3  (from Clk_c +)
   Destination:    FD1P3JX    PD             seg_number_out_i0_i3  (to Clk_c +)

   Delay:                   3.593ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.593ns data_path number_in_reg_i0_i3 to seg_number_out_i0_i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.247ns

 Path Details: number_in_reg_i0_i3 to seg_number_out_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              number_in_reg_i0_i3 (from Clk_c)
Route         6   e 1.515                                  number_in_reg[3]
LUT4        ---     0.493              B to Z              i113_2_lut
Route         2   e 1.141                                  n180
                  --------
                    3.593  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             number_in_reg_i0_i1  (from Clk_c +)
   Destination:    FD1P3AX    D              seg_number_out_i0_i2  (to Clk_c +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path number_in_reg_i0_i1 to seg_number_out_i0_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.403ns

 Path Details: number_in_reg_i0_i1 to seg_number_out_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              number_in_reg_i0_i1 (from Clk_c)
Route         7   e 1.559                                  number_in_reg[1]
LUT4        ---     0.493              B to Z              mux_4_Mux_1_i15_4_lut
Route         1   e 0.941                                  seg_number_out_7__N_15[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.753 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clk_c]                   |     5.000 ns|     3.753 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  28 paths, 13 nets, and 48 connections (64.9% coverage)


Peak memory: 82337792 bytes, TRCE: 446464 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
