Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:50:54 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b/post_place_timing_summary.rpt
| Design       : Div_64b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.308     -902.430                    499                 2077        0.009        0.000                      0                 2077        4.230        0.000                       0                  2173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.308     -902.430                    499                 2077        0.009        0.000                      0                 2077        4.230        0.000                       0                  2173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          499  Failing Endpoints,  Worst Slack       -2.308ns,  Total Violation     -902.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 div_temp/denom16_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_temp/numer_temp_7_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 8.109ns (66.093%)  route 4.160ns (33.907%))
  Logic Levels:           62  (CARRY4=55 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.704     0.704    div_temp/clock
    SLICE_X37Y67         FDRE                                         r  div_temp/denom16_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  div_temp/denom16_reg[3]_replica/Q
                         net (fo=2, estimated)        0.600     1.645    div_temp/denom16[3]_repN
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.097     1.742 r  div_temp/quo17_q_reg[11]_srl2_i_94/O
                         net (fo=1, routed)           0.000     1.742    div_temp/quo17_q_reg[11]_srl2_i_94_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.144 r  div_temp/quo17_q_reg[11]_srl2_i_79/CO[3]
                         net (fo=1, estimated)        0.000     2.144    div_temp/quo17_q_reg[11]_srl2_i_79_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.236 r  div_temp/quo17_q_reg[11]_srl2_i_70/CO[3]
                         net (fo=1, estimated)        0.000     2.236    div_temp/quo17_q_reg[11]_srl2_i_70_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.328 r  div_temp/quo17_q_reg[11]_srl2_i_61/CO[3]
                         net (fo=1, estimated)        0.000     2.328    div_temp/quo17_q_reg[11]_srl2_i_61_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.420 r  div_temp/quo17_q_reg[11]_srl2_i_52/CO[3]
                         net (fo=1, estimated)        0.000     2.420    div_temp/quo17_q_reg[11]_srl2_i_52_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.512 r  div_temp/quo17_q_reg[11]_srl2_i_43/CO[3]
                         net (fo=1, estimated)        0.000     2.512    div_temp/quo17_q_reg[11]_srl2_i_43_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.604 r  div_temp/quo17_q_reg[11]_srl2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     2.604    div_temp/quo17_q_reg[11]_srl2_i_34_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.696 r  div_temp/quo17_q_reg[11]_srl2_i_25/CO[3]
                         net (fo=1, estimated)        0.000     2.696    div_temp/quo17_q_reg[11]_srl2_i_25_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.788 r  div_temp/quo17_q_reg[11]_srl2_i_16/CO[3]
                         net (fo=1, estimated)        0.007     2.795    div_temp/quo17_q_reg[11]_srl2_i_16_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.887 r  div_temp/quo17_q_reg[11]_srl2_i_7/CO[3]
                         net (fo=1, estimated)        0.000     2.887    div_temp/quo17_q_reg[11]_srl2_i_7_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.979 r  div_temp/quo17_q_reg[11]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.979    div_temp/quo17_q_reg[11]_srl2_i_2_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     3.098 r  div_temp/quo17_q_reg[11]_srl2_i_1/CO[1]
                         net (fo=550, estimated)      0.683     3.781    div_temp/quo16_d[11]
    SLICE_X42Y72         LUT3 (Prop_lut3_I1_O)        0.251     4.032 r  div_temp/numer_temp_7_q[12]_i_3/O
                         net (fo=6, estimated)        0.354     4.386    div_temp/numer_temp_7_q[12]_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.097     4.483 r  div_temp/quo17_q_reg[10]_srl2_i_92/O
                         net (fo=1, estimated)        0.330     4.813    div_temp/quo17_q_reg[10]_srl2_i_92_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     5.199 r  div_temp/quo17_q_reg[10]_srl2_i_81/CO[3]
                         net (fo=1, estimated)        0.000     5.199    div_temp/quo17_q_reg[10]_srl2_i_81_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.291 r  div_temp/quo17_q_reg[10]_srl2_i_72/CO[3]
                         net (fo=1, estimated)        0.000     5.291    div_temp/quo17_q_reg[10]_srl2_i_72_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.383 r  div_temp/quo17_q_reg[10]_srl2_i_63/CO[3]
                         net (fo=1, estimated)        0.000     5.383    div_temp/quo17_q_reg[10]_srl2_i_63_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  div_temp/quo17_q_reg[10]_srl2_i_54/CO[3]
                         net (fo=1, estimated)        0.000     5.475    div_temp/quo17_q_reg[10]_srl2_i_54_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  div_temp/quo17_q_reg[10]_srl2_i_45/CO[3]
                         net (fo=1, estimated)        0.007     5.574    div_temp/quo17_q_reg[10]_srl2_i_45_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.666 r  div_temp/quo17_q_reg[10]_srl2_i_36/CO[3]
                         net (fo=1, estimated)        0.000     5.666    div_temp/quo17_q_reg[10]_srl2_i_36_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.758 r  div_temp/quo17_q_reg[10]_srl2_i_27/CO[3]
                         net (fo=1, estimated)        0.000     5.758    div_temp/quo17_q_reg[10]_srl2_i_27_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.850 r  div_temp/quo17_q_reg[10]_srl2_i_18/CO[3]
                         net (fo=1, estimated)        0.000     5.850    div_temp/quo17_q_reg[10]_srl2_i_18_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.942 r  div_temp/quo17_q_reg[10]_srl2_i_9/CO[3]
                         net (fo=1, estimated)        0.000     5.942    div_temp/quo17_q_reg[10]_srl2_i_9_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.034 r  div_temp/quo17_q_reg[10]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.034    div_temp/quo17_q_reg[10]_srl2_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.208 r  div_temp/quo17_q_reg[10]_srl2_i_1/CO[2]
                         net (fo=346, estimated)      0.425     6.633    div_temp/quo16_d[10]
    SLICE_X39Y81         LUT5 (Prop_lut5_I1_O)        0.223     6.856 r  div_temp/numer_temp_7_q[11]_i_4/O
                         net (fo=8, estimated)        0.606     7.462    div_temp/numer_temp_7_q[11]_i_4_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.097     7.559 r  div_temp/quo17_q_reg[9]_srl2_i_92/O
                         net (fo=1, estimated)        0.319     7.878    div_temp/quo17_q_reg[9]_srl2_i_92_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     8.252 r  div_temp/quo17_q_reg[9]_srl2_i_81/CO[3]
                         net (fo=1, estimated)        0.000     8.252    div_temp/quo17_q_reg[9]_srl2_i_81_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.341 r  div_temp/quo17_q_reg[9]_srl2_i_72/CO[3]
                         net (fo=1, estimated)        0.000     8.341    div_temp/quo17_q_reg[9]_srl2_i_72_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.430 r  div_temp/quo17_q_reg[9]_srl2_i_63/CO[3]
                         net (fo=1, estimated)        0.000     8.430    div_temp/quo17_q_reg[9]_srl2_i_63_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.519 r  div_temp/quo17_q_reg[9]_srl2_i_54/CO[3]
                         net (fo=1, estimated)        0.000     8.519    div_temp/quo17_q_reg[9]_srl2_i_54_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.608 r  div_temp/quo17_q_reg[9]_srl2_i_45/CO[3]
                         net (fo=1, estimated)        0.000     8.608    div_temp/quo17_q_reg[9]_srl2_i_45_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.697 r  div_temp/quo17_q_reg[9]_srl2_i_36/CO[3]
                         net (fo=1, estimated)        0.007     8.704    div_temp/quo17_q_reg[9]_srl2_i_36_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.793 r  div_temp/quo17_q_reg[9]_srl2_i_27/CO[3]
                         net (fo=1, estimated)        0.000     8.793    div_temp/quo17_q_reg[9]_srl2_i_27_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.882 r  div_temp/quo17_q_reg[9]_srl2_i_18/CO[3]
                         net (fo=1, estimated)        0.000     8.882    div_temp/quo17_q_reg[9]_srl2_i_18_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.971 r  div_temp/quo17_q_reg[9]_srl2_i_9/CO[3]
                         net (fo=1, estimated)        0.000     8.971    div_temp/quo17_q_reg[9]_srl2_i_9_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.060 r  div_temp/quo17_q_reg[9]_srl2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.060    div_temp/quo17_q_reg[9]_srl2_i_2_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     9.233 r  div_temp/quo17_q_reg[9]_srl2_i_1/CO[2]
                         net (fo=331, estimated)      0.630     9.863    div_temp/quo16_d[9]
    SLICE_X42Y75         LUT4 (Prop_lut4_I1_O)        0.237    10.100 r  div_temp/numer_temp_7_q[11]_i_9/O
                         net (fo=1, routed)           0.000    10.100    div_temp/numer_temp_7_q[11]_i_9_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.502 r  div_temp/numer_temp_7_q_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.502    div_temp/numer_temp_7_q_reg[11]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.594 r  div_temp/numer_temp_7_q_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.594    div_temp/numer_temp_7_q_reg[15]_i_2_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.686 r  div_temp/numer_temp_7_q_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.686    div_temp/numer_temp_7_q_reg[19]_i_2_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.778 r  div_temp/numer_temp_7_q_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.778    div_temp/numer_temp_7_q_reg[23]_i_2_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.870 r  div_temp/numer_temp_7_q_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.870    div_temp/numer_temp_7_q_reg[27]_i_2_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.962 r  div_temp/numer_temp_7_q_reg[31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.962    div_temp/numer_temp_7_q_reg[31]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.054 r  div_temp/numer_temp_7_q_reg[35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.054    div_temp/numer_temp_7_q_reg[35]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.146 r  div_temp/numer_temp_7_q_reg[39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.146    div_temp/numer_temp_7_q_reg[39]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.238 r  div_temp/numer_temp_7_q_reg[43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.238    div_temp/numer_temp_7_q_reg[43]_i_2_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.330 r  div_temp/numer_temp_7_q_reg[47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.330    div_temp/numer_temp_7_q_reg[47]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.422 r  div_temp/numer_temp_7_q_reg[51]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.422    div_temp/numer_temp_7_q_reg[51]_i_2_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.514 r  div_temp/numer_temp_7_q_reg[55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.514    div_temp/numer_temp_7_q_reg[55]_i_2_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.606 r  div_temp/numer_temp_7_q_reg[59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.606    div_temp/numer_temp_7_q_reg[59]_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.698 r  div_temp/numer_temp_7_q_reg[63]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.698    div_temp/numer_temp_7_q_reg[63]_i_2_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.790 r  div_temp/numer_temp_7_q_reg[67]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.790    div_temp/numer_temp_7_q_reg[67]_i_2_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.882 r  div_temp/numer_temp_7_q_reg[71]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.882    div_temp/numer_temp_7_q_reg[71]_i_2_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.974 r  div_temp/numer_temp_7_q_reg[75]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.974    div_temp/numer_temp_7_q_reg[75]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.066 r  div_temp/numer_temp_7_q_reg[79]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.066    div_temp/numer_temp_7_q_reg[79]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.158 r  div_temp/numer_temp_7_q_reg[83]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.158    div_temp/numer_temp_7_q_reg[83]_i_2_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.250 r  div_temp/numer_temp_7_q_reg[87]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.250    div_temp/numer_temp_7_q_reg[87]_i_2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.342 r  div_temp/numer_temp_7_q_reg[91]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.342    div_temp/numer_temp_7_q_reg[91]_i_2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.565 r  div_temp/numer_temp_7_q_reg[94]_i_2/O[1]
                         net (fo=1, estimated)        0.192    12.757    div_temp/numer_temp_7_d0[85]
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.216    12.973 r  div_temp/numer_temp_7_q[93]_i_1/O
                         net (fo=1, routed)           0.000    12.973    div_temp/numer_temp_7_d[93]
    SLICE_X41Y96         FDRE                                         r  div_temp/numer_temp_7_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2172, unset)         0.669    10.669    div_temp/clock
    SLICE_X41Y96         FDRE                                         r  div_temp/numer_temp_7_q_reg[93]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.032    10.665    div_temp/numer_temp_7_q_reg[93]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 -2.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 div_temp/numer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_temp/numer_temp_7_q_reg[3]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.411     0.411    div_temp/clock
    SLICE_X47Y94         FDRE                                         r  div_temp/numer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  div_temp/numer_reg[3]/Q
                         net (fo=1, estimated)        0.072     0.624    div_temp/numer_reg_n_0_[3]
    SLICE_X46Y94         SRLC32E                                      r  div_temp/numer_temp_7_q_reg[3]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.432     0.432    div_temp/clock
    SLICE_X46Y94         SRLC32E                                      r  div_temp/numer_temp_7_q_reg[3]_srl17/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    div_temp/numer_temp_7_q_reg[3]_srl17
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y84  div_temp/denom0_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X46Y94  div_temp/numer_temp_7_q_reg[3]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X46Y94  div_temp/numer_temp_7_q_reg[3]_srl17/CLK



