{
    "id": "W4382244023",
    "doi": "https://doi.org/10.1007/978-3-031-36024-4_50",
    "title": "a hypergraph model and associated optimization strategies for path length-driven netlist partitioning",
    "display_name": "A Hypergraph Model and Associated Optimization Strategies for Path Length-Driven Netlist Partitioning",
    "publication_year": 2023,
    "publication_date": "2023-01-01",
    "ids": "{'openalex': 'https://openalex.org/W4382244023', 'doi': 'https://doi.org/10.1007/978-3-031-36024-4_50'}",
    "language": "en",
    "primary_location": "{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-031-36024-4_50', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}",
    "type": "book-chapter",
    "type_crossref": "book-chapter",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5035163881', 'display_name': 'Julien Rodriguez', 'orcid': 'https://orcid.org/0000-0003-3583-0859'}, 'institutions': [{'id': 'https://openalex.org/I4210100046', 'display_name': 'Integra (United States)', 'ror': 'https://ror.org/00ynqbp15', 'country_code': 'US', 'type': 'company', 'lineage': ['https://openalex.org/I4210100046']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Julien Rodriguez', 'raw_affiliation_strings': ['D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'Laboratoire Environnement de Conception & Architecture', \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'Topology-Aware System-Scale Data Management for High-Performance Computing'], 'affiliations': [{'raw_affiliation_string': \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'institution_ids': ['https://openalex.org/I4210100046']}, {'raw_affiliation_string': 'Laboratoire Environnement de Conception & Architecture', 'institution_ids': []}, {'raw_affiliation_string': 'Topology-Aware System-Scale Data Management for High-Performance Computing', 'institution_ids': []}, {'raw_affiliation_string': 'D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5030521052', 'display_name': 'Fran\u00e7ois Galea', 'orcid': 'https://orcid.org/0000-0002-1594-152X'}, 'institutions': [{'id': 'https://openalex.org/I277688954', 'display_name': 'Universit\u00e9 Paris-Saclay', 'ror': 'https://ror.org/03xjwb503', 'country_code': 'FR', 'type': 'education', 'lineage': ['https://openalex.org/I277688954']}, {'id': 'https://openalex.org/I4210100046', 'display_name': 'Integra (United States)', 'ror': 'https://ror.org/00ynqbp15', 'country_code': 'US', 'type': 'company', 'lineage': ['https://openalex.org/I4210100046']}], 'countries': ['FR', 'US'], 'is_corresponding': False, 'raw_author_name': 'Fran\u00e7ois Galea', 'raw_affiliation_strings': ['D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'Laboratoire Environnement de Conception & Architecture', \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'Universit\u00e9 Paris-Saclay'], 'affiliations': [{'raw_affiliation_string': 'Universit\u00e9 Paris-Saclay', 'institution_ids': ['https://openalex.org/I277688954']}, {'raw_affiliation_string': 'D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'institution_ids': []}, {'raw_affiliation_string': \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'institution_ids': ['https://openalex.org/I4210100046']}, {'raw_affiliation_string': 'Laboratoire Environnement de Conception & Architecture', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5091513717', 'display_name': 'Fran\u00e7ois Pellegrini', 'orcid': 'https://orcid.org/0000-0003-3983-6289'}, 'institutions': [{'id': 'https://openalex.org/I4210142254', 'display_name': 'Laboratoire Bordelais de Recherche en Informatique', 'ror': 'https://ror.org/03adqg323', 'country_code': 'FR', 'type': 'facility', 'lineage': ['https://openalex.org/I1294671590', 'https://openalex.org/I15057530', 'https://openalex.org/I4210142254', 'https://openalex.org/I4210159245', 'https://openalex.org/I4210160189']}], 'countries': ['FR'], 'is_corresponding': False, 'raw_author_name': 'Fran\u00e7ois Pellegrini', 'raw_affiliation_strings': ['Laboratoire Bordelais de Recherche en Informatique', 'Topology-Aware System-Scale Data Management for High-Performance Computing'], 'affiliations': [{'raw_affiliation_string': 'Laboratoire Bordelais de Recherche en Informatique', 'institution_ids': ['https://openalex.org/I4210142254']}, {'raw_affiliation_string': 'Topology-Aware System-Scale Data Management for High-Performance Computing', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5018872474', 'display_name': 'Lilia Zaourar', 'orcid': 'https://orcid.org/0000-0002-6660-4347'}, 'institutions': [{'id': 'https://openalex.org/I277688954', 'display_name': 'Universit\u00e9 Paris-Saclay', 'ror': 'https://ror.org/03xjwb503', 'country_code': 'FR', 'type': 'education', 'lineage': ['https://openalex.org/I277688954']}, {'id': 'https://openalex.org/I4210100046', 'display_name': 'Integra (United States)', 'ror': 'https://ror.org/00ynqbp15', 'country_code': 'US', 'type': 'company', 'lineage': ['https://openalex.org/I4210100046']}], 'countries': ['FR', 'US'], 'is_corresponding': False, 'raw_author_name': 'Lilia Zaourar', 'raw_affiliation_strings': ['D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'Laboratoire Environnement de Conception & Architecture', \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'Universit\u00e9 Paris-Saclay'], 'affiliations': [{'raw_affiliation_string': 'Universit\u00e9 Paris-Saclay', 'institution_ids': ['https://openalex.org/I277688954']}, {'raw_affiliation_string': 'D\u00e9partement Syst\u00e8mes et Circuits Int\u00e9gr\u00e9s Num\u00e9riques', 'institution_ids': []}, {'raw_affiliation_string': \"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies\", 'institution_ids': ['https://openalex.org/I4210100046']}, {'raw_affiliation_string': 'Laboratoire Environnement de Conception & Architecture', 'institution_ids': []}]}]",
    "countries_distinct_count": 2,
    "institutions_distinct_count": 3,
    "corresponding_author_ids": "[]",
    "corresponding_institution_ids": "[]",
    "apc_list": "{'value': 5000, 'currency': 'EUR', 'value_usd': 5392, 'provenance': 'doaj'}",
    "apc_paid": NaN,
    "fwci": 7.369,
    "has_fulltext": false,
    "fulltext_origin": NaN,
    "cited_by_count": 2,
    "cited_by_percentile_year": "{'min': 84, 'max': 89}",
    "biblio": "{'volume': None, 'issue': None, 'first_page': '652', 'last_page': '660'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'Very Large Scale Integration Testing', 'score': 0.9996, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 0.9994, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/graph-partitioning', 'display_name': 'Graph Partitioning', 'score': 0.606314}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.560364}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.535244}]",
    "concepts": "[{'id': 'https://openalex.org/C177650935', 'wikidata': 'https://www.wikidata.org/wiki/Q1760303', 'display_name': 'Netlist', 'level': 2, 'score': 0.95381147}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7644057}, {'id': 'https://openalex.org/C42812', 'wikidata': 'https://www.wikidata.org/wiki/Q1082910', 'display_name': 'Partition (number theory)', 'level': 2, 'score': 0.71750236}, {'id': 'https://openalex.org/C2781221856', 'wikidata': 'https://www.wikidata.org/wiki/Q840247', 'display_name': 'Hypergraph', 'level': 2, 'score': 0.6365336}, {'id': 'https://openalex.org/C2777735758', 'wikidata': 'https://www.wikidata.org/wiki/Q817765', 'display_name': 'Path (computing)', 'level': 2, 'score': 0.589355}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.57436186}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.5582619}, {'id': 'https://openalex.org/C115874739', 'wikidata': 'https://www.wikidata.org/wiki/Q825377', 'display_name': 'Critical path method', 'level': 2, 'score': 0.53893703}, {'id': 'https://openalex.org/C129045301', 'wikidata': 'https://www.wikidata.org/wiki/Q7144654', 'display_name': 'Path length', 'level': 2, 'score': 0.53565377}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.49722365}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.45265973}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.3291931}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.15215439}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.10964206}, {'id': 'https://openalex.org/C201995342', 'wikidata': 'https://www.wikidata.org/wiki/Q682496', 'display_name': 'Systems engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C118615104', 'wikidata': 'https://www.wikidata.org/wiki/Q121416', 'display_name': 'Discrete mathematics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 2,
    "locations": "[{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-031-36024-4_50', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S106296714', 'display_name': 'Lecture notes in computer science', 'issn_l': '0302-9743', 'issn': ['0302-9743', '1611-3349'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319900', 'host_organization_name': 'Springer Science+Business Media', 'host_organization_lineage': ['https://openalex.org/P4310319965', 'https://openalex.org/P4310319900'], 'host_organization_lineage_names': ['Springer Nature', 'Springer Science+Business Media'], 'type': 'book series'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, {'is_oa': False, 'landing_page_url': 'https://hal.science/hal-04379716', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}]",
    "best_oa_location": NaN,
    "sustainable_development_goals": "[]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 9,
    "referenced_works": "['https://openalex.org/W1538076361', 'https://openalex.org/W2023428606', 'https://openalex.org/W2124618076', 'https://openalex.org/W2148750424', 'https://openalex.org/W3011427649', 'https://openalex.org/W3027968530', 'https://openalex.org/W3213962700', 'https://openalex.org/W4236269389', 'https://openalex.org/W4309764772']",
    "related_works": "['https://openalex.org/W2777980911', 'https://openalex.org/W2546423063', 'https://openalex.org/W2354546390', 'https://openalex.org/W2170314243', 'https://openalex.org/W2154845061', 'https://openalex.org/W2119179026', 'https://openalex.org/W2059031899', 'https://openalex.org/W1936503156', 'https://openalex.org/W1581015223', 'https://openalex.org/W117229049']",
    "abstract_inverted_index": "{'Prototyping': [0], 'large': [1], 'circuits': [2, 10], 'on': [3, 28], 'multi-FPGA': [4], 'platforms': [5], 'requires': [6], 'to': [7, 14, 37, 88, 120], 'partition': [8, 73], 'the': [9, 32, 110], 'into': [11], 'sub-circuits,': [12], 'each': [13], 'be': [15], 'mapped': [16], 'in': [17, 50, 79, 103, 116], 'a': [18, 60, 80, 100, 113], 'given': [19], 'single': [20], 'FPGA.': [21], 'While': [22], 'most': [23], 'existing': [24, 85], 'partitioning': [25, 71], 'algorithms': [26, 68], 'focus': [27], 'minimizing': [29], 'cut': [30, 95, 117], 'size,': [31, 118], 'main': [33], 'issue': [34], 'is': [35], 'not': [36], 'map': [38], 'long': [39], 'paths': [40], 'across': [41], 'multiple': [42], 'FPGAs,': [43], 'as': [44], 'it': [45], 'may': [46], 'cause': [47], 'an': [48], 'increase': [49, 115], 'critical': [51, 104], 'path': [52, 92, 105], 'length.': [53], 'To': [54], 'address': [55], 'this': [56], 'problem,': [57], 'we': [58, 66], 'propose': [59], 'new': [61], 'hypergraph': [62], 'model,': [63], 'for': [64, 69], 'which': [65], 'design': [67], 'initial': [70], 'and': [72, 94], 'refinement.': [74], 'We': [75, 98], 'integrate': [76], 'these': [77], 'algorithm': [78], 'multilevel': [81], 'framework,': [82], 'combined': [83], 'with': [84], 'min-cut': [86, 122], 'solvers,': [87], 'tackle': [89], 'simultaneously': [90], 'both': [91], 'length': [93], 'size': [96], 'objectives.': [97], 'observe': [99], 'significant': [101], 'reduction': [102], 'degradation,': [106], 'by': [107], '12%\u201340%,': [108], 'at': [109], 'cost': [111], 'of': [112], 'moderate': [114], 'compared': [119], 'path-agnostic': [121], 'methods.': [123]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W4382244023",
    "counts_by_year": "[{'year': 2024, 'cited_by_count': 1}]",
    "updated_date": "2024-07-30T04:46:53.213381",
    "created_date": "2023-06-28",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}